<?xml version="1.0" encoding="UTF-8" ?>
<!-- XML files gathered 2021-03-19 22:07:20.374 -->
<TestList name="Bscan">
<!-- Created Thu Jul 23 13:23:44 2020 from ITL Source digital/bmc_ddr4 -->
<Test name="bmc_ddr4"><Type>"Boundary-Scan Silicon Nail Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_TRST_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="JTAG_BDX_TRST_N" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="AB17"><node name="MEM_DDR4_RESET" /></Pin>
<Pin name="V15"><node name="MEM_DDR4_MA<5>" /></Pin>
<Pin name="U14"><node name="MEM_DDR4_MA<3>" /></Pin>
<Pin name="AB14"><node name="MEM_DDR4_MA<1>" /></Pin>
<Pin name="Y13"><node name="MEM_DDR4_BA1" /></Pin>
<Pin name="AB11"><node name="MEM_DDR4_CK_DP" /></Pin>
<Pin name="AB12"><node name="MEM_DDR4_CK_DN" /></Pin>
<Pin name="V11"><node name="MEM_DDR4_ODT" /></Pin>
<Pin name="U10"><node name="MEM_DDR4_DQ<0>" /></Pin>
<Pin name="W10"><node name="MEM_DDR4_DQ<1>" /></Pin>
<Pin name="Y10"><node name="MEM_DDR4_DQ<2>" /></Pin>
<Pin name="AA10"><node name="MEM_DDR4_DQ<3>" /></Pin>
<Pin name="AB9"><node name="MEM_DDR4_DQS_0_DP" /></Pin>
<Pin name="AB10"><node name="MEM_DDR4_DQS_0_DN" /></Pin>
<Pin name="U9"><node name="MEM_DDR4_DQ<4>" /></Pin>
<Pin name="Y9"><node name="MEM_DDR4_DQ<5>" /></Pin>
<Pin name="W9"><node name="MEM_DDR4_DQ<6>" /></Pin>
<Pin name="V9"><node name="MEM_DDR4_DQ<7>" /></Pin>
<Pin name="U8"><node name="MEM_DDR4_DM0" /></Pin>
<Pin name="AB8"><node name="MEM_DDR4_DM1" /></Pin>
<Pin name="AA8"><node name="MEM_DDR4_DQ<8>" /></Pin>
<Pin name="Y8"><node name="MEM_DDR4_DQ<9>" /></Pin>
<Pin name="Y7"><node name="MEM_DDR4_DQ<10>" /></Pin>
<Pin name="W8"><node name="MEM_DDR4_DQ<11>" /></Pin>
<Pin name="AB7"><node name="MEM_DDR4_DQS_1_DP" /></Pin>
<Pin name="AB6"><node name="MEM_DDR4_DQS_1_DN" /></Pin>
<Pin name="AA6"><node name="MEM_DDR4_DQ<12>" /></Pin>
<Pin name="V7"><node name="MEM_DDR4_DQ<14>" /></Pin>
<Pin name="W7"><node name="MEM_DDR4_DQ<13>" /></Pin>
<Pin name="U7"><node name="MEM_DDR4_DQ<15>" /></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="bmc_ddr4"></Device>
</Test>
<!-- Created Fri Sep 25 23:20:49 2020 from ITL Source digital/u1_connect_a -->
<Test name="u1_connect_a"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="D1"><node name="CONSOLE_RXD_DBG_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C1"><node name="BDXDE_CATERR_GTL_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E1"><node name="CPU_SEC_BOOT_JTAG_TRST" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A15"><node name="R_BMC_UART5_RXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C13"><node name="CPLD_DONE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A13"><node name="CPLD_INIT_M" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B12"><node name="1GPHY_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C12"><node name="CPU_ADR_IN_3V" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A14"><node name="R_BMC_UART5_TX" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B11"><node name="10GPHY_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D11"><node name="BMC_CPU_MEM_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C11"><node name="BMC_I2C_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B10"><node name="CPLD_PROG_M" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C10"><node name="UNNAMED_90_LCMXO3LF1300_I55_PT20CJTAGENB" />
<opensCoverage>Full</opensCoverage></Pin>
<Pin name="C9"><node name="CPLD_I2C_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D8"><node name="PCH_CONSOLE_RXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C7"><node name="PCH_CONSOLE_TXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B7"><node name="PCH_CONSOLE_RXD1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A3"><node name="C33_PLTRST_PROC_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B6"><node name="DRAM_PWR_OK_FPGA_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C5"><node name="CPU_THERMTRIP_3V3_L" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Fri Sep 25 23:21:36 2020 from ITL Source digital/u1_connect_b -->
<Test name="u1_connect_b"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="E3"><node name="SYNC_CPU_TO_FPGA_INTR_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F2"><node name="FM_BDXDE_ERR1_LVT2V5_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F4"><node name="FM_BDXDE_ERR2_LVT2V5_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F1"><node name="FPGA_BMC_UART5_TX" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G1"><node name="BMCPHY_INT_M_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H3"><node name="1GPHY_INTR_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H1"><node name="10GPHY_INTR_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J1"><node name="CPLD_HOST_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H5"><node name="PCHGP_PMB_FORCE_PWRDN_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F10"><node name="FPGA_PRIMARY_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E10"><node name="ADR_COMPLETE_3V" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E11"><node name="SRT_P2PM_TX" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F9"><node name="CPLD_P2PM_RX" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E7"><node name="CONSOLE_RXD_DBG_3V3" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Sun Sep 20 19:28:40 2020 from ITL Source digital/u1_connect_c -->
<Test name="u1_connect_c"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="J6"><node name="SRT_FPGA_BMC_UART5_RXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J4"><node name="BMC_I2C_RST_L_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K3"><node name="CPU_1588_SYNC_MB" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K6"><node name="FPGA_BMC_LPC_RST_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L7"><node name="BMC_SEC_BOOT_JTAG_TMS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M7"><node name="JTAG_BMC_TDO_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M6"><node name="JTAG_TDI_3V3_I210" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M9"><node name="CPU_SEC_BOOT_JTAG_TCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L10"><node name="CPU_SEC_BOOT_JTAG_TDI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M11"><node name="LJTAG_TMS_HDR_3V3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M14"><node name="FM_CPU2PCH_THROT" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K11"><node name="CPU_1588_SYNC" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Mon Feb 15 09:00:46 2021 from ITL Source digital/u1_connect_d -->
<Test name="u1_connect_d"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="P4"><node name="BMC_SEC_BOOT_JTAG_TDO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T4"><node name="LJTAG_TDO_HDR_3V3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P5"><node name="JTAG_BMC_TDI_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N6"><node name="BMC_SEC_BOOT_JTAG_TCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P7"><node name="JTAG_TDO_3V3_I210" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N8"><node name="BMC_SEC_BOOT_JTAG_TDI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T9"><node name="CPU_SEC_BOOT_JTAG_TMS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R10"><node name="LJTAG_TCK_HDR_3V3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N10"><node name="LJTAG_TDI_HDR_3V3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P16"><node name="CPU_PCH_HOT_1V_L" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Sun Sep 20 19:29:15 2020 from ITL Source digital/u1_connect_e -->
<Test name="u1_connect_e"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="T14"><node name="PCH_I210_PERST_L" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Aug 20 11:20:23 2020 from ITL Source digital/u1_c_connect_a -->
<Test name="u1_c_connect_a"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="AA72"><node name="PD_LAN_NCSI_CLK_IN_C" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Aug 20 11:26:47 2020 from ITL Source digital/u1_c_connect_b -->
<Test name="u1_c_connect_b"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="AH78"><node name="PCH_UART1_RXD_1V" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AG77"><node name="PCH_UART0_RXD_1V" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF66"><node name="CPU_ADR_COMPLETE_1V" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD66"><node name="CPU_ADR_IN_1V" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD74"><node name="SERIRQ_DIR_1V_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE75"><node name="SERIRQ_DATA_1V_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD76"><node name="PU_CPU_WAKELAN_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC75"><node name="CPU_ERR1_1V_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AC77"><node name="CPU_ERR0_1V_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF69"><node name="PU_CPU_SAFE_MODE_BOOT_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AG71"><node name="CPU_PROCHOT_1V_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AJ71"><node name="SVID_DATA_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AH62"><node name="PU_CPU_EAR_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD69"><node name="PU_CPU_BMCINIT_C" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Aug 20 11:21:20 2020 from ITL Source digital/u1_c_connect_c -->
<Test name="u1_c_connect_c"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="BR75"><node name="M_B_DQ&lt;55&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BR77"><node name="M_B_DQ&lt;54&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BP76"><node name="M_B_DQ&lt;51&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BP78"><node name="M_B_DQ&lt;50&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BH76"><node name="M_B_DQ&lt;63&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BH78"><node name="M_B_DQ&lt;62&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BM76"><node name="M_B_DQ&lt;61&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BM78"><node name="M_B_DQ&lt;60&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG75"><node name="M_B_DQ&lt;59&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG77"><node name="M_B_DQ&lt;58&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL75"><node name="M_B_DQ&lt;57&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL77"><node name="M_B_DQ&lt;56&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BJ66"><node name="M_A_DQ&lt;63&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL67"><node name="M_A_DQ&lt;62&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BV66"><node name="M_A_DQ&lt;61&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG66"><node name="M_A_DQ&lt;59&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BH67"><node name="M_A_DQ&lt;58&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BT66"><node name="M_A_DQ&lt;57&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BU67"><node name="M_A_DQ&lt;56&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL71"><node name="M_A_DQ&lt;55&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BJ72"><node name="M_A_DQ&lt;54&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BV72"><node name="M_A_DQ&lt;52&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BH71"><node name="M_A_DQ&lt;51&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG72"><node name="M_A_DQ&lt;50&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BU71"><node name="M_A_DQ&lt;49&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BT72"><node name="M_A_DQ&lt;48&gt;" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Aug 20 11:14:45 2020 from ITL Source digital/u1_c_connect_d -->
<Test name="u1_c_connect_d"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="CB28"><node name="M_A_DQ&lt;27&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CB20"><node name="M_A_DQ&lt;25&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CA14"><node name="M_A_DQ&lt;21&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BY13"><node name="M_A_DQ&lt;20&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CB13"><node name="M_A_DQ&lt;16&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BY9"><node name="M_A_DQ&lt;13&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CA7"><node name="M_A_DQ&lt;12&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CB9"><node name="M_A_DQ&lt;9&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BW3"><node name="M_A_DQ&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BW1"><node name="M_A_DQ&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BY4"><node name="M_A_DQ&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BY2"><node name="M_A_DQ&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CB75"><node name="M_B_DQ&lt;43&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CB77"><node name="M_B_DQ&lt;42&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BY75"><node name="M_B_DQ&lt;53&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BY77"><node name="M_B_DQ&lt;52&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BW76"><node name="M_B_DQ&lt;49&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BW78"><node name="M_B_DQ&lt;48&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BW67"><node name="M_A_DQ&lt;60&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BW71"><node name="M_A_DQ&lt;53&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CB72"><node name="M_A_DQ&lt;35&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CB66"><node name="M_A_DQ&lt;33&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C76"><node name="C105_SYNC_CPU_TO_FPGA_INTR_L" /><opensCoverage>Full</opensCoverage>
</Pin>
</Device>
</Test>
<!-- Created Thu Aug 20 11:15:07 2020 from ITL Source digital/u1_c_connect_e -->
<Test name="u1_c_connect_e"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="CC26"><node name="M_A_DQ&lt;31&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CF26"><node name="M_A_DQ&lt;30&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC18"><node name="M_A_DQ&lt;29&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CF18"><node name="M_A_DQ&lt;28&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CD28"><node name="M_A_DQ&lt;26&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CD20"><node name="M_A_DQ&lt;24&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC14"><node name="M_A_DQ&lt;17&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC7"><node name="M_A_DQ&lt;8&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC3"><node name="M_A_DQ&lt;7&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC1"><node name="M_A_DQ&lt;6&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CD4"><node name="M_A_DQ&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CD2"><node name="M_A_DQ&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CF4"><node name="M_B_DQ&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CF2"><node name="M_B_DQ&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC76"><node name="M_B_DQ&lt;47&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC78"><node name="M_B_DQ&lt;46&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC56"><node name="CPU_MEM_HOT_1V_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC60"><node name="I2C_DDR_SDA_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CD58"><node name="I2C_DDR_SCL_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC71"><node name="M_A_DQ&lt;39&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CF71"><node name="M_A_DQ&lt;38&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CC64"><node name="M_A_DQ&lt;37&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CF64"><node name="M_A_DQ&lt;36&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CD72"><node name="M_A_DQ&lt;34&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CD66"><node name="M_A_DQ&lt;32&gt;" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Aug 20 11:15:47 2020 from ITL Source digital/u1_c_connect_f -->
<Test name="u1_c_connect_f"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="CK26"><node name="M_A_ECC&lt;7&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CK18"><node name="M_A_ECC&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CJ28"><node name="M_A_ECC&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CJ20"><node name="M_A_ECC&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CK14"><node name="M_A_DQ&lt;23&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CJ13"><node name="M_A_DQ&lt;22&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CJ9"><node name="M_A_DQ&lt;15&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CK7"><node name="M_A_DQ&lt;14&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CK4"><node name="M_B_DQ&lt;7&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CG3"><node name="M_B_DQ&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CG1"><node name="M_B_DQ&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CJ76"><node name="M_B_DQ&lt;35&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CJ78"><node name="M_B_DQ&lt;34&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CG76"><node name="M_B_DQ&lt;45&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CG78"><node name="M_B_DQ&lt;44&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CF75"><node name="M_B_DQ&lt;41&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CF77"><node name="M_B_DQ&lt;40&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CK64"><node name="M_A_DQ&lt;45&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CJ72"><node name="M_A_DQ&lt;43&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CJ66"><node name="M_A_DQ&lt;41&gt;" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Aug 20 11:16:46 2020 from ITL Source digital/u1_c_connect_g -->
<Test name="u1_c_connect_g"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="CM26"><node name="M_A_ECC&lt;6&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CM18"><node name="M_A_ECC&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CL28"><node name="M_A_ECC&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CL20"><node name="M_A_ECC&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CM14"><node name="M_A_DQ&lt;19&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CL13"><node name="M_A_DQ&lt;18&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CL9"><node name="M_A_DQ&lt;11&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CM7"><node name="M_A_DQ&lt;10&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CL2"><node name="M_B_DQ&lt;6&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CN4"><node name="M_B_DQ&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CM3"><node name="M_B_DQ&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CR13"><node name="M_B_DQ&lt;11&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CR8"><node name="M_B_DQ&lt;9&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CR19"><node name="M_B_DQ&lt;23&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CR15"><node name="M_B_DQ&lt;21&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CR28"><node name="M_B_DQ&lt;27&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CR24"><node name="M_B_DQ&lt;25&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CR30"><node name="M_B_ECC&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CK75"><node name="M_B_DQ&lt;39&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CL77"><node name="M_B_DQ&lt;38&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CK71"><node name="M_A_DQ&lt;47&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CM71"><node name="M_A_DQ&lt;46&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CM64"><node name="M_A_DQ&lt;44&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CL72"><node name="M_A_DQ&lt;42&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CL66"><node name="M_A_DQ&lt;40&gt;" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Tue Sep 22 11:25:58 2020 from ITL Source digital/u1_c_connect_h -->
<Test name="u1_c_connect_h"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="CT12"><node name="M_B_DQ&lt;15&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CT7"><node name="M_B_DQ&lt;13&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU5"><node name="M_B_DQ&lt;12&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU13"><node name="M_B_DQ&lt;10&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU8"><node name="M_B_DQ&lt;8&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU15"><node name="M_B_DQ&lt;20&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CT20"><node name="M_B_DQ&lt;19&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CT16"><node name="M_B_DQ&lt;17&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CT27"><node name="M_B_DQ&lt;31&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CT23"><node name="M_B_DQ&lt;29&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CR35"><node name="M_B_ECC&lt;7&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CT36"><node name="M_B_ECC&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CT31"><node name="M_B_ECC&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CR71"><node name="M_B_DQ&lt;37&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CT73"><node name="M_B_DQ&lt;32&gt;" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Tue Sep 22 11:26:20 2020 from ITL Source digital/u1_c_connect_i -->
<Test name="u1_c_connect_i"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="CV12"><node name="M_B_DQ&lt;14&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU19"><node name="M_B_DQ&lt;22&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CV20"><node name="M_B_DQ&lt;18&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CV16"><node name="M_B_DQ&lt;16&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CV27"><node name="M_B_DQ&lt;30&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CV23"><node name="M_B_DQ&lt;28&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU28"><node name="M_B_DQ&lt;26&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU24"><node name="M_B_DQ&lt;24&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU35"><node name="M_B_ECC&lt;6&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU30"><node name="M_B_ECC&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CV36"><node name="M_B_ECC&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CV31"><node name="M_B_ECC&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU71"><node name="M_B_DQ&lt;36&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="CU74"><node name="M_B_DQ&lt;33&gt;" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Aug 20 11:18:46 2020 from ITL Source digital/u1_c_connect_j -->
<Test name="u1_c_connect_j"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="D69"><node name="PU_LAN1_I2C_SDA0_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D67"><node name="PECI_ID0_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E75"><node name="LAN0_SEL0_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F76"><node name="C105_PHY_RST_SDP1_0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G74"><node name="CPU_1588_SYNC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H77"><node name="CPU_PMSYNC_PCH_CPU_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J76"><node name="XDP_CPU_BPM7_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H75"><node name="XDP_CPU_BPM5_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J78"><node name="XDP_CPU_BPM4_L_C" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Wed Sep 23 20:40:37 2020 from ITL Source digital/u1_c_connect_k -->
<Test name="u1_c_connect_k"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="T26"><node name="HSD_PCIE_NIC_CPU_DN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P26"><node name="HSD_PCIE_NIC_CPU_DP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U72"><node name="PU_LAN0_I2C_SDA0_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R72"><node name="PU_LAN0_I2C_SCL0_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T71"><node name="PU_LAN0_I2C_SDA1_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P71"><node name="PU_LAN0_I2C_SCL1_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U69"><node name="SRT_LAN0_MDC0_LED0_1_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V67"><node name="SRT_LAN0_MDC1_LED1_1_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N72"><node name="LAN0_SEL1_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L72"><node name="PD_LAN1_MDIO0_LED0_0_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L76"><node name="CPU_RESET_1V_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K75"><node name="XDP_CPU_BPM6_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M75"><node name="XDP_CPU_BPM3_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N78"><node name="XDP_CPU_BPM2_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K77"><node name="XDP_CPU_PREQ_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U77"><node name="CPU_PWR_DEBUG_L_C" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Aug 20 11:19:57 2020 from ITL Source digital/u1_c_connect_l -->
<Test name="u1_c_connect_l"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="Y71"><node name="PU_LAN_NCSI_RXD0_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W72"><node name="PU_LAN_NCSI_RXD1_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W77"><node name="PD_LAN_NCSI_TXD0_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y78"><node name="PD_LAN_NCSI_TXD1_C" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Jul 23 13:25:59 2020 from ITL Source digital/u1_c_pch_connect_a -->
<Test name="u1_c_pch_connect_a"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="AA9"><node name="CLK_33M_CLKOUT_PCI0_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE4"><node name="USB_EXT_DRIVE_DN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AE2"><node name="USB_EXT_DRIVE_DP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AK9"><node name="USB_EXT_DRIVE_DBG_DN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AH9"><node name="USB_EXT_DRIVE_DBG_DP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD3"><node name="USB_BMC_DN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AD1"><node name="USB_BMC_DP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AH1"><node name="PCH_IPU_LPC_FRAME_L_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF3"><node name="PCH_LPC_AD0_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AG4"><node name="PCH_LPC_AD1_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AF1"><node name="PCH_LPC_AD3_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AL3"><node name="PCH_LPC_AD2_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AN11"><node name="PD_CPU_GPIO33_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AR11"><node name="IRQ_PIRQC_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AV11"><node name="GPIO_TACH<2>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AM4"><node name="GPIO_TACH<1>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AN3"><node name="GPIO_TACH<0>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AG2"><node name="GPIO_TACH<3>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AU14"><node name="GPIO_TACH<6>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AU9"><node name="GPIO_TACH<5>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AV7"><node name="GPIO_TACH<4>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AM2"><node name="GPIO_TACH<7>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AK2"><node name="PU_INTRUDER_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AP9"><node name="RST_RTCRST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AP4"><node name="RST_SRTCRST_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AP2"><node name="PU_CPU_INTVRMEN_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AL1"><node name="PU_CPU_DSWODVREN_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AW1"><node name="FM_SLPS4_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AY2"><node name="FM_SLPS3_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AW3"><node name="PCH_PWRBTN_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AY11"><node name="PU_SUSWARN_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AY4"><node name="PU_SUSACK_L_C" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:26:03 2020 from ITL Source digital/u1_c_pch_connect_b -->
<Test name="u1_c_pch_connect_b"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="BE20"><node name="PU_SPI_IO3_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BF18"><node name="PU_SPI_IO2_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG13"><node name="CLK_50M_SPI_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BF14"><node name="SATA_LED_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BB27"><node name="PU_GPIO32_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BB28"><node name="PU_CPU_BMBUSY_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG16"><node name="PECI_PCH_CPU_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BD22"><node name="CPU_MFG_MODE_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BH22"><node name="IRQ_PIRQD_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BF22"><node name="IRQ_PIRQB_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG20"><node name="IRQ_PIRQA_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BA1"><node name="PU_CPU_WAKE_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BB4"><node name="PU_GPIO72_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BB12"><node name="CPU_PROCHOT_DISABLE_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BB16"><node name="CPU_FPGA_BWDT_EXPIRED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BC9"><node name="PU_GPIO31_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BE2"><node name="USB_OC1_GPIO40" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG4"><node name="USB_OC2_GPIO41" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BF7"><node name="SML1ALERT_PCHHOT_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BB11"><node name="SML1DATA_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BD3"><node name="USB_OC7_GPIO14" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BF1"><node name="USB_OC6_GPIO10" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BE4"><node name="USB_OC4_GPIO43" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG9"><node name="SML1CLK_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BG2"><node name="USB_OC3_GPIO42" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BH1"><node name="USB_OC0_GPIO59" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BF3"><node name="USB_OC5_GPIO9" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BF11"><node name="PU_RI_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BH7"><node name="SMB_CPU_ALERT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BE24"><node name="PCH_PLTRST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BB21"><node name="CPU_BOOT_SUCCESS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BB18"><node name="PCH_SUS_STAT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BA23"><node name="NMI_TO_CPU" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BA19"><node name="PD_GPIO46_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BD18"><node name="PU_GPIO44_NC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BD11"><node name="CLK_CPU_SUSCLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BE16"><node name="PU_CPU_PME_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BA21"><node name="PD_GPIO45_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BB23"><node name="FPGA_CPU_MEM_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:26:07 2020 from ITL Source digital/u1_c_pch_connect_c -->
<Test name="u1_c_pch_connect_c"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="BJ20"><node name="SPI_PCH_MISO_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL11"><node name="SPI_FLSH_MOSI_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BN7"><node name="CPU_SPI_CS0_L_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BT13"><node name="CPU_SPI_CS1_L_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BM1"><node name="CPU_SATA5GP_GPIO49" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BN2"><node name="CPU_SATA4GP_GPIO16" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL2"><node name="CPU_SATA3GP_GPIO37" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BR4"><node name="CPU_GPIO20_SMI_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BP1"><node name="FM_NMI_EVENT_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL4"><node name="RST_PCH_SYSRST_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BU18"><node name="PU_GPIO39_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BP20"><node name="PUD_CPU_NO_REBOOT_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BT3"><node name="CPU_SATA1GP_GPIO19" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BR2"><node name="CPU_SATA0GP_GPIO21" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BP13"><node name="PU_SLOAD_GPIO38_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BT16"><node name="PU_GPIO48_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BT1"><node name="CPU_SATA2GP_GPIO36" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BU14"><node name="PCH_SERIRQ_ST_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BN14"><node name="PU_SCLOCK_GPIO22_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BU7"><node name="PCH_PLTRST_PROC_L_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BT9"><node name="CPU_PMSYNC_PCH_CPU_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BJ16"><node name="FM_BDXDE_THERMTRIP_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL22"><node name="FM_CPU2PCH_THROT_LVT3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BN22"><node name="GP3_CPU_ERR1_3V_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BT20"><node name="PD_CPU_GPIO53_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BP16"><node name="PD_GPIO52_CPUSV_NC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL18"><node name="PU_CPU_GPIO51" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BL7"><node name="SMB0_ALERT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BN11"><node name="SMB_HOST_3V3_CLK_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BJ13"><node name="SMB_HOST_3V3_DAT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BP9"><node name="PU_GPIO57_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BR7"><node name="SML0_CLK_BMC_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BN18"><node name="SML0DATA_BMC" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:26:13 2020 from ITL Source digital/u1_c_pch_connect_d -->
<Test name="u1_c_pch_connect_d"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="BU22"><node name="PU_CPU_GPIO55_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H4"><node name="R_CLK_100M_CPU_XDP_P_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H2"><node name="R_CLK_100M_CPU_XDP_N_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M4"><node name="CLKOUT_PCIE_DN<6>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BW22"><node name="GP5_CPU_CATERR_3V_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BV16"><node name="FM_BDXDE_ERR0_LVT3_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BV20"><node name="PCHGP_PMB_FORCE_PWRDN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="BW18"><node name="BIOS_GOLD_ACTIVE" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:26:17 2020 from ITL Source digital/u1_c_pch_connect_e -->
<Test name="u1_c_pch_connect_e"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="W4"><node name="CLK_100M_CPU_REF_G2_P_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W2"><node name="CLK_100M_CPU_REF_G2_N_C" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U4"><node name="CLK_100M_CPU_REF_DP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U2"><node name="CLK_100M_CPU_REF_DN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W9"><node name="PD_REFCLK14IN_C" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Aug 20 11:07:31 2020 from ITL Source digital/u1_c_u1 -->
<Test name="u1_c_u1"><Type>"Boundary-Scan Interconnect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>

</Test>
<!-- Created Thu Aug 20 11:07:01 2020 from ITL Source digital/u1_c_u1_aio -->
<Test name="u1_c_u1_aio"><Type>"Boundary-Scan Interconnect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>

</Test>
<!-- Created Thu Jul 23 13:26:41 2020 from ITL Source digital/u1_c_u1_ps -->
<Test name="u1_c_u1_ps"><Type>"Boundary-Scan Powered Shorts Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="I2C_DDR_EN_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_59_PI5A3157_I15_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="R8"><node name="_D_U1_R8" /></Pin>
<Pin name="M10"><node name="_D_U1_M10" /></Pin>
<Pin name="F12"><node name="_D_U1_F12" /></Pin>
<Pin name="C8"><node name="_D_U1_C8" /></Pin>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="D18"><node name="_D_U8_D18" /></Pin>
<Pin name="D18"><node name="_D_U8_D18" /></Pin>
<Pin name="L19"><node name="_D_U8_L19" /></Pin>
<Pin name="L19"><node name="_D_U8_L19" /></Pin>
<Pin name="C4"><node name="BMC_NCSI_RXER" /></Pin>
<Pin name="C4"><node name="BMC_NCSI_RXER" /></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="BN4"><node name="CPU_GPIO18" /></Pin>
<Pin name="AG7"><node name="USB2_D_N<3>" /></Pin>
<Pin name="AJ7"><node name="USB2_D_P<3>" /></Pin>
<Pin name="AL5"><node name="BDWL_FPGA_LPC_DRQ1_L" /></Pin>
<Pin name="BB7"><node name="SPARE_PCH_IPU_SLP_A_L_C" /></Pin>
<Pin name="AY7"><node name="SPARE_CPU_SLP_SUS_L_C" /></Pin>
<Pin name="BJ4"><node name="CPU_GPIO8_OCS" /></Pin>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<NodePair><Node name="BDWL_FPGA_LPC_DRQ1_L" /><Node name="PCH_LPC_AD2_ST_C" /></NodePair>
<NodePair><Node name="BDWL_FPGA_LPC_DRQ1_L" /><Node name="GPIO_TACH<1>" /></NodePair>
<NodePair><Node name="BDWL_FPGA_LPC_DRQ1_L" /><Node name="PCH_LPC_AD2_ST_C" /></NodePair>
<NodePair><Node name="BMC_NCSI_RXER" /><Node name="BMC_NCSI_CRSDV" /></NodePair>
<NodePair><Node name="BMC_NCSI_RXER" /><Node name="BMC_NCSI_RCLKO_R" /></NodePair>
<NodePair><Node name="CPU_GPIO18" /><Node name="RST_PCH_SYSRST_N" /></NodePair>
<NodePair><Node name="CPU_GPIO18" /><Node name="CPU_SATA4GP_GPIO16" /></NodePair>
<NodePair><Node name="CPU_GPIO18" /><Node name="CPU_GPIO20_SMI_L" /></NodePair>
<NodePair><Node name="CPU_GPIO18" /><Node name="PCH_SYS_PWROK" /></NodePair>
<NodePair><Node name="CPU_GPIO18" /><Node name="CPU_SATA4GP_GPIO16" /></NodePair>
<NodePair><Node name="CPU_GPIO8_OCS" /><Node name="USB_OC2_GPIO41" /></NodePair>
<NodePair><Node name="CPU_GPIO8_OCS" /><Node name="RST_PCH_SYSRST_N" /></NodePair>
<NodePair><Node name="SPARE_CPU_SLP_SUS_L_C" /><Node name="GPIO_TACH<4>" /></NodePair>
<NodePair><Node name="SPARE_CPU_SLP_SUS_L_C" /><Node name="PU_SUSACK_L_C" /></NodePair>
<NodePair><Node name="SPARE_CPU_SLP_SUS_L_C" /><Node name="PU_SUSWARN_L_C" /></NodePair>
<NodePair><Node name="SPARE_PCH_IPU_SLP_A_L_C" /><Node name="PU_GPIO31_C" /></NodePair>
<NodePair><Node name="SPARE_PCH_IPU_SLP_A_L_C" /><Node name="PU_GPIO72_C" /></NodePair>
<NodePair><Node name="SPARE_PCH_IPU_SLP_A_L_C" /><Node name="SML1DATA_BMC" /></NodePair>
<NodePair><Node name="USB2_D_N<3>" /><Node name="USB_EXT_DRIVE_DBG_DP" /></NodePair>
<NodePair><Node name="USB2_D_N<3>" /><Node name="PCH_LPC_AD1_ST_C" /></NodePair>
<NodePair><Node name="USB2_D_P<3>" /><Node name="USB_EXT_DRIVE_DBG_DP" /></NodePair>
<NodePair><Node name="USB2_D_P<3>" /><Node name="USB_EXT_DRIVE_DBG_DN" /></NodePair>
<NodePair><Node name="USB2_D_P<3>" /><Node name="PCH_UART1_RXD_1V" /></NodePair>
<NodePair><Node name="_D_U1_C8" /><Node name="PCH_CONSOLE_RXD1" /></NodePair>
<NodePair><Node name="_D_U1_C8" /><Node name="PCH_CONSOLE_TXD" /></NodePair>
<NodePair><Node name="_D_U1_C8" /><Node name="FM_PCH_HOT_N_P3V3" /></NodePair>
<NodePair><Node name="_D_U1_C8" /><Node name="CPLD_I2C_SDA" /></NodePair>
<NodePair><Node name="_D_U1_C8" /><Node name="PCH_CONSOLE_RXD" /></NodePair>
<NodePair><Node name="_D_U1_F12" /><Node name="SRT_P2PM_TX" /></NodePair>
<NodePair><Node name="_D_U1_F12" /><Node name="PWRGD_P1V5_PCH_1V" /></NodePair>
<NodePair><Node name="_D_U1_M10" /><Node name="FM_CPU2PCH_THROT_LVT3" /></NodePair>
<NodePair><Node name="_D_U1_M10" /><Node name="CPU_SEC_BOOT_JTAG_TCK" /></NodePair>
<NodePair><Node name="_D_U1_M10" /><Node name="CPU_SEC_BOOT_JTAG_TDI" /></NodePair>
<NodePair><Node name="_D_U1_M10" /><Node name="LJTAG_TMS_HDR_3V3" /></NodePair>
<NodePair><Node name="_D_U1_M10" /><Node name="LJTAG_TDI_HDR_3V3" /></NodePair>
<NodePair><Node name="_D_U1_R8" /><Node name="CLK50M_CPLD" /></NodePair>
<NodePair><Node name="_D_U1_R8" /><Node name="CPU_SEC_BOOT_JTAG_TMS" /></NodePair>
<NodePair><Node name="_D_U8_D18" /><Node name="BMC_CPU_SPIFLASH_EN_L" /></NodePair>
<NodePair><Node name="_D_U8_D18" /><Node name="I2C_BUS1_ALERT_R" /></NodePair>
<NodePair><Node name="_D_U8_L19" /><Node name="UNNAMED_4188_AST2520_I1_PEREXTRSVD" /></NodePair>
<NodePair><Node name="_D_U8_L19" /><Node name="CHASSIS_IDPROM_SDA" /></NodePair>
<NodePair><Node name="_D_U8_L19" /><Node name="BMC_FPD_SEL_R" /></NodePair>
<NodePair><Node name="_D_U8_L19" /><Node name="BMC_ID_ACCESS_3" /></NodePair>
<NodePair><Node name="_D_U8_L19" /><Node name="BMC_ID_ACCESS_4" /></NodePair>
</Test>
<!-- Created Wed Aug 19 09:30:37 2020 from ITL Source digital/u1_i2_connect_a -->
<Test name="u1_i2_connect_a"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="28"><node name="BMC_I210_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="16"><node name="UNNAMED_30_I210_I39_PEWAKE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="9"><node name="BMC_NCSI_TXD0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="8"><node name="BMC_NCSI_TXD1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="7"><node name="BMC_NCSI_TXEN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="6"><node name="BMC_NCSI_RXD0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="5"><node name="BMC_NCSI_RXD1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="3"><node name="BMC_NCSI_CRSDV" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="63"><node name="I210_SDP0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="61"><node name="I210_SDP1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="62"><node name="I210_SDP2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="60"><node name="I210_SDP3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="57"><node name="I210_MDIO_1G_PHY" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="55"><node name="I210_MDC_1G_PHY" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="54"><node name="I210_SRDS_SIG_DET" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="36"><node name="BMC_MB_SDA_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="35"><node name="BMC_I210_INTR_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="34"><node name="BMC_MB_SCL_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="33"><node name="LED_I210_1000LINK_GREEN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="31"><node name="LED_I210_100LINK_GREEN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="30"><node name="UNNAMED_30_I210_I39_LED1" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:27:26 2020 from ITL Source digital/u27_connect_a -->
<Test name="u27_connect_a"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMFPGA_BUF_SPI_FLSH_SEL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="B2"><node name="BMC_LED_SB_L<3>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A2"><node name="BMC_LED_SB_L<2>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B5"><node name="BMC_LED_SB_L<0>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A4"><node name="SRT_P2PM_BMC_FPGA_CPU_FPGA1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B3"><node name="P2PM_CPU_FPGA_BMC_FPGA1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B7"><node name="BMFPGA_TP7" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C6"><node name="FPGA_BMC_WDT_2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A7"><node name="FAN01_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A8"><node name="FAN23_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B10"><node name="BMFPGA_TP10" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B12"><node name="BMC_WDT1_RST_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A15"><node name="CPU_FPGA_BMFPGA_SPARE0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B15"><node name="BMC_FPGA_HEARTBEAT_LED" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
</Test>
<!-- Created Thu Jul 23 13:27:30 2020 from ITL Source digital/u27_connect_b -->
<Test name="u27_connect_b"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMFPGA_BUF_SPI_FLSH_SEL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="D1"><node name="BMC_LED_SB_L<5>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D2"><node name="BMC_LED_SB_L<4>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C8"><node name="FAN45_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C9"><node name="FAN67_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D7"><node name="FAN89_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D8"><node name="FAN1011_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C10"><node name="BMC_FPGA_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C11"><node name="BMC_WDT2_RST_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E10"><node name="BMFPGA_TP1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D11"><node name="BMFPGA_TP2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C12"><node name="BMFPGA_TP3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D16"><node name="BMCFPGA_TP4" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E15"><node name="BMC_FPGA_INTR_BMC_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D14"><node name="X86_BMFPGA_SPARE2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D13"><node name="X86_BMFPGA_SPARE1" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
</Test>
<!-- Created Thu Jul 23 13:27:39 2020 from ITL Source digital/u27_connect_c -->
<Test name="u27_connect_c"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMFPGA_BUF_SPI_FLSH_SEL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="J1"><node name="CLK100M_BMCFPGA_PE_AC_DP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J2"><node name="CLK100M_BMCFPGA_PE_AC_DN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H3"><node name="BMC_FW_SPI_CS2_FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H4"><node name="BM_FPGA_SPI_STD_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G3"><node name="BM_FPGA_SPI_UBOOT_CS0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G2"><node name="BM_FPGA_SPI_FLSH_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G1"><node name="BM_FPGA_SPI_FLSH_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F2"><node name="SRT_BM_FPGA_SPI_FLSH_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F4"><node name="BM_FPGA_SPI_FLSH_CS0_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F3"><node name="BMC_SRST_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F15"><node name="BMCFPGA_TP5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F14"><node name="BMCFPGA_TP6" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G13"><node name="X86_BMCFPGA_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H11"><node name="FLASH_BMC_GOLDEN_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H13"><node name="P2PM2_BMC_FPGA_CLK1_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H12"><node name="P2PM2_BMC_FPGA_DATA1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G16"><node name="BMCPHY_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H16"><node name="BM_FPGA_SPI_GOLD_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
</Test>
<!-- Created Thu Jul 23 13:27:43 2020 from ITL Source digital/u27_connect_d -->
<Test name="u27_connect_d"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMFPGA_BUF_SPI_FLSH_SEL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="N10"><node name="BMC_SPI2_BMFPGA_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M8"><node name="BMC_SPI2_MUX_CS0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N8"><node name="BMC_SPI2_MUX_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J12"><node name="FPGA2_SPIFLASH_CS0_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K12"><node name="FPGA2_SPI_MOSI_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J13"><node name="FPGA2_SPIFLASH_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J14"><node name="SRT_FPGA2_SPI_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J16"><node name="BMC_FPGA_CLK_50MHZ" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K14"><node name="BMFPGA_SPI_GOLD_SEL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L13"><node name="SRT_BMC_SEC_BOOT_JTAG_TCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L14"><node name="X86_BMCFPGA_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L15"><node name="BMC_SEC_BOOT_JTAG_TMS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K16"><node name="SRT_BMC_SEC_BOOT_JTAG_TDI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L12"><node name="BMC_SEC_BOOT_JTAG_TDO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L11"><node name="BMC_SEC_BOOT_JTAG_TRST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M13"><node name="BMC_FPGA_MDC_1G_PHY" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N14"><node name="BMC_FPGA_MDIO_1G_PHY" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M15"><node name="R_CPU_IDPROM_WP" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
</Test>
<!-- Created Thu Jul 23 13:27:47 2020 from ITL Source digital/u27_connect_e -->
<Test name="u27_connect_e"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMFPGA_BUF_SPI_FLSH_SEL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="R13"><node name="BMFPGA_SPI_BOOT_CS1_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P13"><node name="CPU_JTAG_CABLE_PRSNT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T12"><node name="FPGA2_SPIFLASH_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R11"><node name="BMC_BMCFPGA_SCL_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T11"><node name="BMC_BMCFPGA_SDA_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R10"><node name="FPGA2_SPIFLASH_HOLD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R9"><node name="BMC_SPI2_MUX_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R8"><node name="PCH_BMFPGA_PERST_L_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T8"><node name="BMC_TDO" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
</Test>
<!-- Created Wed Aug 19 09:34:11 2020 from ITL Source digital/u40_connect_a -->
<Test name="u40_connect_a"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="JTAG_BDX_TCK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="AB18"><node name="PCH_CONSOLE_RXD1_X86FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA18"><node name="PMOD_P1V5_PCH_PG_3V" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA17"><node name="FPGA_CPU_SRST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA16"><node name="FPGA_CPU_HRST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA15"><node name="SRT_FPGA_LPC_LAD&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA13"><node name="FAN45_AMB_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB14"><node name="FAN23_AMB_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB13"><node name="FAN23_BLU_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA12"><node name="FAN23_GRN_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB11"><node name="PCH_SERIRQ" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA11"><node name="PCH_LPC_FRAME_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AB10"><node name="FAN1011_BLU_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA10"><node name="CLK_33M_LPC_FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B1"><node name="CPLD_P2PM_RX" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B2"><node name="X86_FPGA_MDC_1G_PHY" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A2"><node name="1GPHY_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A5"><node name="PMOD_PVCCSCFUSESUS_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B6"><node name="CPU_SEC_BOOT_JTAG_TRST" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B7"><node name="SRT_P2PM_CPU_FPGA_BMC_FPGA1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A8"><node name="LED_CPU_FPGA_HEARTBEAT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B9"><node name="PMOD_P1V05_VCCSCSUS_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B11"><node name="LED_SB_L&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A10"><node name="PMOD_P0V6_VTT_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A13"><node name="PMOD_PVCCSCFUSESUS_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B13"><node name="PMOD_P1V05_COMBINED_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A14"><node name="PMOD_P1V05_COMBINED_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A16"><node name="PCHGP_PWRDN_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A17"><node name="BMC_I2C_RST_L_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A19"><node name="10GPHY_INTR_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B17"><node name="PMOD_P1V05_VCCSCSUS_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B19"><node name="SRT_FPGA_BMC_UART5_TXD" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Tue Aug 18 21:36:12 2020 from ITL Source digital/u40_connect_b -->
<Test name="u40_connect_b"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BUF_SPI_FLSH_SEL_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="JTAG_BDX_TCK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I509_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
</Chain>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="F2"><node name="FAN4_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E1"><node name="FPGABDX_CPU_RSMRST_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E2"><node name="CPLD_SPI_CS_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D1"><node name="CPLD_SPI_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D2"><node name="CPLD_SPI_SCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C1"><node name="CPLD_SPI_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E4"><node name="CPLD_P2PM_TX" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E5"><node name="X86_FPGA_MDIO_1G_PHY" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D3"><node name="X86_BMCFPGA_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D4"><node name="X86_BMCFPGA_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C3"><node name="SPI_X86_OBFL_WP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C4"><node name="BMC_CONSOLE1_RXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D5"><node name="BMC_CONSOLE1_TXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C5"><node name="PMOD_PVCCKRHV_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D6"><node name="PMOD_DDR4_VTT_PGOOD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E8"><node name="PWR_PRG_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D8"><node name="SYNC_CPU_TO_FPGA_INTR_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D9"><node name="LED_SB_L&lt;7&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C9"><node name="LED_SB_L&lt;8&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E10"><node name="LED_SB_L&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C11"><node name="LED_SB_L&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D10"><node name="PMOD_P1V2_VDDQ_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D11"><node name="PWRGD_1V15_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E12"><node name="FPGA_MUX_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D12"><node name="PMOD_P3V3_PCH_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D13"><node name="PMOD_PVCCKRHV_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C13"><node name="PMOD_P1V2_VDDQ_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D14"><node name="PMOD_P3V3_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E13"><node name="PMOD_PVCCIN_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C15"><node name="1GPHY_INTR_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E15"><node name="MB_CPU_PRESENT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C16"><node name="PMOD_P1V5_PCH_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D16"><node name="PMOD_P1V2_VDDQ_P1V05_COMBINED_VRHOT_L" />
<opensCoverage>Full</opensCoverage></Pin>
<Pin name="E16"><node name="PMOD_PVCCIN_P1V05_VCCSUS_VRHOT_L" /><opensCoverage>Full</opensCoverage>
</Pin>
<Pin name="C17"><node name="LED_SB_L&lt;6&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C18"><node name="FPGA_BMC_UART5_RXD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C20"><node name="BOARD_ID_SPARE4" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C19"><node name="FPGA_FAST_PROCHOT" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E17"><node name="CONSOLE_TXD_DBG_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E19"><node name="FM_BDXDE_ERR1_LVT2V5_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D20"><node name="PCH_FPGA_PERST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D18"><node name="LED_SB_L&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E18"><node name="LED_SB_L&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C22"><node name="ADR_COMPLETE_3V_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D22"><node name="FLASH_GOLDEN_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E21"><node name="DRAM_PWR_OK_FPGA_R2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E22"><node name="NMI_TO_CPU_R" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Jul 23 13:29:10 2020 from ITL Source digital/u40_connect_c -->
<Test name="u40_connect_c"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BUF_SPI_FLSH_SEL_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="JTAG_BDX_TCK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I509_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="K1"><node name="FAN23_PWM_CON" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K2"><node name="FAN01_PWM_CON" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J1"><node name="FAN3_EEPROM" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J2"><node name="FAN4_EEPROM" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J3"><node name="FAN5_EEPROM" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J4"><node name="FAN10_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H1"><node name="FAN9_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G1"><node name="FAN8_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H3"><node name="FAN7_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G3"><node name="FAN6_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G2"><node name="FAN5_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H4"><node name="FAN3_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H5"><node name="FAN2_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H6"><node name="FAN1_TACH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J6"><node name="SPI_X86_OBFL_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H7"><node name="SPI_X86_OBFL_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G7"><node name="SPI_X86_OBFL_CS1_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F3"><node name="SPI_X86_OBFL_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F4"><node name="SATA_0_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F5"><node name="SRT_P2PM_CPU_MB<1>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F6"><node name="CPU_APWROK_BUF" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G5"><node name="10GPHY_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G6"><node name="CPU_SATA1GP_GPIO19_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F8"><node name="CPU_FPGA_BMFPGA_SPARE0_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F10"><node name="LED_SB_L<3>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F12"><node name="PMOD_P0V6_VTT_DIMM_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G12"><node name="PMOD_P2V5_VPP_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G13"><node name="PMOD_P5V_EN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F14"><node name="BOARD_ID_SPARE0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G14"><node name="BOARD_ID_SPARE1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F15"><node name="SPARE_2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F17"><node name="CONSOLE_RXD_DBG_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G16"><node name="SMBUS_PCH_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G17"><node name="SPI_FPGA_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F18"><node name="PWRGD_FPGA_BDXDE_LAN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F19"><node name="SMBUS_PCH_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F20"><node name="BIOS_GOLD_ACTIVE_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F21"><node name="PCH_SUS_STAT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G18"><node name="FM_NMI_EVENT_N_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G19"><node name="SPI_FPGA_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H19"><node name="PMB_SPIFLASH_IO3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H20"><node name="CLK50M_IOFPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G21"><node name="PMB_SPIFLASH_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G22"><node name="PCH_PWRBTN_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J19"><node name="SYNC_FPGA_TO_CPU_INTR_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J20"><node name="FPGA_PRIMARY_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H21"><node name="BMC_BMCFPGA_SCL_X86FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H22"><node name="BMC_BMCFPGA_SDA_X86FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J18"><node name="FM_PCH_HOT_N_P3V3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J22"><node name="SPI_PCH_CS1_L" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Jul 23 13:29:14 2020 from ITL Source digital/u40_connect_d -->
<Test name="u40_connect_d"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BUF_SPI_FLSH_SEL_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="JTAG_BDX_TCK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I509_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="P1"><node name="I210_SDP1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P2"><node name="I210_SDP0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N1"><node name="PCIE_BUF_CLKSEL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M1"><node name="H_FIVR_FAULT" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L4"><node name="FAN45_PRSNT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L5"><node name="FAN67_PRSNT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L2"><node name="FAN89_PRSNT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L3"><node name="FAN1011_PRSNT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M3"><node name="FAN1011_PWM_CON" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M2"><node name="FAN89_PWM_CON" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N8"><node name="X86_FPGA_MDIO_MUX_SEL0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M8"><node name="X86_FPGA_MDIO_MUX_SEL1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M5"><node name="FAN67_PWM_CON" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M6"><node name="FAN45_PWM_CON" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N4"><node name="FPGA_BMC_LPC_RST_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M7"><node name="CPU_1588_SYNC_MB" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K8"><node name="CPLD_HOST_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K5"><node name="BMCPHY_INT_M_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K6"><node name="FAN1_EEPROM" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K7"><node name="FAN2_EEPROM" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K18"><node name="FM_SLPS4_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K16"><node name="BDX_RTCRST_FET_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K17"><node name="FM_SLPS3_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K15"><node name="X86_TO_BMC_SRST" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L16"><node name="FAN_TEMP_SENSOR_ALERT_L_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K22"><node name="IO_TYPE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K20"><node name="FPGA_BDX_PWRGOOD_CPU" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L18"><node name="C33_CPU_PWRGD_PCH" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L19"><node name="R_SPI_PCH_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L20"><node name="SPI_FPGA_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L21"><node name="FM_CPU2PCH_THROT_LVT3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M22"><node name="PCH_RSMRST_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M21"><node name="PCH_PWR_OK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M19"><node name="SRT_CLK50M_CPLD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M18"><node name="X86_CPU_IDPROM_WP_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M17"><node name="BMC_UART4_TX_FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M16"><node name="BMC_UART4_RX_FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N22"><node name="PMB_SPIFLASH_CS0_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N21"><node name="SRT_PMB_SPIFLASH_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N20"><node name="PMB_SPIFLASH_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N19"><node name="SRT_PMB_SPIFLASH_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N17"><node name="SRT_CPU_SEC_BOOT_JTAG_TCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N16"><node name="SRT_CPU_SEC_BOOT_JTAG_TDI" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Jul 23 13:29:18 2020 from ITL Source digital/u40_connect_e -->
<Test name="u40_connect_e"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BUF_SPI_FLSH_SEL_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="JTAG_BDX_TCK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I509_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="U18"><node name="FAN6_EEPROM" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V18"><node name="MB_I2C_ALERT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T16"><node name="PCH_CONSOLE_RXD_X86FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U16"><node name="X86_BMC_I210_RESET_L_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U17"><node name="RST_PCH_SYSRST_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V17"><node name="PCH_CONSOLE_TXD_X86FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U15"><node name="CONSOLE_RXD_BB_X86FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U14"><node name="CONSOLE_TXD_BB_X86FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V16"><node name="BMC_FAN_INTR" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V14"><node name="CPU_PROCHOT_3V_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V13"><node name="CPU_MEM_HOT_3V_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T13"><node name="FAN45_BLU_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U13"><node name="SRT_FPGA_LPC_LAD<0>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V12"><node name="FAN01_GRN_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V11"><node name="FAN1011_AMB_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U11"><node name="FAN89_AMB_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U10"><node name="FAN89_BLU_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U1"><node name="CLK100M_IOFPGA_PE_AC_DP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T1"><node name="CLK100M_IOFPGA_PE_AC_DN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T4"><node name="BMC_I210_INTR_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T3"><node name="BMC_FAN_CARD_RST_R2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R2"><node name="I210_SDP3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R1"><node name="I210_SDP2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R3"><node name="I210_FLASH_WP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P6"><node name="DIMM_THERM_EVENT_2P5_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P7"><node name="PMOD_P5V_PG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P4"><node name="FAN01_PRSNT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P3"><node name="FAN23_PRSNT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R22"><node name="CPU_SEC_BOOT_JTAG_TMS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P22"><node name="PSEQ_VMON_P12V" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P16"><node name="R_BDX_SRTCRST" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R16"><node name="CPU_THERMTRIP_3V3_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P18"><node name="JTAG_BDX_TCK_3V3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P17"><node name="C33_PLTRST_PROC_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T21"><node name="FPGA_CPU_HDA_SDO_DBG" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T20"><node name="CPU_BOOT_SUCCESS_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U21"><node name="BMC_CPU_FPGA_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U22"><node name="BMC_CPU_FPGA_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T18"><node name="CPU_SEC_BOOT_JTAG_TDO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R18"><node name="FPGA_PWR_EN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U19"><node name="P2PM_MB_CPU_R<1>" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Thu Jul 23 13:29:22 2020 from ITL Source digital/u40_connect_f -->
<Test name="u40_connect_f"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BUF_SPI_FLSH_SEL_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="JTAG_BDX_TCK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I509_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="W19"><node name="X86_FPGA_INTR_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y19"><node name="FAN12_TACH_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y18"><node name="FAN11_TACH_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W17"><node name="SPI_FPGA_CS0_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y17"><node name="PCH_SYS_PWROK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W16"><node name="IDPROM_WP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y15"><node name="PU_CPU_GPIO51_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W14"><node name="SRT_FPGA_LPC_LAD<1>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y14"><node name="SRT_FPGA_LPC_LAD<2>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y13"><node name="FAN45_GRN_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y12"><node name="FAN01_BLU_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W12"><node name="FAN01_AMB_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W11"><node name="FAN1011_GRN_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y10"><node name="FAN67_BLU_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W10"><node name="FAN89_GRN_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y9"><node name="FAN67_GRN_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W9"><node name="FAN67_AMB_LED" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V21"><node name="SRT_P2PM_CPU_MB<0>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V22"><node name="P2PM_MB_CPU_R<0>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="V19"><node name="CPU_FPGA_BWDT_EXPIRED" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
</Test>
<!-- Created Tue Aug 18 21:34:10 2020 from ITL Source digital/u40_u27 -->
<Test name="u40_u27"><Type>"Boundary-Scan Interconnect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMFPGA_BUF_SPI_FLSH_SEL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="JTAG_BDX_TCK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I509_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
</Chain>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Node name="FPGA_POR_L" />
</Test>
<!-- Created Thu Jul 23 13:29:34 2020 from ITL Source digital/u40_u27_ps -->
<Test name="u40_u27_ps"><Type>"Boundary-Scan Powered Shorts Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMFPGA_BUF_SPI_FLSH_SEL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="JTAG_BDX_TCK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I509_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="R12"><node name="_D_U27_R12" /></Pin>
<Pin name="R12"><node name="_D_U27_R12" /></Pin>
<Pin name="C5"><node name="BMC_LED_SB_L<7>" /></Pin>
<Pin name="C5"><node name="BMC_LED_SB_L<7>" /></Pin>
<Pin name="D6"><node name="BMC_LED_SB_L<6>" /></Pin>
<Pin name="D6"><node name="BMC_LED_SB_L<6>" /></Pin>
<Pin name="B6"><node name="BMC_LED_SB_L<1>" /></Pin>
<Pin name="B6"><node name="BMC_LED_SB_L<1>" /></Pin>
<Pin name="G14"><node name="BMC_FPGA_POR_L" /></Pin>
<Pin name="G14"><node name="BMC_FPGA_POR_L" /></Pin>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="N5"><node name="_D_U40_N5" /></Pin>
<Pin name="N5"><node name="_D_U40_N5" /></Pin>
<Pin name="N6"><node name="_D_U40_N6" /></Pin>
<Pin name="N6"><node name="_D_U40_N6" /></Pin>
<Pin name="L7"><node name="_D_U40_L7" /></Pin>
<Pin name="L7"><node name="_D_U40_L7" /></Pin>
<Pin name="L8"><node name="_D_U40_L8" /></Pin>
<Pin name="L8"><node name="_D_U40_L8" /></Pin>
<Pin name="D21"><node name="FPGA_POR_L" /></Pin>
<Pin name="D21"><node name="FPGA_POR_L" /></Pin>
</Device>
<NodePair><Node name="BMC_FPGA_POR_L" /><Node name="BMCFPGA_TP6" /></NodePair>
<NodePair><Node name="BMC_FPGA_POR_L" /><Node name="X86_BMCFPGA_SDA" /></NodePair>
<NodePair><Node name="BMC_FPGA_POR_L" /><Node name="BMCFPGA_TP5" /></NodePair>
<NodePair><Node name="BMC_FPGA_POR_L" /><Node name="P2PM2_BMC_FPGA_CLK1_R" /></NodePair>
<NodePair><Node name="BMC_LED_SB_L<1>" /><Node name="BMC_LED_SB_L<0>" /></NodePair>
<NodePair><Node name="BMC_LED_SB_L<1>" /><Node name="FPGA_BMC_WDT_2" /></NodePair>
<NodePair><Node name="BMC_LED_SB_L<1>" /><Node name="FAN01_PG" /></NodePair>
<NodePair><Node name="BMC_LED_SB_L<1>" /><Node name="BMFPGA_TP7" /></NodePair>
<NodePair><Node name="BMC_LED_SB_L<6>" /><Node name="FPGA_BMC_WDT_2" /></NodePair>
<NodePair><Node name="BMC_LED_SB_L<6>" /><Node name="FAN89_PG" /></NodePair>
<NodePair><Node name="BMC_LED_SB_L<7>" /><Node name="BMC_LED_SB_L<0>" /></NodePair>
<NodePair><Node name="BMC_LED_SB_L<7>" /><Node name="FPGA_BMC_WDT_2" /></NodePair>
<NodePair><Node name="FPGA_POR_L" /><Node name="PCH_FPGA_PERST_L" /></NodePair>
<NodePair><Node name="FPGA_POR_L" /><Node name="DRAM_PWR_OK_FPGA_R2" /></NodePair>
<NodePair><Node name="FPGA_POR_L" /><Node name="FLASH_GOLDEN_N" /></NodePair>
<NodePair><Node name="_D_U27_R12" /><Node name="BMC_BMCFPGA_SCL_BMC" /></NodePair>
<NodePair><Node name="_D_U27_R12" /><Node name="BMC_BMCFPGA_SDA_BMC" /></NodePair>
<NodePair><Node name="_D_U27_R12" /><Node name="FPGA2_SPIFLASH_WP_L" /></NodePair>
<NodePair><Node name="_D_U27_R12" /><Node name="CPU_JTAG_CABLE_PRSNT_L" /></NodePair>
<NodePair><Node name="_D_U27_R12" /><Node name="BMFPGA_SPI_BOOT_CS1_L" /></NodePair>
<NodePair><Node name="_D_U40_L7" /><Node name="FAN2_EEPROM" /></NodePair>
<NodePair><Node name="_D_U40_L7" /><Node name="CPU_1588_SYNC_MB" /></NodePair>
<NodePair><Node name="_D_U40_L8" /><Node name="CPLD_HOST_RST_L" /></NodePair>
<NodePair><Node name="_D_U40_L8" /><Node name="X86_FPGA_MDIO_MUX_SEL1" /></NodePair>
<NodePair><Node name="_D_U40_N5" /><Node name="FPGA_BMC_LPC_RST_2V5" /></NodePair>
<NodePair><Node name="_D_U40_N5" /><Node name="FAN67_PWM_CON" /></NodePair>
<NodePair><Node name="_D_U40_N6" /><Node name="FAN45_PWM_CON" /></NodePair>
<NodePair><Node name="_D_U40_N6" /><Node name="DIMM_THERM_EVENT_2P5_L" /></NodePair>
</Test>
<!-- Created Thu Jul 23 13:30:30 2020 from ITL Source digital/u8_connect_a -->
<Test name="u8_connect_a"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="A9"><node name="SRT_BMC_BMCFPGA_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A10"><node name="BMC_FAN_I2C_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A11"><node name="SRT_BMC_FAN_I2C_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A12"><node name="BMC_EMMC_CMD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A13"><node name="BMC_MB_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A15"><node name="BMC_SPI1_FPGA_MISO_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A14"><node name="BMC_SPI1_FPGA_MOSI_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A17"><node name="FPGA_BMC_WDT_2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A18"><node name="BMC_CPU_MEM_WP_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A2"><node name="SRT_BMC_XGE_RGMII2_TXD0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A5"><node name="BMC_NCSI_TXD1_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A19"><node name="BMC_CPU_SPIFLASH_SEL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A20"><node name="BMC_TXD3_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A21"><node name="P2PM2_BMC_FPGA_DATA1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA19"><node name="SPI_CS1_L_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA18"><node name="SRT_SPI_BOOT_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA16"><node name="MEM_DDR4_MA<7>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA14"><node name="MEM_DDR4_MA<11>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA12"><node name="MEM_DDR4_CS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A3"><node name="BMC_NCSI_RXD0" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:30:50 2020 from ITL Source digital/u8_connect_c -->
<Test name="u8_connect_c"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="C9"><node name="BMC_ARM_JTAG_CLK_OUT" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C11"><node name="BMC_EMMC_SD1CD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C12"><node name="SRT_EMMC_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B13"><node name="SRT_BMC_BMCPHY_MDIO2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C13"><node name="SRT_CLK_BMC_BMCPHY_MDC2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C14"><node name="SRT_BMC_MB_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C15"><node name="BMC_SPI1_FPGA_CLK_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B15"><node name="BMC_SPI1_FPGA_CS_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B18"><node name="BMC_FPGA_INTR_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D1"><node name="XGE_BMC_RGMII2_RXD1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C3"><node name="XGE_BMC_RGMII2_RXD0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C1"><node name="XGE_BMC_RGMII2_CTL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C2"><node name="CLK_XGE_BMC_RGMII2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B12"><node name="BMC_EMMC_D0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="B19"><node name="BMC_RXD3_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C21"><node name="UNNAMED_4189_AST2520_I1_GPIOD7SD2WPM" />
<opensCoverage>Full</opensCoverage></Pin>
<Pin name="C22"><node name="CLK_33M_LPC_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="C5"><node name="BMC_NCSI_CRSDV" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:31:00 2020 from ITL Source digital/u8_connect_d -->
<Test name="u8_connect_d"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="E17"><node name="I2C_BUS1_ALERT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E6"><node name="XGE_BMC_RGMII2_RXD3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D2"><node name="XGE_BMC_RGMII2_RXD2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D5"><node name="SRT_BMC_XGE_RGMII2_TXD2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D4"><node name="SRT_BMC_XGE_RGMII2_TXD3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D6"><node name="BMC_NCSI_RXD1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D7"><node name="RGMII1TXD3_GPIOT5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E10"><node name="SRT_BMCPHY_MDIO1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D8"><node name="SRT_BMCPHY_MDC1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E12"><node name="BMC_EMMC_D3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D10"><node name="BMC_EMMC_D2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D9"><node name="BMC_EMMC_D1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E14"><node name="I2C_BUS4_ALERT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D15"><node name="I2C_BUS3_ALERT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D16"><node name="I2C_BUS2_ALERT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D21"><node name="BMC_EMMC_D6" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D20"><node name="BMC_EMMC_D5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="D22"><node name="SRT_BMC_LPC_LAD<2>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E9"><node name="BMC_NCSI_TXEN_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E7"><node name="RGMII1TXD2_GPIOT4" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:31:04 2020 from ITL Source digital/u8_connect_e -->
<Test name="u8_connect_e"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="F9"><node name="BMC_NCSI_TXD0_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E19"><node name="BMC_CPU_SPIFLASH_EN_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E20"><node name="BMC_EMMC_D7" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F20"><node name="BMC_EMMC_D4" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="E22"><node name="SRT_BMC_LPC_LAD<3>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F22"><node name="PCH_SERIRQ" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F21"><node name="PCH_LPC_FRAME_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G20"><node name="SRT_BMC_LPC_LAD<1>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G21"><node name="SRT_BMC_LPC_LAD<0>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G22"><node name="FPGA_BMC_LPC_RST" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H22"><node name="BMC_ID_ACCESS_1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H20"><node name="BMC_ID_ACCESS_0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H21"><node name="BMC_ID_ACCESS_2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J20"><node name="CLK24M_BMC_USBCKI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K19"><node name="BMC_FPD_SEL_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H18"><node name="BMC_UART4_RX_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G17"><node name="BMC_UART4_TX_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H19"><node name="P2PM2_BMC_FP1_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J19"><node name="FAN_TEMP_SENSOR_ALERT_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K18"><node name="BMC_ID_ACCESS_4" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L1"><node name="SRT_BMC_CPU_FPGA_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K1"><node name="BMC_UART5_TX" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="K2"><node name="BMC_UART5_RX" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:31:08 2020 from ITL Source digital/u8_connect_f -->
<Test name="u8_connect_f"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="N21"><node name="SRT_SM1_CLK_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N22"><node name="SRT_SML1_DATA_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P20"><node name="BMC_I2C1_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P21"><node name="IO_TYPE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P22"><node name="BMC_I210_RESET_L_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L18"><node name="BMC_ID_ACCESS_3" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="M19"><node name="CHASSIS_IDPROM_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P19"><node name="BMC_ID_ACCESS_7" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N18"><node name="BMC_ID_ACCESS_6" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P18"><node name="I2C_BUS6_ALERT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R1"><node name="SML0_DATA_BMC_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P2"><node name="SML0CLK_BMC" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="P1"><node name="VR_SMB_DAT" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N1"><node name="SRT_VR_SMB_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="N2"><node name="BMC_CPU_FPGA_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L4"><node name="X86_BMCFPGA_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="L3"><node name="SRT_X86_BMCFPGA_SCL" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:31:12 2020 from ITL Source digital/u8_connect_g -->
<Test name="u8_connect_g"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="R21"><node name="I210_INTR_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R22"><node name="BMCPHY_RESET_L_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R20"><node name="BMC_WDT2_RST_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T22"><node name="BMC_WDT1_RST_2V5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T20"><node name="BMC_ID_ACCESS_5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R19"><node name="BMC_GPIOS4_STRAP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R18"><node name="I2C_BUS5_ALERT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T17"><node name="SRT_BMC_SPI2_MUX_CS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T19"><node name="FW_SPI2_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T18"><node name="SPI_BOOT_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="U12"><node name="MEM_DDR4_BA0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T3"><node name="I2C_MB_RST_L_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R3"><node name="I2C_MB_ALERT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="T5"><node name="BMC_RXD2_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="R5"><node name="BMC_TXD2_R" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:31:25 2020 from ITL Source digital/u8_connect_i -->
<Test name="u8_connect_i"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="W22"><node name="GPIOZ5_VPOG7_NORA5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W21"><node name="GPIOZ7_VPOG7_NORA7" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W20"><node name="BMC_GPIOS5_STRAP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W19"><node name="SRT_BMC_SPI2_MUX_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W18"><node name="CLK25M_BMC_CLKIN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W16"><node name="MEM_DDR4_MA<8>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W15"><node name="MEM_DDR4_MA<4>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y14"><node name="MEM_DDR4_MA<12>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W14"><node name="MEM_DDR4_MA<2>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W13"><node name="MEM_DDR4_BG0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W12"><node name="MEM_DDR4_RAS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y12"><node name="MEM_DDR4_WE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y11"><node name="MEM_DDR4_CKE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="W6"><node name="BMC_FAN_INTR_R" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
<!-- Created Thu Jul 23 13:31:30 2020 from ITL Source digital/u8_connect_j -->
<Test name="u8_connect_j"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="Y22"><node name="I2C_BUS9_ALERT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y21"><node name="I2C_BUS7_ALERT_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y19"><node name="SRT_BMC_SPI2_MUX_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y18"><node name="HEARTBEAT_LED_ACTIVE_LOW" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y16"><node name="MEM_DDR4_MA<9>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="Y15"><node name="MEM_DDR4_ACT_N" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
</TestList>
