--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 210 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.500ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_917/COUNT_0 (SLICE_X14Y51.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_14 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.576 - 0.524)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_14 to XLXI_7/XLXI_917/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.CQ      Tcko                  0.447   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_14
    SLICE_X17Y39.C1      net (fanout=2)        0.640   XLXI_7/XLXI_914/COUNT<14>
    SLICE_X17Y39.C       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X17Y39.A2      net (fanout=1)        0.437   XLXI_7/XLXI_914/TC<15>
    SLICE_X17Y39.A       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X14Y51.CE      net (fanout=1)        1.073   XLXI_7/XLXN_235
    SLICE_X14Y51.CLK     Tceck                 0.402   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (1.367ns logic, 2.150ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.576 - 0.524)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_15 to XLXI_7/XLXI_917/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.DQ      Tcko                  0.447   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    SLICE_X17Y39.C2      net (fanout=2)        0.621   XLXI_7/XLXI_914/COUNT<15>
    SLICE_X17Y39.C       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X17Y39.A2      net (fanout=1)        0.437   XLXI_7/XLXI_914/TC<15>
    SLICE_X17Y39.A       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X14Y51.CE      net (fanout=1)        1.073   XLXI_7/XLXN_235
    SLICE_X14Y51.CLK     Tceck                 0.402   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.367ns logic, 2.131ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_13 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.576 - 0.524)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_13 to XLXI_7/XLXI_917/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.447   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_13
    SLICE_X17Y39.C4      net (fanout=2)        0.489   XLXI_7/XLXI_914/COUNT<13>
    SLICE_X17Y39.C       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X17Y39.A2      net (fanout=1)        0.437   XLXI_7/XLXI_914/TC<15>
    SLICE_X17Y39.A       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X14Y51.CE      net (fanout=1)        1.073   XLXI_7/XLXN_235
    SLICE_X14Y51.CLK     Tceck                 0.402   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.367ns logic, 1.999ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_917/COUNT_3 (SLICE_X14Y51.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_14 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.576 - 0.524)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_14 to XLXI_7/XLXI_917/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.CQ      Tcko                  0.447   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_14
    SLICE_X17Y39.C1      net (fanout=2)        0.640   XLXI_7/XLXI_914/COUNT<14>
    SLICE_X17Y39.C       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X17Y39.A2      net (fanout=1)        0.437   XLXI_7/XLXI_914/TC<15>
    SLICE_X17Y39.A       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X14Y51.CE      net (fanout=1)        1.073   XLXI_7/XLXN_235
    SLICE_X14Y51.CLK     Tceck                 0.382   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.347ns logic, 2.150ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.576 - 0.524)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_15 to XLXI_7/XLXI_917/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.DQ      Tcko                  0.447   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    SLICE_X17Y39.C2      net (fanout=2)        0.621   XLXI_7/XLXI_914/COUNT<15>
    SLICE_X17Y39.C       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X17Y39.A2      net (fanout=1)        0.437   XLXI_7/XLXI_914/TC<15>
    SLICE_X17Y39.A       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X14Y51.CE      net (fanout=1)        1.073   XLXI_7/XLXN_235
    SLICE_X14Y51.CLK     Tceck                 0.382   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.347ns logic, 2.131ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_13 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.576 - 0.524)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_13 to XLXI_7/XLXI_917/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.447   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_13
    SLICE_X17Y39.C4      net (fanout=2)        0.489   XLXI_7/XLXI_914/COUNT<13>
    SLICE_X17Y39.C       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X17Y39.A2      net (fanout=1)        0.437   XLXI_7/XLXI_914/TC<15>
    SLICE_X17Y39.A       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X14Y51.CE      net (fanout=1)        1.073   XLXI_7/XLXN_235
    SLICE_X14Y51.CLK     Tceck                 0.382   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.347ns logic, 1.999ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_917/COUNT_2 (SLICE_X14Y51.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_14 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.576 - 0.524)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_14 to XLXI_7/XLXI_917/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.CQ      Tcko                  0.447   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_14
    SLICE_X17Y39.C1      net (fanout=2)        0.640   XLXI_7/XLXI_914/COUNT<14>
    SLICE_X17Y39.C       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X17Y39.A2      net (fanout=1)        0.437   XLXI_7/XLXI_914/TC<15>
    SLICE_X17Y39.A       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X14Y51.CE      net (fanout=1)        1.073   XLXI_7/XLXN_235
    SLICE_X14Y51.CLK     Tceck                 0.381   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.346ns logic, 2.150ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.477ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.576 - 0.524)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_15 to XLXI_7/XLXI_917/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.DQ      Tcko                  0.447   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    SLICE_X17Y39.C2      net (fanout=2)        0.621   XLXI_7/XLXI_914/COUNT<15>
    SLICE_X17Y39.C       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X17Y39.A2      net (fanout=1)        0.437   XLXI_7/XLXI_914/TC<15>
    SLICE_X17Y39.A       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X14Y51.CE      net (fanout=1)        1.073   XLXI_7/XLXN_235
    SLICE_X14Y51.CLK     Tceck                 0.381   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (1.346ns logic, 2.131ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_914/COUNT_13 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.576 - 0.524)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_914/COUNT_13 to XLXI_7/XLXI_917/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.447   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_13
    SLICE_X17Y39.C4      net (fanout=2)        0.489   XLXI_7/XLXI_914/COUNT<13>
    SLICE_X17Y39.C       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>1
    SLICE_X17Y39.A2      net (fanout=1)        0.437   XLXI_7/XLXI_914/TC<15>
    SLICE_X17Y39.A       Tilo                  0.259   XLXI_7/XLXI_914/TC<15>
                                                       XLXI_7/XLXI_914/TC<15>3
    SLICE_X14Y51.CE      net (fanout=1)        1.073   XLXI_7/XLXN_235
    SLICE_X14Y51.CLK     Tceck                 0.381   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.346ns logic, 1.999ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_917/COUNT_3 (SLICE_X14Y51.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_917/COUNT_3 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_917/COUNT_3 to XLXI_7/XLXI_917/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.DQ      Tcko                  0.200   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_3
    SLICE_X14Y51.D6      net (fanout=2)        0.025   XLXI_7/freq_div_1<3>
    SLICE_X14Y51.CLK     Tah         (-Th)    -0.237   XLXI_7/freq_div_1<3>
                                                       XLXI_7/freq_div_1<3>_rt
                                                       XLXI_7/XLXI_917/Mcount_COUNT_xor<3>
                                                       XLXI_7/XLXI_917/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.437ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_917/COUNT_1 (SLICE_X14Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_917/COUNT_1 (FF)
  Destination:          XLXI_7/XLXI_917/COUNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_917/COUNT_1 to XLXI_7/XLXI_917/COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.BQ      Tcko                  0.200   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT_1
    SLICE_X14Y51.B5      net (fanout=1)        0.070   XLXI_7/XLXI_917/COUNT<1>
    SLICE_X14Y51.CLK     Tah         (-Th)    -0.234   XLXI_7/freq_div_1<3>
                                                       XLXI_7/XLXI_917/COUNT<1>_rt
                                                       XLXI_7/XLXI_917/Mcount_COUNT_xor<3>
                                                       XLXI_7/XLXI_917/COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_914/COUNT_15 (SLICE_X16Y40.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_914/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_914/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_914/COUNT_15 to XLXI_7/XLXI_914/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.DQ      Tcko                  0.234   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    SLICE_X16Y40.D6      net (fanout=2)        0.022   XLXI_7/XLXI_914/COUNT<15>
    SLICE_X16Y40.CLK     Tah         (-Th)    -0.264   XLXI_7/XLXI_914/COUNT<15>
                                                       XLXI_7/XLXI_914/COUNT<15>_rt
                                                       XLXI_7/XLXI_914/Mcount_COUNT_xor<15>
                                                       XLXI_7/XLXI_914/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.498ns logic, 0.022ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: in_clk_BUFGP/BUFG/I0
  Logical resource: in_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: in_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_7/freq_div_1<3>/CLK
  Logical resource: XLXI_7/XLXI_917/COUNT_0/CK
  Location pin: SLICE_X14Y51.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: XLXI_7/freq_div_1<3>/SR
  Logical resource: XLXI_7/XLXI_917/COUNT_0/SR
  Location pin: SLICE_X14Y51.SR
  Clock network: XLXI_7/rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    3.500|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 210 paths, 0 nets, and 48 connections

Design statistics:
   Minimum period:   3.500ns{1}   (Maximum frequency: 285.714MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun  3 00:57:52 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



