// Seed: 1789752164
module module_0 (
    input  wand id_0,
    output wor  id_1,
    output wire id_2,
    input  wire id_3,
    output wire id_4
);
  logic id_6;
  ;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd95,
    parameter id_4 = 32'd22
) (
    input supply0 _id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri _id_4,
    output wand id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output uwire id_9,
    input supply0 id_10,
    input uwire id_11
);
  supply1 [-1  -  id_4 : id_0] id_13 = ~id_0 & id_2;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_5,
      id_7,
      id_9
  );
endmodule
