
---------- Begin Simulation Statistics ----------
final_tick                               1960395500142                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 496678                       # Simulator instruction rate (inst/s)
host_mem_usage                               10857220                       # Number of bytes of host memory used
host_op_rate                                   952419                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3616.68                       # Real time elapsed on the host
host_tick_rate                              542042921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1796324086                       # Number of instructions simulated
sim_ops                                    3444594864                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.960396                       # Number of seconds simulated
sim_ticks                                1960395500142                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5887073574                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5887073574                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        181248336                       # Number of branches fetched
system.cpu1.committedInsts                  796324085                       # Number of instructions committed
system.cpu1.committedOps                   1544591812                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  195225669                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      1242185                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  111291520                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        92435                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1053988424                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                       712279                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5887073551                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5887073551                       # Number of busy cycles
system.cpu1.num_cc_register_reads           891337527                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          508029001                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    148711576                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              14911157                       # Number of float alu accesses
system.cpu1.num_fp_insts                     14911157                       # number of float instructions
system.cpu1.num_fp_register_reads            14239940                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            8175407                       # number of times the floating registers were written
system.cpu1.num_func_calls                   19672638                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1527977697                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1527977697                       # number of integer instructions
system.cpu1.num_int_register_reads         2947126571                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1233046695                       # number of times the integer registers were written
system.cpu1.num_load_insts                  195147898                       # Number of load instructions
system.cpu1.num_mem_refs                    306370952                       # number of memory refs
system.cpu1.num_store_insts                 111223054                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             12267347      0.79%      0.79% # Class of executed instruction
system.cpu1.op_class::IntAlu               1220698529     79.03%     79.82% # Class of executed instruction
system.cpu1.op_class::IntMult                  697842      0.05%     79.87% # Class of executed instruction
system.cpu1.op_class::IntDiv                    88746      0.01%     79.88% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 822089      0.05%     79.93% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     79.93% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     79.93% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     79.93% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     79.93% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     79.93% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     79.93% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     79.93% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   60704      0.00%     79.93% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     79.93% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  929198      0.06%     79.99% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    2270      0.00%     79.99% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  480376      0.03%     80.02% # Class of executed instruction
system.cpu1.op_class::SimdMisc                1786363      0.12%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdMult                     84      0.00%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdShift                  1955      0.00%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                364      0.00%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt             343663      0.02%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 94      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             41236      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.16% # Class of executed instruction
system.cpu1.op_class::MemRead               191417703     12.39%     92.56% # Class of executed instruction
system.cpu1.op_class::MemWrite              105108740      6.80%     99.36% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            3730195      0.24%     99.60% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           6114314      0.40%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1544591812                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 1667                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8207819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16678270                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    104157326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11840                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    208315594                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11840                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7944962                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       822396                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7385423                       # Transaction distribution
system.membus.trans_dist::ReadExReq            525489                       # Transaction distribution
system.membus.trans_dist::ReadExResp           525489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7944962                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25148721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25148721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25148721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    594742208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    594742208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               594742208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8470451                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8470451    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8470451                       # Request fanout histogram
system.membus.reqLayer4.occupancy         31235896338                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        45310806710                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38207421                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38207421                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38207421                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38207421                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84343.092715                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84343.092715                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84343.092715                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84343.092715                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37905723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37905723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37905723                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37905723                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83677.092715                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83677.092715                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83677.092715                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83677.092715                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38207421                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38207421                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84343.092715                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84343.092715                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37905723                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37905723                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83677.092715                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83677.092715                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.536086                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.536086                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801828                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801828                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 703290076263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 703290076263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 703290076263                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 703290076263                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 56249.611695                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56249.611695                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 56249.611695                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56249.611695                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2105                       # number of writebacks
system.cpu0.dcache.writebacks::total             2105                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 694963064277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 694963064277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 694963064277                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 694963064277                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 55583.611695                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55583.611695                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 55583.611695                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55583.611695                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 703246120263                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 703246120263                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 56250.950473                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56250.950473                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 694919826891                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 694919826891                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 55584.950473                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55584.950473                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     43956000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     43956000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40737.720111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40737.720111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     43237386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     43237386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40071.720111                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40071.720111                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1044992445                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1044992445                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1044992445                       # number of overall hits
system.cpu1.icache.overall_hits::total     1044992445                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      8995979                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       8995979                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      8995979                       # number of overall misses
system.cpu1.icache.overall_misses::total      8995979                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 104198505858                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 104198505858                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 104198505858                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 104198505858                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1053988424                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1053988424                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1053988424                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1053988424                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008535                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008535                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008535                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008535                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11582.786694                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11582.786694                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11582.786694                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11582.786694                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      8995467                       # number of writebacks
system.cpu1.icache.writebacks::total          8995467                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      8995979                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      8995979                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      8995979                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      8995979                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  98207183844                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  98207183844                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  98207183844                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  98207183844                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008535                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008535                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008535                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008535                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10916.786694                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10916.786694                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10916.786694                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10916.786694                       # average overall mshr miss latency
system.cpu1.icache.replacements               8995467                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1044992445                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1044992445                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      8995979                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      8995979                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 104198505858                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 104198505858                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1053988424                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1053988424                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008535                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008535                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11582.786694                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11582.786694                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      8995979                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      8995979                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  98207183844                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  98207183844                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008535                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008535                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10916.786694                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10916.786694                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.982114                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1053988424                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          8995979                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           117.162170                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.982114                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       8440903371                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      8440903371                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    223858374                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       223858374                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    223858374                       # number of overall hits
system.cpu1.dcache.overall_hits::total      223858374                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     82658815                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      82658815                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     82658815                       # number of overall misses
system.cpu1.dcache.overall_misses::total     82658815                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1011230111979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1011230111979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1011230111979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1011230111979                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    306517189                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    306517189                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    306517189                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    306517189                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.269671                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.269671                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.269671                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.269671                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12233.784285                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12233.784285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12233.784285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12233.784285                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     57393110                       # number of writebacks
system.cpu1.dcache.writebacks::total         57393110                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     82658815                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     82658815                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     82658815                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     82658815                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 956179341855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 956179341855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 956179341855                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 956179341855                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.269671                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.269671                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.269671                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.269671                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11567.784293                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11567.784293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11567.784293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11567.784293                       # average overall mshr miss latency
system.cpu1.dcache.replacements              82658806                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    129402266                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      129402266                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     65823403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     65823403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 779920672959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 779920672959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    195225669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    195225669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.337166                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.337166                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11848.683560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11848.683560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     65823403                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     65823403                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 736082287227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 736082287227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.337166                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.337166                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11182.683570                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11182.683570                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     94456108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      94456108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     16835412                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     16835412                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 231309439020                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 231309439020                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    111291520                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    111291520                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151273                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151273                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 13739.458174                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13739.458174                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     16835412                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     16835412                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 220097054628                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 220097054628                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.151273                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.151273                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 13073.458174                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13073.458174                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          306517188                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         82658814                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.708221                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2534796326                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2534796326                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5108087                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             8928135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            81651594                       # number of demand (read+write) hits
system.l2.demand_hits::total                 95687817                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5108087                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            8928135                       # number of overall hits
system.l2.overall_hits::.cpu1.data           81651594                       # number of overall hits
system.l2.overall_hits::total                95687817                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7394934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             67844                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1007221                       # number of demand (read+write) misses
system.l2.demand_misses::total                8470451                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7394934                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            67844                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1007221                       # number of overall misses
system.l2.overall_misses::total               8470451                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37436526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 634630113288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   5790864339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85461329124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     725919743277                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37436526                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 634630113288                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   5790864339                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85461329124                       # number of overall miss cycles
system.l2.overall_miss_latency::total    725919743277                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         8995979                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        82658815                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104158268                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        8995979                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       82658815                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104158268                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.591452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.007542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.012185                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.591452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.007542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.012185                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82824.172566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85819.577739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85355.585446                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84848.637115                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85700.247044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82824.172566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85819.577739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85355.585446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84848.637115                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85700.247044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              822396                       # number of writebacks
system.l2.writebacks::total                    822396                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7394934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        67844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1007221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8470451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7394934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        67844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1007221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8470451                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34350210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 584150755754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   5327746647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  78585876247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 668098728858                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34350210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 584150755754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   5327746647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  78585876247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 668098728858                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.591452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.007542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.012185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.591452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.007542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.012185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081323                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75996.039823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78993.369752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78529.371013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78022.475948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78874.044470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75996.039823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78993.369752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78529.371013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78022.475948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78874.044470                       # average overall mshr miss latency
system.l2.replacements                        8219309                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     57395215                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         57395215                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     57395215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     57395215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8995507                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8995507                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8995507                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8995507                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           350                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              659                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         16310343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16311002                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         525069                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              525489                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     35435196                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  44361502758                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44396937954                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     16835412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16836491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.389249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.031188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.031211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84369.514286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84486.996486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84486.902588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       525069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         525489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     32570083                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  40777284503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40809854586                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.389249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.031188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.031211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77547.816667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77660.811251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77660.720940                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       8928135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            8928136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        67844                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37436526                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   5790864339                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5828300865                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      8995979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8996432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.007542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007591                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82824.172566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85355.585446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85338.831923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        67844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        68296                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34350210                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   5327746647                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5362096857                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.007542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007591                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75996.039823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78529.371013                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78512.604794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5107428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     65341251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          70448679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7394514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       482152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7876666                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 634594678092                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  41099826366                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 675694504458                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     65823403                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      78325345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.591469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.007325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85819.660101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85242.467865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85784.328605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7394514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       482152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7876666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 584118185671                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37808591744                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 621926777415                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.591469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.007325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78993.451858                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78416.332907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78958.124848                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259156.662052                       # Cycle average of tags in use
system.l2.tags.total_refs                   208315244                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8481453                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.561268                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     333.684079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       20.598019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    228022.545331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     2253.924890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    28525.909732                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.869837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.008598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.108818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988604                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        31163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       227262                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3341530957                       # Number of tag accesses
system.l2.tags.data_accesses               3341530957                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     473275776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       4342016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      64462144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          542108864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      4342016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4370944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     52633344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        52633344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7394934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          67844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1007221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8470451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       822396                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             822396                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        241418518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2214867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         32882214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             276530355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2214867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2229624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26848329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26848329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26848329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       241418518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2214867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        32882214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            303378685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    822383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7394934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     67844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1001420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013110961598                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18245648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             776584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8470451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     822396                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8470451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   822396                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5801                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            264840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            264434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            264818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            264675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            264780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            264633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            264770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            264610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            264394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            264900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           265053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           264048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           264159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           265224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           264151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           264955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           264075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           264851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           264550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           263960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           264400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           264947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           264329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           263758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           263883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           264484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           264353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           265315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           264029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           264243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           264841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           264188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            25710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            25789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            25786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            25597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            25783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            25746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            25692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            25677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            25556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            25763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            25559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            25730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            25710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            25701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            25671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            25601                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 179305171619                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28204213800                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            327368829419                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21182.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38674.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8470451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               822396                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8164702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  299947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  40163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  40828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  46207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  46361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  46340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  46370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  46347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  46363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  46346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  46353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  46358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  46342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  46466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  46299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  46296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  46296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  46296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  46296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9286972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      9286972    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9286972                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     182.827242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    142.970072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    943.184973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        46294    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200704-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.762269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.749063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.666407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5483     11.84%     11.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              641      1.38%     13.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            39572     85.48%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              599      1.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              541737600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  371264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52628608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               542108864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             52633344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       276.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    276.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1960395368940                       # Total gap between requests
system.mem_ctrls.avgGap                     210957.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    473275776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      4342016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     64090880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52628608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14756.206080816151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 241418517.827509075403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2214867.356962148100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 32692831.622679006308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26845913.488471016288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7394934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        67844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1007221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       822396                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16197229                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 286689347204                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2599169885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38064115101                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 107182580144328                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35834.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38768.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38310.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37791.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 130329646.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         7237495963.150619                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         12776964027.244068                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        11603042189.898729                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       969739508.975326                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170172992978.350586                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105540364544.999786                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     567012738178.331665                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       875313337390.906372                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        446.498340                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1674561326824                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88126150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 197708023318                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         7244385286.318603                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         12789126332.375641                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        11614666610.269854                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       970164139.055325                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170172992978.350586                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     105602127697.848373                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     566970099656.569092                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       875363562700.736450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        446.523960                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1674378321926                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88126150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 197891028216                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1960395500142                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          87321776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     58217611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      8995507                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        45163517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16836491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16836491                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8996432                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     78325345                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     26987425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    247976435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             312473861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   1151452544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8963323136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10915135296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8219309                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52633344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        112377577                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010264                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              112365737     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11840      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          112377577                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113585313654                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       82576309234                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        8986996301                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12528524011                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
