============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 05 2020  11:17:58 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin LED_reg[15]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[15]/SE -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (2 ps) Setup Check with Pin LED_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[8]/SE  -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (2 ps) Setup Check with Pin LED_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[11]/SE -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (2 ps) Setup Check with Pin LED_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[13]/SE -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (2 ps) Setup Check with Pin LED_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[10]/SE -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (2 ps) Setup Check with Pin LED_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[7]/SE  -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (2 ps) Setup Check with Pin LED_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[14]/SE -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (2 ps) Setup Check with Pin LED_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[0]/SE  -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (2 ps) Setup Check with Pin LED_reg[5]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[5]/SE  -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (2 ps) Setup Check with Pin LED_reg[4]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[4]/SE  -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (2 ps) Setup Check with Pin LED_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     193                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[1]/SE  -       -     R     SDFFRHQX4     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (10 ps) Setup Check with Pin LED_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     185                  
     Required Time:=     915                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=      10                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[9]/SE  -       -     R     SDFFRHQX8     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (10 ps) Setup Check with Pin LED_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     185                  
     Required Time:=     915                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=      10                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[12]/SE -       -     R     SDFFRHQX8     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (10 ps) Setup Check with Pin LED_reg[6]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     185                  
     Required Time:=     915                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=      10                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[6]/SE  -       -     R     SDFFRHQX8     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (16 ps) Setup Check with Pin LED_reg[3]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     179                  
     Required Time:=     921                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=      16                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[3]/SE  -       -     R     SDFFRHQX2     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (16 ps) Setup Check with Pin LED_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     179                  
     Required Time:=     921                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=      16                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX4      6 20.7   104   298     298    (-,-) 
  g6058__6260/Y  -       A->Y  R     NOR2X6         2  8.5    76    77     375    (-,-) 
  g6041__1881/Y  -       B->Y  R     CLKAND2X6      1 10.0    45    95     470    (-,-) 
  g6121__6783/Y  -       B->Y  F     NAND2X8        1  8.5    72    54     523    (-,-) 
  g6024__2398/Y  -       B->Y  R     NOR2X6         1  7.0    64    56     579    (-,-) 
  g6020__2883/Y  -       C->Y  F     NAND3X4        1  6.9   149   102     681    (-,-) 
  g6016__9315/Y  -       B->Y  R     NOR2X4         1  8.4   102    96     777    (-,-) 
  g6014__4733/Y  -       B->Y  F     NOR2X6         1 15.0    74    68     845    (-,-) 
  g6119/Y        -       A->Y  R     CLKINVX16     17 57.4    67    60     905    (-,-) 
  LED_reg[2]/SE  -       -     R     SDFFRHQX2     17    -     -     0     905    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (211 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=     211                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     SDFFRHQX2      6 19.3   172   339     339    (-,-) 
  LED[2]         -       -     R     (port)         -    -     -     0     339    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (218 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=     218                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     SDFFRHQX2      6 17.6   160   332     332    (-,-) 
  LED[3]         -       -     R     (port)         -    -     -     0     332    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (236 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     SDFFRHQX8      7 23.0    73   314     314    (-,-) 
  LED[6]         -       -     R     (port)         -    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (237 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     237                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     SDFFRHQX8      7 21.7    71   313     313    (-,-) 
  LED[9]         -       -     R     (port)         -    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (237 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     237                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     SDFFRHQX8      7 21.5    70   313     313    (-,-) 
  LED[12]        -       -     R     (port)         -    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (244 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     244                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     SDFFRHQX4      7 23.4   115   306     306    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     306    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (244 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     244                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     SDFFRHQX4      7 23.4   115   306     306    (-,-) 
  LED[13]        -       -     R     (port)         -    -     -     0     306    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (244 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     244                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     SDFFRHQX4      7 23.1   114   306     306    (-,-) 
  LED[5]         -       -     R     (port)         -    -     -     0     306    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (249 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     SDFFRHQX4      6 20.8   106   301     301    (-,-) 
  LED[15]        -       -     R     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (249 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     SDFFRHQX4      6 20.7   105   301     301    (-,-) 
  LED[10]        -       -     R     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (249 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     SDFFRHQX4      6 20.6   105   301     301    (-,-) 
  LED[1]         -       -     R     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (249 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     SDFFRHQX4      6 20.5   105   301     301    (-,-) 
  LED[7]         -       -     R     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (252 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     252                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     SDFFRHQX4      6 18.8    99   298     298    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     298    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (252 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     252                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     SDFFRHQX4      6 18.8    99   298     298    (-,-) 
  LED[14]        -       -     R     (port)         -    -     -     0     298    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (253 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=     253                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     SDFFRHQX4      6 18.7    98   297     297    (-,-) 
  LED[4]         -       -     R     (port)         -    -     -     0     297    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (255 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     295                  
             Slack:=     255                  

Exceptions/Constraints:
  output_delay             550             bound_flasher_gate.s_line_6_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     SDFFRHQX4      5 17.4    94   295     295    (-,-) 
  LED[0]         -       -     R     (port)         -    -     -     0     295    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (537 ps) Setup Check with Pin LED_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     224                  
     Required Time:=     876                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=     537                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     SDFFRHQX2      6 19.3   172   339     339    (-,-) 
  LED_reg[2]/SI  -       -     R     SDFFRHQX2      6    -     -     0     339    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (547 ps) Setup Check with Pin LED_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     220                  
     Required Time:=     880                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=     547                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     SDFFRHQX2      6 17.6   160   332     332    (-,-) 
  LED_reg[3]/SI  -       -     R     SDFFRHQX2      6    -     -     0     332    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (575 ps) Setup Check with Pin LED_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     575                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     SDFFRHQX4      7 23.4   115   306     306    (-,-) 
  LED_reg[8]/SI  -       -     R     SDFFRHQX4      7    -     -     0     306    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (575 ps) Setup Check with Pin LED_reg[13]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     575                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     SDFFRHQX4      7 23.4   115   306     306    (-,-) 
  LED_reg[13]/SI -       -     R     SDFFRHQX4      7    -     -     0     306    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (576 ps) Setup Check with Pin LED_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     218                  
     Required Time:=     882                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     576                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     SDFFRHQX4      7 23.1   114   306     306    (-,-) 
  LED_reg[5]/SI  -       -     R     SDFFRHQX4      7    -     -     0     306    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (583 ps) Setup Check with Pin LED_reg[15]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     216                  
     Required Time:=     884                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     583                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     SDFFRHQX4      6 20.8   106   301     301    (-,-) 
  LED_reg[15]/SI -       -     R     SDFFRHQX4      6    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (583 ps) Setup Check with Pin LED_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     216                  
     Required Time:=     884                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     583                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     SDFFRHQX4      6 20.7   105   301     301    (-,-) 
  LED_reg[10]/SI -       -     R     SDFFRHQX4      6    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 40: MET (583 ps) Setup Check with Pin LED_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     216                  
     Required Time:=     884                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     583                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     SDFFRHQX4      6 20.6   105   301     301    (-,-) 
  LED_reg[1]/SI  -       -     R     SDFFRHQX4      6    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (584 ps) Setup Check with Pin LED_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     216                  
     Required Time:=     884                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     584                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     SDFFRHQX4      6 20.5   105   301     301    (-,-) 
  LED_reg[7]/SI  -       -     R     SDFFRHQX4      6    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 42: MET (586 ps) Setup Check with Pin LED_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     199                  
     Required Time:=     901                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     586                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     SDFFRHQX8      7 23.0    73   314     314    (-,-) 
  LED_reg[6]/SI  -       -     R     SDFFRHQX8      7    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 43: MET (588 ps) Setup Check with Pin LED_reg[9]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     199                  
     Required Time:=     901                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     588                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     SDFFRHQX8      7 21.7    71   313     313    (-,-) 
  LED_reg[9]/SI  -       -     R     SDFFRHQX8      7    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 44: MET (589 ps) Setup Check with Pin LED_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     199                  
     Required Time:=     901                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     589                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     SDFFRHQX8      7 21.5    70   313     313    (-,-) 
  LED_reg[12]/SI -       -     R     SDFFRHQX8      7    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 45: MET (589 ps) Setup Check with Pin LED_reg[11]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     214                  
     Required Time:=     886                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     589                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     SDFFRHQX4      6 18.8    99   298     298    (-,-) 
  LED_reg[11]/SI -       -     R     SDFFRHQX4      6    -     -     0     298    (-,-) 
#---------------------------------------------------------------------------------------



Path 46: MET (589 ps) Setup Check with Pin LED_reg[14]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     214                  
     Required Time:=     886                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     589                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     SDFFRHQX4      6 18.8    99   298     298    (-,-) 
  LED_reg[14]/SI -       -     R     SDFFRHQX4      6    -     -     0     298    (-,-) 
#---------------------------------------------------------------------------------------



Path 47: MET (589 ps) Setup Check with Pin LED_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     214                  
     Required Time:=     886                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=     589                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     SDFFRHQX4      6 18.7    98   297     297    (-,-) 
  LED_reg[4]/SI  -       -     R     SDFFRHQX4      6    -     -     0     297    (-,-) 
#---------------------------------------------------------------------------------------



Path 48: MET (593 ps) Setup Check with Pin LED_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     212                  
     Required Time:=     888                  
      Launch Clock:-       0                  
         Data Path:-     295                  
             Slack:=     593                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     SDFFRHQX4      5 17.4    94   295     295    (-,-) 
  LED_reg[0]/SI  -       -     R     SDFFRHQX4      5    -     -     0     295    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

