Fitter report for Uart_Pic_Sdram_VGA
Thu May 03 20:36:04 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu May 03 20:36:04 2018       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; Uart_Pic_Sdram_VGA                          ;
; Top-level Entity Name              ; Uart_Pic_Sdram_VGA                          ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10E22C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 814 / 10,320 ( 8 % )                        ;
;     Total combinational functions  ; 662 / 10,320 ( 6 % )                        ;
;     Dedicated logic registers      ; 538 / 10,320 ( 5 % )                        ;
; Total registers                    ; 538                                         ;
; Total pins                         ; 59 / 92 ( 64 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,288 / 423,936 ( 3 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  25.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_bank[0]  ; Missing drive strength and slew rate ;
; sdram_bank[1]  ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; lcd_hs         ; Missing drive strength and slew rate ;
; lcd_vs         ; Missing drive strength and slew rate ;
; lcd_blank      ; Missing drive strength and slew rate ;
; lcd_dclk       ; Missing drive strength and slew rate ;
; lcd_data[0]    ; Missing drive strength and slew rate ;
; lcd_data[1]    ; Missing drive strength and slew rate ;
; lcd_data[2]    ; Missing drive strength and slew rate ;
; lcd_data[3]    ; Missing drive strength and slew rate ;
; lcd_data[4]    ; Missing drive strength and slew rate ;
; lcd_data[5]    ; Missing drive strength and slew rate ;
; lcd_data[6]    ; Missing drive strength and slew rate ;
; lcd_data[7]    ; Missing drive strength and slew rate ;
; lcd_data[8]    ; Missing drive strength and slew rate ;
; lcd_data[9]    ; Missing drive strength and slew rate ;
; lcd_data[10]   ; Missing drive strength and slew rate ;
; lcd_data[11]   ; Missing drive strength and slew rate ;
; lcd_data[12]   ; Missing drive strength and slew rate ;
; lcd_data[13]   ; Missing drive strength and slew rate ;
; lcd_data[14]   ; Missing drive strength and slew rate ;
; lcd_data[15]   ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1374 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1374 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1360    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 14      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 814 / 10,320 ( 8 % )     ;
;     -- Combinational with no register       ; 276                      ;
;     -- Register only                        ; 152                      ;
;     -- Combinational with a register        ; 386                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 326                      ;
;     -- 3 input functions                    ; 113                      ;
;     -- <=2 input functions                  ; 223                      ;
;     -- Register only                        ; 152                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 527                      ;
;     -- arithmetic mode                      ; 135                      ;
;                                             ;                          ;
; Total registers*                            ; 538 / 10,732 ( 5 % )     ;
;     -- Dedicated logic registers            ; 538 / 10,320 ( 5 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 67 / 645 ( 10 % )        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 59 / 92 ( 64 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 6                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 12,288 / 423,936 ( 3 % ) ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 6 / 10 ( 60 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 1%             ;
; Peak interconnect usage (total/H/V)         ; 3% / 4% / 2%             ;
; Maximum fan-out                             ; 333                      ;
; Highest non-global fan-out                  ; 28                       ;
; Total fan-out                               ; 3982                     ;
; Average fan-out                             ; 2.70                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 814 / 10320 ( 8 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 276                 ; 0                              ;
;     -- Register only                        ; 152                 ; 0                              ;
;     -- Combinational with a register        ; 386                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 326                 ; 0                              ;
;     -- 3 input functions                    ; 113                 ; 0                              ;
;     -- <=2 input functions                  ; 223                 ; 0                              ;
;     -- Register only                        ; 152                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 527                 ; 0                              ;
;     -- arithmetic mode                      ; 135                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 538                 ; 0                              ;
;     -- Dedicated logic registers            ; 538 / 10320 ( 5 % ) ; 0 / 10320 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 67 / 645 ( 10 % )   ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 59                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 12288               ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 46 ( 4 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )     ; 3 / 12 ( 25 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 560                 ; 1                              ;
;     -- Registered Input Connections         ; 542                 ; 0                              ;
;     -- Output Connections                   ; 17                  ; 544                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3984                ; 554                            ;
;     -- Registered Connections               ; 2107                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 32                  ; 545                            ;
;     -- hard_block:auto_generated_inst       ; 545                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 1                              ;
;     -- Output Ports                         ; 40                  ; 3                              ;
;     -- Bidir Ports                          ; 16                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk_24M  ; 89    ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rs232_rx ; 115   ; 7        ; 28           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n    ; 23    ; 1        ; 0            ; 11           ; 7            ; 306                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; lcd_blank      ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[0]    ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[10]   ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[11]   ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[12]   ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[13]   ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[14]   ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[15]   ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[1]    ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[2]    ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[3]    ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[4]    ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[5]    ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[6]    ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[7]    ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[8]    ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[9]    ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_dclk       ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs         ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs         ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; 38    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; 39    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[0]  ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[1]  ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+
; sdram_data[0]  ; 75    ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[10] ; 80    ; 5        ; 34           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[11] ; 83    ; 5        ; 34           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[12] ; 84    ; 5        ; 34           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[13] ; 85    ; 5        ; 34           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[14] ; 86    ; 5        ; 34           ; 9            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[15] ; 87    ; 5        ; 34           ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[1]  ; 74    ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[2]  ; 73    ; 5        ; 34           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[3]  ; 72    ; 4        ; 32           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[4]  ; 71    ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[5]  ; 70    ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[6]  ; 69    ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[7]  ; 68    ; 4        ; 30           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[8]  ; 76    ; 5        ; 34           ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[9]  ; 77    ; 5        ; 34           ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; sdram_data[14]          ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; sdram_data[15]          ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; lcd_dclk                ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; lcd_data[4]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 12 / 13 ( 92 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % )   ; 2.5V          ; --           ;
; 7        ; 1 / 13 ( 8 % )    ; 2.5V          ; --           ;
; 8        ; 8 / 12 ( 67 % )   ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; lcd_blank                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; lcd_data[10]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; lcd_data[9]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; lcd_data[8]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; lcd_data[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; lcd_data[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; lcd_data[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; lcd_data[15]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; lcd_data[14]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; lcd_data[13]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; lcd_data[12]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; lcd_data[11]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; sdram_bank[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; sdram_bank[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; sdram_data[7]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; sdram_data[6]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; sdram_data[5]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; sdram_data[4]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; sdram_data[3]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; sdram_data[2]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; sdram_data[1]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; sdram_data[0]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; sdram_data[8]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; sdram_data[9]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; sdram_data[10]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; sdram_data[11]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; sdram_data[12]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; sdram_data[13]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; sdram_data[14]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; sdram_data[15]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; clk_24M                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; rs232_rx                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; lcd_vs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; lcd_hs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; lcd_dclk                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; lcd_data[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; lcd_data[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; lcd_data[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; lcd_data[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; lcd_data[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 24.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 24.0 MHz                                                                        ;
; Nominal VCO frequency         ; 599.9 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 208 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 12.0 MHz                                                                        ;
; Freq max lock                 ; 26.01 MHz                                                                       ;
; M VCO Tap                     ; 0                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 25                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 24                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                              ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_2                                                                           ;
; Inclk0 signal                 ; clk_24M                                                                         ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 25   ; 6   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 25   ; 12  ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 25   ; 24  ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C2      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Uart_Pic_Sdram_VGA                                 ; 814 (1)     ; 538 (0)                   ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 59   ; 0            ; 276 (0)      ; 152 (0)           ; 386 (2)          ; |Uart_Pic_Sdram_VGA                                                                                                                                                                                                 ;              ;
;    |Clk_Pll:Clk_Pll_inst|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Uart_Pic_Sdram_VGA|Clk_Pll:Clk_Pll_inst                                                                                                                                                                            ;              ;
;       |altpll:altpll_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Uart_Pic_Sdram_VGA|Clk_Pll:Clk_Pll_inst|altpll:altpll_component                                                                                                                                                    ;              ;
;          |Clk_Pll_altpll:auto_generated|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Uart_Pic_Sdram_VGA|Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated                                                                                                                      ;              ;
;    |Sdram_Top:Sdram_Top_inst|                       ; 647 (55)    ; 446 (23)                  ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (31)     ; 138 (5)           ; 308 (19)         ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst                                                                                                                                                                        ;              ;
;       |Auto_Write_Read:Auto_Write_Read_inst|        ; 280 (8)     ; 238 (6)                   ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (3)       ; 107 (0)           ; 131 (5)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst                                                                                                                                   ;              ;
;          |dfifo_16x512:rfifo_16x512_inst|           ; 137 (0)     ; 116 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 55 (0)            ; 61 (0)           ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst                                                                                                    ;              ;
;             |dcfifo:dcfifo_component|               ; 137 (0)     ; 116 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 55 (0)            ; 61 (0)           ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component                                                                            ;              ;
;                |dcfifo_rof1:auto_generated|         ; 137 (41)    ; 116 (30)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (6)       ; 55 (23)           ; 61 (9)           ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated                                                 ;              ;
;                   |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                 ;              ;
;                   |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                 ;              ;
;                   |a_graycounter_3p6:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 16 (16)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p                     ;              ;
;                   |a_graycounter_v6c:wrptr_g1p|     ; 22 (22)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 3 (3)             ; 12 (12)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p                     ;              ;
;                   |alt_synch_pipe_d7d:rs_dgwp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp                      ;              ;
;                      |dffpipe_c09:dffpipe5|         ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5 ;              ;
;                   |alt_synch_pipe_e7d:ws_dgrp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp                      ;              ;
;                      |dffpipe_d09:dffpipe8|         ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8 ;              ;
;                   |altsyncram_a011:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram                        ;              ;
;                   |cmpr_n76:rdempty_eq_comp|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp                        ;              ;
;                   |cmpr_n76:wrfull_eq_comp|         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp                         ;              ;
;                   |dffpipe_909:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp                              ;              ;
;                   |dffpipe_909:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp                              ;              ;
;          |dfifo_16x512:wfifo_16x512_inst|           ; 135 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 52 (0)            ; 65 (0)           ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst                                                                                                    ;              ;
;             |dcfifo:dcfifo_component|               ; 135 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 52 (0)            ; 65 (0)           ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component                                                                            ;              ;
;                |dcfifo_rof1:auto_generated|         ; 135 (41)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (4)       ; 52 (24)           ; 65 (11)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated                                                 ;              ;
;                   |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                 ;              ;
;                   |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                 ;              ;
;                   |a_graycounter_3p6:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 14 (14)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p                     ;              ;
;                   |a_graycounter_v6c:wrptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 15 (15)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p                     ;              ;
;                   |alt_synch_pipe_d7d:rs_dgwp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp                      ;              ;
;                      |dffpipe_c09:dffpipe5|         ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5 ;              ;
;                   |alt_synch_pipe_e7d:ws_dgrp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 7 (0)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp                      ;              ;
;                      |dffpipe_d09:dffpipe8|         ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 7 (7)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8 ;              ;
;                   |altsyncram_a011:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram                        ;              ;
;                   |cmpr_n76:rdempty_eq_comp|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp                        ;              ;
;                   |cmpr_n76:wrfull_eq_comp|         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp                         ;              ;
;                   |dffpipe_909:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp                              ;              ;
;                   |dffpipe_909:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp                              ;              ;
;       |Sdram_Init:Sdram_Init_inst|                  ; 37 (37)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 25 (25)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst                                                                                                                                             ;              ;
;       |Sdram_Read:Sdram_Read_inst|                  ; 110 (110)   ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 11 (11)           ; 56 (56)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst                                                                                                                                             ;              ;
;       |Sdram_Refresh:Sdram_Refresh_inst|            ; 45 (45)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 22 (22)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst                                                                                                                                       ;              ;
;       |Sdram_Write:Sdram_Write_inst|                ; 121 (121)   ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 15 (15)           ; 56 (56)          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst                                                                                                                                           ;              ;
;    |Uart_Byte_Rx:Uart_Byte_Rx_inst|                 ; 106 (106)   ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 13 (13)           ; 54 (54)          ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst                                                                                                                                                                  ;              ;
;    |VGA_Dispaly:VGA_Dispaly_inst|                   ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |Uart_Pic_Sdram_VGA|VGA_Dispaly:VGA_Dispaly_inst                                                                                                                                                                    ;              ;
;    |VGA_Drive:VGA_Drive_inst|                       ; 43 (43)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 1 (1)             ; 24 (24)          ; |Uart_Pic_Sdram_VGA|VGA_Drive:VGA_Drive_inst                                                                                                                                                                        ;              ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_bank[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_bank[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blank      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_dclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; clk_24M        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rs232_rx       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_data[0]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; sdram_data[1]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[4]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[5]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[6]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[7]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[8]                                                                                                                                                                                 ;                   ;         ;
; sdram_data[9]                                                                                                                                                                                 ;                   ;         ;
; sdram_data[10]                                                                                                                                                                                ;                   ;         ;
; sdram_data[11]                                                                                                                                                                                ;                   ;         ;
; sdram_data[12]                                                                                                                                                                                ;                   ;         ;
; sdram_data[13]                                                                                                                                                                                ;                   ;         ;
; sdram_data[14]                                                                                                                                                                                ;                   ;         ;
; sdram_data[15]                                                                                                                                                                                ;                   ;         ;
; clk_24M                                                                                                                                                                                       ;                   ;         ;
; rst_n                                                                                                                                                                                         ;                   ;         ;
; rs232_rx                                                                                                                                                                                      ;                   ;         ;
;      - Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx~feeder                                                                                                                                      ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0]                                                                   ; PLL_2              ; 333     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[1]                                                                   ; PLL_2              ; 140     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2]                                                                   ; PLL_2              ; 71      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_rdreq~0 ; LCCOMB_X29_Y10_N6  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_wrreq~0 ; LCCOMB_X26_Y11_N0  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_rdreq~0 ; LCCOMB_X12_Y16_N8  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_wrreq~0 ; LCCOMB_X14_Y17_N0  ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~4                                                                                                  ; LCCOMB_X10_Y9_N6   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6]~18                                                                                             ; LCCOMB_X9_Y9_N2    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14~0                                                                                              ; LCCOMB_X12_Y11_N8  ; 5       ; Latch enable               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914                                                                                      ; LCCOMB_X11_Y11_N6  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|LessThan0~0                                                                                         ; LCCOMB_X12_Y10_N26 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15~0                                                                                            ; LCCOMB_X11_Y10_N0  ; 5       ; Latch enable               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930                                                                                    ; LCCOMB_X10_Y10_N10 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908                                                                                    ; LCCOMB_X11_Y10_N30 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|pre_state.10000                                                                                                                      ; FF_X7_Y11_N5       ; 18      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~5                                                                                                                       ; LCCOMB_X11_Y19_N6  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal2~2                                                                                                                       ; LCCOMB_X9_Y18_N8   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]~1                                                                                                                 ; LCCOMB_X9_Y18_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]~14                                                                                                                  ; LCCOMB_X9_Y18_N30  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]                                                                                                                     ; FF_X8_Y18_N29      ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]~3                                                                                                            ; LCCOMB_X10_Y18_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]~6                                                                                                            ; LCCOMB_X7_Y18_N22  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]~7                                                                                                            ; LCCOMB_X7_Y18_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]~10                                                                                                           ; LCCOMB_X10_Y18_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]~12                                                                                                           ; LCCOMB_X10_Y18_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]~14                                                                                                           ; LCCOMB_X10_Y18_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]~16                                                                                                           ; LCCOMB_X10_Y18_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]~18                                                                                                           ; LCCOMB_X10_Y18_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                     ; FF_X8_Y18_N1       ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                             ; FF_X18_Y11_N31     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_24M                                                                                                                                                       ; PIN_89             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                        ; LCCOMB_X16_Y11_N10 ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                         ; PIN_23             ; 280     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2             ; 333     ; 65                                   ; Global Clock         ; GCLK8            ; --                        ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2             ; 140     ; 5                                    ; Global Clock         ; GCLK9            ; --                        ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_2             ; 71      ; 16                                   ; Global Clock         ; GCLK7            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14~0                            ; LCCOMB_X12_Y11_N8 ; 5       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15~0                          ; LCCOMB_X11_Y10_N0 ; 5       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; rst_n                                                                                       ; PIN_23            ; 280     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ; 28      ;
; rst_n~input                                                                                                                                                                                                ; 26      ;
; comb~0                                                                                                                                                                                                     ; 25      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]                                                                                                                                                                  ; 22      ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_rdreq~0                                              ; 20      ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_wrreq~0                                              ; 20      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~4                                                                                                                                               ; 20      ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_rdreq~0                                              ; 20      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919                                                                                                                                 ; 19      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903                                                                                                                                   ; 19      ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_wrreq~0                                              ; 19      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; 18      ;
; Sdram_Top:Sdram_Top_inst|pre_state.10000                                                                                                                                                                   ; 18      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~5                                                                                                                                                                    ; 17      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ; 16      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]                                                                                                                                                                  ; 15      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]~1                                                                                                                                   ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]~0                                                                                                                                   ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                                           ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector6~1                                                                                                                                          ; 13      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector5~1                                                                                                                                            ; 13      ;
; Sdram_Top:Sdram_Top_inst|next_state.00001~0                                                                                                                                                                ; 13      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]~1                                                                                                                                          ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]~0                                                                                                                                          ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]~1                                                                                                                                        ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]~0                                                                                                                                        ; 12      ;
; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                          ; 12      ;
; Sdram_Top:Sdram_Top_inst|Selector3~1                                                                                                                                                                       ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Equal6~2                                                                                                                                               ; 11      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                                                                  ; 11      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6]                                                                                                                                             ; 11      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal2~2                                                                                                                                                                    ; 10      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal6~2                                                                                                                                             ; 10      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908                                                                                                                                 ; 9       ;
; Sdram_Top:Sdram_Top_inst|next_state.10000~0                                                                                                                                                                ; 9       ;
; VGA_Dispaly:VGA_Dispaly_inst|disp_en~2                                                                                                                                                                     ; 9       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; 9       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; 9       ;
; ~GND                                                                                                                                                                                                       ; 8       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]~14                                                                                                                                                               ; 8       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                     ; 8       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                     ; 8       ;
; Sdram_Top:Sdram_Top_inst|Selector1~0                                                                                                                                                                       ; 8       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|LessThan0~0                                                                                                                                      ; 8       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930                                                                                                                                 ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914                                                                                                                                   ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                   ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                              ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                         ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                           ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                     ; 7       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_clk                                                                                                                                                                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end                                                                                                                                              ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                                ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                         ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                         ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                         ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                         ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                         ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                         ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                         ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6]~18                                                                                                                                          ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                             ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; 6       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[3]~12                                                                                                                                                                  ; 6       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~6                                                                                                                                                                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|wr_en                                                                                                                                                                             ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|LessThan0~1                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                                             ; 6       ;
; VGA_Drive:VGA_Drive_inst|Equal1~1                                                                                                                                                                          ; 6       ;
; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                           ; 6       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; 6       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[0]                                                                                                                                                                  ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1]                                                                                                                                             ; 6       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~25                                                                                                                                                                     ; 5       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]~2                                                                                                                                                         ; 5       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]~1                                                                                                                                                         ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end                                                                                                                                               ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end                                                                                                                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; 5       ;
; Sdram_Top:Sdram_Top_inst|rd_en                                                                                                                                                                             ; 5       ;
; Sdram_Top:Sdram_Top_inst|ref_en                                                                                                                                                                            ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                           ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                           ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                                         ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                         ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                             ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]                                                                                                                                             ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]                                                                                                                                             ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[3]                                                                                                                                             ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[2]                                                                                                                                             ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~1                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; 4       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~2                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r                                                                                                                                    ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always7~3                                                                                                                                              ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always7~3                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111                                                                                                                                      ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111                                                                                                                                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end                                                                                                                                                ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~2                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                                         ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                                         ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011                                                                                                                                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                      ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal1~0                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ; 4       ;
; VGA_Drive:VGA_Drive_inst|Equal1~2                                                                                                                                                                          ; 4       ;
; VGA_Drive:VGA_Drive_inst|Equal0~3                                                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|pre_state.00010                                                                                                                                                                   ; 4       ;
; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                           ; 4       ;
; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                           ; 4       ;
; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                           ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                           ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                           ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                           ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                           ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                          ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                                                                                       ; 4       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]~1                                                                                                                                                              ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]~18                                                                                                                                                        ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]~16                                                                                                                                                        ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]~14                                                                                                                                                        ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]~12                                                                                                                                                        ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]~10                                                                                                                                                        ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]~9                                                                                                                                                         ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]~8                                                                                                                                                         ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]~7                                                                                                                                                         ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]~6                                                                                                                                                         ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]~3                                                                                                                                                         ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|cntr_cout[5]~0                 ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|cntr_cout[5]~0                 ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|cntr_cout[5]~0                 ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~1                            ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1                                                                                                                                   ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~4                                                                                                                                         ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~2                                                                                                                                            ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110                                                                                                                                        ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~4                            ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Selector0~3                                                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                                                                                           ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ; 3       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[5]~3                                                                                                                                                                   ; 3       ;
; Sdram_Top:Sdram_Top_inst|next_state.01000~0                                                                                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[4]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|pre_state.01000                                                                                                                                                                   ; 3       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[0]~0                                                                                                                                                                 ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                           ; 3       ;
; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                           ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                           ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                           ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                          ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                          ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                                           ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                                             ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[3]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[4]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936                                                                                                                                   ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952                                                                                                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925                                                                                                                                   ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941                                                                                                                                 ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]~13                                                                                                                                                        ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]~5                                                                                                                                                         ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~2                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]                                                                                                                                                                ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]                                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~4                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal2~1                                                                                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                                               ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always1~3                                                                                                                                              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001                                                                                                                                        ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001                                                                                                                                      ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|ram_address_b[8]                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|ram_address_a[8]                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~3                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~2                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~3                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end                                                                                                                                              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100                                                                                                                                      ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end                                                                                                                                                ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100                                                                                                                                        ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state~2                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~5                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd~1                                                                                                                                             ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd~0                                                                                                                                             ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal2~0                                                                                                                                         ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                                         ; 2       ;
; Sdram_Top:Sdram_Top_inst|next_state.00010~0                                                                                                                                                                ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector4~0                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|ram_address_b[8]                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|ram_address_a[8]                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~5              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~0              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[3]                                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                                               ; 2       ;
; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~5                                                                                                                                                                      ; 2       ;
; Sdram_Top:Sdram_Top_inst|next_state.00100~0                                                                                                                                                                ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[0]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[1]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[2]~1                                                                                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[3]~2                                                                                                                                                                   ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[2]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[2]                                                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[2]~0                                                                                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|pre_state.00100                                                                                                                                                                   ; 2       ;
; Sdram_Top:Sdram_Top_inst|Selector2~0                                                                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end_flag                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|LessThan0~0                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                                                   ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[12]~6                                                                                                                                                                ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[11]~5                                                                                                                                                                ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[7]~4                                                                                                                                                                 ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[6]~3                                                                                                                                                                 ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[5]~2                                                                                                                                                                 ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[1]~1                                                                                                                                                                 ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan2~1                                                                                                                                                                   ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan0~0                                                                                                                                                                   ; 2       ;
; VGA_Drive:VGA_Drive_inst|Equal0~0                                                                                                                                                                          ; 2       ;
; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                           ; 2       ;
; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                           ; 2       ;
; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                           ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan2~0                                                                                                                                                                   ; 2       ;
; VGA_Drive:VGA_Drive_inst|Equal1~0                                                                                                                                                                          ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan3~0                                                                                                                                                                   ; 2       ;
; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                           ; 2       ;
; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                           ; 2       ;
; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                           ; 2       ;
; VGA_Drive:VGA_Drive_inst|LessThan0~1                                                                                                                                                                       ; 2       ;
; VGA_Drive:VGA_Drive_inst|LessThan0~0                                                                                                                                                                       ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]                                                                                                                                                                 ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]                                                                                                                                                                 ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]                                                                                                                                                                 ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|op_2~16                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|op_2~16                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[13]                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[12]                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[14]                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[8]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[11]                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[10]                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[9]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[7]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[6]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[5]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[4]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[3]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[2]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[1]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]                                                                                                                                         ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]                                                                                                                                         ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]                                                                                                                                         ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[1]~feeder                                                                                                                                                            ; 1       ;
; rs232_rx~input                                                                                                                                                                                             ; 1       ;
; clk_24M~input                                                                                                                                                                                              ; 1       ;
; sdram_data[7]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[6]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[5]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[4]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[3]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[2]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[1]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[0]~input                                                                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0~_wirecell           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0~_wirecell           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001~0                                                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001~0                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]~0                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]~0                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]~0                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]~0                                               ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector24~2                                                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector0~3                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd~3                                                                                                                                            ; 1       ;
; VGA_Drive:VGA_Drive_inst|LessThan1~2                                                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~8                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~7                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~6                            ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector2~0                                                                                                                                                                 ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector1~0                                                                                                                                                                 ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add9~2                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add9~1                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add8~2                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add8~1                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add7~2                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add7~1                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add6~2                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add6~1                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector17~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector16~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector20~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector19~0                                                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~7                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~6                            ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector23~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector22~0                                                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~5                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector26~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector25~1                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]~0                                                                                                                                                              ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector25~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add2~0                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~4                                                                                                                                                                    ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~3                                                                                                                                                                    ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~2                                                                                                                                                                    ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~1                                                                                                                                                                    ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~0                                                                                                                                                                    ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[1]                                                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector0~2                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector0~2                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector0~1                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector0~0                                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]~17                                                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector0~0                                                                                                                                                                 ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add10~0                                                                                                                                                                     ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]~15                                                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add9~0                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add8~0                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]~11                                                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add7~0                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add6~0                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector15~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add5~0                                                                                                                                                                      ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]~4                                                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector18~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add4~0                                                                                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~5                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]~0                                                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector21~0                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add3~0                                                                                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~4                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~3                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~0                            ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|always2~2                                                                                                                                                                   ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|always2~1                                                                                                                                                                   ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|always2~0                                                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~8                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~7                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~6                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor0                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor0                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor1                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor1                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor2                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor2                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor4                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor4                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor5                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor5                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor7                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor7                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor8                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid~0                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[0]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~3                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~1                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~0                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal2~0                                                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~8                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~7                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~5                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r~1                                                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|LessThan1~1                                                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|LessThan1~0                                                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r~0                                                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[8]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[1]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector1~2                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector1~1                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector1~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]~15                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]~14                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]~13                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]~12                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]~11                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]~10                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]~9                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]~8                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]~7                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]~6                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]~5                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]~4                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]~3                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]~2                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector1~1                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector1~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal5~0                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end~0                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[1]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[2]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[3]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[4]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[6]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[7]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Equal5~0                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end~0                                                                                                                                               ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~5             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~4             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~3             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~2             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~1             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~0             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~5              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~4              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~3              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~2              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~1              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~0              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~6                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~4                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~0                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[1]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor0                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor0                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor1                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor1                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor2                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor2                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor4                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor4                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor5                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor5                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor7                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor7                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor8                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag~0                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]~13                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]~13                                                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]~12                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]~12                                                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]~11                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]~11                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]~10                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]~10                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]~9                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]~9                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]~8                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]~8                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]~7                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]~7                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]~6                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]~6                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]~5                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]~5                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]~4                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]~4                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]~3                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]~3                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]~2                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always7~2                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always7~1                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always7~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]~2                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always7~2                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always7~1                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always7~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]~7                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]~6                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]~5                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]~4                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]~3                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector3~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state~1                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]~2                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]~1                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]~0                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal6~1                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal6~0                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]~7                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]~6                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]~5                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]~4                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]~3                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector3~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]~2                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]~1                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]~0                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Equal6~1                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Equal6~0                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag~0                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[2]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq~0                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~3                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~2                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~1                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~0                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]~14                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add1~2                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add1~1                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector2~1                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~4                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector2~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add1~0                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector20~1                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector20~0                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~1                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add1~2                                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add1~1                                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector2~1                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always1~2                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector2~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add1~0                                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector19~0                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state~1                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always1~1                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always1~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector4~2                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~3                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~1                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1~0                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~0                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[2]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready~0                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[8]                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr~2                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr~2                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector5~2                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector6~2                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr~1                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr~1                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector6~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector7~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector7~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector8~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector8~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector9~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector9~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector10~0                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector10~0                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector11~0                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector11~0                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector12~0                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector12~0                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector13~0                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector13~0                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector14~0                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd~2                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector5~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector4~1                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|WideOr1~1                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|WideOr1~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd~2                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd~2                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd~1                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd~0                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|WideOr0~2                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|WideOr0~1                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|WideOr0~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal2~1                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[3]                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|rd_en~0                                                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|always5~0                                                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|always3~0                                                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|wr_en~0                                                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Selector0~2                                                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Selector0~1                                                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Selector0~0                                                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end_flag_r                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]~19                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~3                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~2                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~1                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~0                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector4~1                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector6~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector4~0                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector5~0                                                                                                                                            ; 1       ;
; VGA_Drive:VGA_Drive_inst|vcnt~3                                                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~5             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~4             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~3             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~2             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~1             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~0             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0]  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~4              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~3              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~2              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~1              ; 1       ;
; VGA_Drive:VGA_Drive_inst|vcnt~2                                                                                                                                                                            ; 1       ;
; VGA_Drive:VGA_Drive_inst|vcnt~1                                                                                                                                                                            ; 1       ;
; VGA_Drive:VGA_Drive_inst|vcnt~0                                                                                                                                                                            ; 1       ;
; VGA_Drive:VGA_Drive_inst|hcnt~2                                                                                                                                                                            ; 1       ;
; VGA_Drive:VGA_Drive_inst|hcnt~1                                                                                                                                                                            ; 1       ;
; VGA_Drive:VGA_Drive_inst|hcnt~0                                                                                                                                                                            ; 1       ;
; VGA_Drive:VGA_Drive_inst|Equal0~2                                                                                                                                                                          ; 1       ;
; VGA_Drive:VGA_Drive_inst|Equal0~1                                                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~24                                                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~23                                                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~22                                                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~21                                                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~20                                                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~19                                                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~18                                                                                                                                                                     ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None ; M9K_X27_Y10_N0 ; Don't care           ; Old data        ; Old data        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X15_Y17_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,025 / 32,401 ( 3 % ) ;
; C16 interconnects           ; 35 / 1,326 ( 3 % )     ;
; C4 interconnects            ; 356 / 21,816 ( 2 % )   ;
; Direct links                ; 338 / 32,401 ( 1 % )   ;
; Global clocks               ; 6 / 10 ( 60 % )        ;
; Local interconnects         ; 466 / 10,320 ( 5 % )   ;
; R24 interconnects           ; 46 / 1,289 ( 4 % )     ;
; R4 interconnects            ; 645 / 28,186 ( 2 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.15) ; Number of LABs  (Total = 67) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 2                            ;
; 3                                           ; 1                            ;
; 4                                           ; 3                            ;
; 5                                           ; 1                            ;
; 6                                           ; 4                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 3                            ;
; 10                                          ; 2                            ;
; 11                                          ; 2                            ;
; 12                                          ; 1                            ;
; 13                                          ; 2                            ;
; 14                                          ; 5                            ;
; 15                                          ; 5                            ;
; 16                                          ; 31                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.07) ; Number of LABs  (Total = 67) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 43                           ;
; 1 Clock                            ; 57                           ;
; 1 Clock enable                     ; 23                           ;
; 1 Sync. clear                      ; 5                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 2                            ;
; 2 Clocks                           ; 8                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.60) ; Number of LABs  (Total = 67) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 4                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 3                            ;
; 14                                           ; 0                            ;
; 15                                           ; 3                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 3                            ;
; 19                                           ; 1                            ;
; 20                                           ; 4                            ;
; 21                                           ; 3                            ;
; 22                                           ; 6                            ;
; 23                                           ; 1                            ;
; 24                                           ; 4                            ;
; 25                                           ; 3                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 7                            ;
; 29                                           ; 1                            ;
; 30                                           ; 4                            ;
; 31                                           ; 4                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.03) ; Number of LABs  (Total = 67) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 7                            ;
; 2                                               ; 4                            ;
; 3                                               ; 2                            ;
; 4                                               ; 3                            ;
; 5                                               ; 5                            ;
; 6                                               ; 4                            ;
; 7                                               ; 4                            ;
; 8                                               ; 10                           ;
; 9                                               ; 3                            ;
; 10                                              ; 5                            ;
; 11                                              ; 5                            ;
; 12                                              ; 2                            ;
; 13                                              ; 3                            ;
; 14                                              ; 3                            ;
; 15                                              ; 2                            ;
; 16                                              ; 4                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.85) ; Number of LABs  (Total = 67) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 3                            ;
; 4                                            ; 5                            ;
; 5                                            ; 4                            ;
; 6                                            ; 3                            ;
; 7                                            ; 7                            ;
; 8                                            ; 2                            ;
; 9                                            ; 3                            ;
; 10                                           ; 1                            ;
; 11                                           ; 3                            ;
; 12                                           ; 3                            ;
; 13                                           ; 5                            ;
; 14                                           ; 0                            ;
; 15                                           ; 3                            ;
; 16                                           ; 4                            ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 3                            ;
; 20                                           ; 1                            ;
; 21                                           ; 5                            ;
; 22                                           ; 4                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 59        ; 0            ; 59        ; 0            ; 0            ; 59        ; 59        ; 0            ; 59        ; 59        ; 0            ; 56           ; 0            ; 0            ; 19           ; 0            ; 56           ; 19           ; 0            ; 0            ; 0            ; 56           ; 0            ; 0            ; 0            ; 0            ; 0            ; 59        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 59           ; 0         ; 59           ; 59           ; 0         ; 0         ; 59           ; 0         ; 0         ; 59           ; 3            ; 59           ; 59           ; 40           ; 59           ; 3            ; 40           ; 59           ; 59           ; 59           ; 3            ; 59           ; 59           ; 59           ; 59           ; 59           ; 0         ; 59           ; 59           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blank          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_dclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_24M            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rs232_rx           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                              ;
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                                                                                        ; Delay Added in ns ;
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                          ; 45.9              ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                            ; 37.2              ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0],Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 3.1               ;
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                      ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001                                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952                                                                                                                                ; 2.683             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 2.483             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936                                                                                                                                  ; 2.260             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                     ; 2.259             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                     ; 2.144             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101                                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919                                                                                                                                ; 2.124             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 2.112             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111                                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                     ; 2.067             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end                                                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 2.033             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1                                                                                                                                   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936                                                                                                                                  ; 2.007             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936                                                                                                                                  ; 1.939             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919                                                                                                                                ; 1.851             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925                                                                                                                                  ; 1.844             ;
; Sdram_Top:Sdram_Top_inst|wr_en                                                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                     ; 1.663             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end                                                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936                                                                                                                                  ; 1.660             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                     ; 1.636             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100                                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919                                                                                                                                ; 1.593             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925                                                                                                                                  ; 1.575             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903                                                                                                                                  ; 1.498             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919                                                                                                                                ; 1.452             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914                                                                                                                                  ; 1.397             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 1.386             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914                                                                                                                                  ; 1.222             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                     ; 1.216             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                     ; 1.216             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                     ; 1.216             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig                                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952                                                                                                                                ; 1.193             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952                                                                                                                                ; 1.179             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903                                                                                                                                  ; 1.177             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 1.176             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 1.101             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 1.101             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 1.072             ;
; Sdram_Top:Sdram_Top_inst|rd_en                                                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925                                                                                                                                  ; 1.044             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914                                                                                                                                  ; 1.020             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 1.013             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 0.941             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 0.941             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 0.914             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 0.855             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.681             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 0.602             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; 0.359             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 0.347             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 0.347             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892                                                                                                                                  ; 0.347             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.343             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.343             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908                                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.195             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; 0.141             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; 0.140             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; 0.138             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[8]                              ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952                                                                                                                                ; 0.046             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; 0.022             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; 0.020             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                             ; 0.018             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                             ; 0.014             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                     ; lcd_data[4]                                                                                                                                                                                               ; 0.013             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                     ; lcd_data[4]                                                                                                                                                                                               ; 0.013             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                     ; lcd_data[4]                                                                                                                                                                                               ; 0.013             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                     ; lcd_data[4]                                                                                                                                                                                               ; 0.013             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                     ; lcd_data[4]                                                                                                                                                                                               ; 0.013             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                     ; lcd_data[4]                                                                                                                                                                                               ; 0.013             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; 0.012             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                     ; lcd_data[4]                                                                                                                                                                                               ; 0.011             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; 0.010             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; 0.010             ;
; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; 0.010             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 68 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10E22C8 for design "Uart_Pic_Sdram_VGA"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 25, clock division of 24, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_rof1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_d09:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_c09:dffpipe5|dffe6a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Uart_Pic_Sdram_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.00001~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.10000~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.01000~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_cmd[2]~1
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_cmd~6
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_cmd~7
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_addr~4
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.00100~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_addr~8
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_addr~10
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "lcd_dclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.23 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1265 megabytes
    Info: Processing ended: Thu May 03 20:36:04 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.fit.smsg.


