{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1489543405801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1489543405801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 10:03:25 2017 " "Processing started: Wed Mar 15 10:03:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1489543405801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1489543405801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_sobel_vga -c sdram_ov5640_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_sobel_vga -c sdram_ov5640_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1489543405801 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1489543405920 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_ov5640_vga EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"sdram_ov5640_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1489543405958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1489543406017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1489543406017 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1310 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406057 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1311 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406057 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1312 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406057 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1313 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406057 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1310 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1489543406057 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] 65 8 0 0 " "Implementing clock multiplication of 65, clock division of 8, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_64_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1289 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406058 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1289 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1489543406058 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1489543406211 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1489543406416 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1489543406416 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1489543406416 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1489543406416 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1489543406419 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1489543406421 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1489543406427 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "S_CLK system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Output pin \"S_CLK\" (external output clock of PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 66 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1310 8288 9036 0} { 0 { 0 ""} 0 287 8288 9036 0}  }  } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_CLK } "NODE_NAME" } } { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_CLK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1 1489543406984 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1310 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406989 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1311 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406989 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1312 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406989 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1313 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406989 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1310 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1489543406989 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] 65 8 0 0 " "Implementing clock multiplication of 65, clock division of 8, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_64_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1289 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1489543406993 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1289 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1489543406993 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1489543407426 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1489543407426 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1489543407426 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1489543407426 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1489543407426 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov5640_vga.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov5640_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1489543407456 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1489543407457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1489543407458 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1489543407484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1489543407486 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1489543407487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1489543407624 ""}  } { { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 6143 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1489543407624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1489543407624 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/pll_64_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1289 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1489543407624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1489543407624 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1310 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1489543407624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1489543407624 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1310 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1489543407624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1489543407624 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1310 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1489543407624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1489543407624 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1310 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1489543407624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_config:reg_config_inst\|clock_20k  " "Automatically promoted node reg_config:reg_config_inst\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1489543407624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk " "Destination node reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk" {  } { { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/cmos_i2c_ov7670/i2c_com.v" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|i2c_com:u1|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1179 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|clock_20k~0 " "Destination node reg_config:reg_config_inst\|clock_20k~0" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/cmos_i2c_ov7670/reg_config.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 3110 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407624 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1489543407624 ""}  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/cmos_i2c_ov7670/reg_config.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1236 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1489543407624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sysrst_nr2  " "Automatically promoted node system_ctrl:u_system_ctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|Sobel:Sobel_m0\|oDATA\[0\] " "Destination node sdram_vga_top:u_sdram_vga_top\|Sobel:Sobel_m0\|oDATA\[0\]" {  } { { "src/Sobel/Sobel.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/Sobel.v" 144 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 688 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 41 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 3268 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 710 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 42 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 713 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~1 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~1" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 3712 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 715 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 701 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 42 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 706 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 42 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 704 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 714 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1489543407625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1489543407625 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1489543407625 ""}  } { { "../src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/system_ctrl.v" 91 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 1355 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1489543407625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1489543408191 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1489543408194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1489543408194 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1489543408201 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1489543408205 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1489543408208 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1489543408824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "152 Embedded multiplier block " "Packed 152 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1489543409352 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "112 " "Created 112 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1489543409352 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1489543409352 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[0\] CMOS_XCLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CMOS_XCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/sdram_pll.v" 115 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/system_ctrl.v" 64 0 0 } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 66 0 0 } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 40 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1489543409401 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[3\] S_CLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"S_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/sdram_pll.v" 115 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/system_ctrl.v" 64 0 0 } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 66 0 0 } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1489543409403 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 0 " "PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 driven by system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Input port INCLK\[0\] of node \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" is driven by system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl" {  } { { "db/pll_64_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/pll_64_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_64.vhd" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/pll_64.vhd" 140 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/system_ctrl.v" 75 0 0 } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 66 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v" 50 -1 0 } } { "sdram_pll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/sdram_pll.v" 115 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/system_ctrl.v" 64 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1489543409406 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/db/pll_64_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_64.vhd" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/pll_64.vhd" 140 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/system_ctrl.v" 75 0 0 } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 66 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1489543409406 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1489543409435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1489543410275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1489543410925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1489543410939 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1489543413755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1489543413755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1489543414518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1489543416785 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1489543416785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1489543419369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1489543419372 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1489543419372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1489543419487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1489543419845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1489543419900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1489543420386 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1489543421043 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVCMOS M15 " "Pin KEY1 uses I/O standard 3.3-V LVCMOS at M15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 45 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS P14 " "Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS M12 " "Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS N14 " "Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS L12 " "Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at L12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS L13 " "Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS L14 " "Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS L11 " "Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at L11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS K12 " "Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS G16 " "Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at G16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS J11 " "Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at J11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS J16 " "Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS J15 " "Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS K16 " "Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS K15 " "Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS L16 " "Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS L15 " "Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS F3 " "Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at F3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 36 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 296 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS E1 " "Pin CLOCK uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS G1 " "Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at G1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 39 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 299 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS L2 " "Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 274 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS K1 " "Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at K1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 38 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 298 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS F2 " "Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at F2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS M6 " "Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at M6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS G2 " "Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at G2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 276 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS M1 " "Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 277 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS L1 " "Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at L1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 278 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS N5 " "Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at N5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS J1 " "Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS J2 " "Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "src/sdram_ov5640_sobel_vga.v" "" { Text "E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_sobel_vga/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1489543421619 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1489543421619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/AX301/verilog/sdram_ov5640_sobel_vga/sdram_ov5640_vga.fit.smsg " "Generated suppressed messages file E:/AX301/verilog/sdram_ov5640_sobel_vga/sdram_ov5640_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1489543421845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1489543422729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 10:03:42 2017 " "Processing ended: Wed Mar 15 10:03:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1489543422729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1489543422729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1489543422729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1489543422729 ""}
