initSidebarItems({"struct":[["ACK_REC_W","Write proxy for field `ACK_REC`"],["BIT_STUFF_ERROR_W","Write proxy for field `BIT_STUFF_ERROR`"],["BUS_RESET_W","Write proxy for field `BUS_RESET`"],["CRC_ERROR_W","Write proxy for field `CRC_ERROR`"],["DATA_SEQ_ERROR_W","Write proxy for field `DATA_SEQ_ERROR`"],["NAK_REC_W","Write proxy for field `NAK_REC`"],["RESUME_W","Write proxy for field `RESUME`"],["RX_OVERFLOW_W","Write proxy for field `RX_OVERFLOW`"],["RX_TIMEOUT_W","Write proxy for field `RX_TIMEOUT`"],["SETUP_REC_W","Write proxy for field `SETUP_REC`"],["STALL_REC_W","Write proxy for field `STALL_REC`"],["TRANS_COMPLETE_W","Write proxy for field `TRANS_COMPLETE`"]],"type":[["ACK_REC_R","Reader of field `ACK_REC`"],["BIT_STUFF_ERROR_R","Reader of field `BIT_STUFF_ERROR`"],["BUS_RESET_R","Reader of field `BUS_RESET`"],["CONNECTED_R","Reader of field `CONNECTED`"],["CRC_ERROR_R","Reader of field `CRC_ERROR`"],["DATA_SEQ_ERROR_R","Reader of field `DATA_SEQ_ERROR`"],["LINE_STATE_R","Reader of field `LINE_STATE`"],["NAK_REC_R","Reader of field `NAK_REC`"],["R","Reader of register SIE_STATUS"],["RESUME_R","Reader of field `RESUME`"],["RX_OVERFLOW_R","Reader of field `RX_OVERFLOW`"],["RX_TIMEOUT_R","Reader of field `RX_TIMEOUT`"],["SETUP_REC_R","Reader of field `SETUP_REC`"],["SPEED_R","Reader of field `SPEED`"],["STALL_REC_R","Reader of field `STALL_REC`"],["SUSPENDED_R","Reader of field `SUSPENDED`"],["TRANS_COMPLETE_R","Reader of field `TRANS_COMPLETE`"],["VBUS_DETECTED_R","Reader of field `VBUS_DETECTED`"],["VBUS_OVER_CURR_R","Reader of field `VBUS_OVER_CURR`"],["W","Writer for register SIE_STATUS"]]});