// Seed: 3426818881
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  wand  id_3,
    input  tri   id_4
);
  always @(id_4) begin : LABEL_0
    $signed(2);
    ;
  end
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    inout supply0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output uwire id_1;
  wire id_5;
  module_2 modCall_1 ();
  assign id_1 = -1;
endmodule
