Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_clock_bridge_0.ip --block-symbol-file --output-directory=/home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_clock_bridge_0 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_clock_bridge_0.ip --synthesis=VERILOG --output-directory=/home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_clock_bridge_0 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: SRAM_SC_clock_bridge_0: "Transforming system: SRAM_SC_clock_bridge_0"
Info: SRAM_SC_clock_bridge_0: "Naming system components in system: SRAM_SC_clock_bridge_0"
Info: SRAM_SC_clock_bridge_0: "Processing generation queue"
Info: SRAM_SC_clock_bridge_0: "Generating: SRAM_SC_clock_bridge_0"
Info: SRAM_SC_clock_bridge_0: Done "SRAM_SC_clock_bridge_0" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
