Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\sa2236\Desktop\VGA_to_M10k\VGA_to_M10k\verilog\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\Users\sa2236\Desktop\VGA_to_M10k\VGA_to_M10k\verilog\Computer_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding ci_initial [altera_avalon_pio 18.1]
Progress: Parameterizing module ci_initial
Progress: Adding cr_initial [altera_avalon_pio 18.1]
Progress: Parameterizing module cr_initial
Progress: Adding finish_render [altera_avalon_pio 18.1]
Progress: Parameterizing module finish_render
Progress: Adding m10k_pll [altera_pll 18.1]
Progress: Parameterizing module m10k_pll
Progress: Adding max_iterations [altera_avalon_pio 18.1]
Progress: Parameterizing module max_iterations
Progress: Adding mouse_pio_x [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_pio_x
Progress: Adding mouse_pio_y [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_pio_y
Progress: Adding pan [altera_avalon_pio 18.1]
Progress: Parameterizing module pan
Progress: Adding step_i [altera_avalon_pio 18.1]
Progress: Parameterizing module step_i
Progress: Adding step_r [altera_avalon_pio 18.1]
Progress: Parameterizing module step_r
Progress: Adding vga_pio [altera_pll 18.1]
Progress: Parameterizing module vga_pio
Progress: Adding zoom [altera_avalon_pio 18.1]
Progress: Parameterizing module zoom
Progress: Adding zoom_out [altera_avalon_pio 18.1]
Progress: Parameterizing module zoom_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.finish_render: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Computer_System.m10k_pll: Able to implement PLL with user settings
Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Computer_System.vga_pio: Able to implement PLL with user settings
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: ci_initial: Starting RTL generation for module 'Computer_System_ci_initial'
Info: ci_initial:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_ci_initial --dir=C:/Users/sa2236/AppData/Local/Temp/alt9786_899115552012903471.dir/0002_ci_initial_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/sa2236/AppData/Local/Temp/alt9786_899115552012903471.dir/0002_ci_initial_gen//Computer_System_ci_initial_component_configuration.pl  --do_build_sim=0  ]
Info: ci_initial: Done RTL generation for module 'Computer_System_ci_initial'
Info: ci_initial: "Computer_System" instantiated altera_avalon_pio "ci_initial"
Info: finish_render: Starting RTL generation for module 'Computer_System_finish_render'
Info: finish_render:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_finish_render --dir=C:/Users/sa2236/AppData/Local/Temp/alt9786_899115552012903471.dir/0003_finish_render_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/sa2236/AppData/Local/Temp/alt9786_899115552012903471.dir/0003_finish_render_gen//Computer_System_finish_render_component_configuration.pl  --do_build_sim=0  ]
Info: finish_render: Done RTL generation for module 'Computer_System_finish_render'
Info: finish_render: "Computer_System" instantiated altera_avalon_pio "finish_render"
Info: m10k_pll: "Computer_System" instantiated altera_pll "m10k_pll"
Info: vga_pio: "Computer_System" instantiated altera_pll "vga_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: mouse_pio_y_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mouse_pio_y_s1_translator"
Info: ARM_A9_HPS_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_lw_axi_master_agent"
Info: mouse_pio_y_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mouse_pio_y_s1_agent"
Info: mouse_pio_y_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mouse_pio_y_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/sa2236/Desktop/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: mouse_pio_y_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mouse_pio_y_s1_burst_adapter"
Info: Reusing file C:/Users/sa2236/Desktop/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/sa2236/Desktop/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/sa2236/Desktop/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 29 modules, 89 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
