Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Apr 01 09:15:20 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file EggsD_timing_summary_routed.rpt -rpx EggsD_timing_summary_routed.rpx
| Design       : EggsD
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk10HZ/clk_out_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk1HZ/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[0]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_min/Q1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_min/Q2_bar_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_sec/Q1_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_sec/Q2_bar_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[1]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[1]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[2]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[2]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[3]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[4]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[4]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[5]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 217 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 103 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.153        0.000                      0                  179        0.066        0.000                      0                  179        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.153        0.000                      0                  179        0.383        0.000                      0                  179       13.360        0.000                       0                   105  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.182        0.000                      0                  179        0.383        0.000                      0                  179       13.360        0.000                       0                   105  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.153        0.000                      0                  179        0.066        0.000                      0                  179  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.153        0.000                      0                  179        0.066        0.000                      0                  179  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.153ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.368ns (36.694%)  route 4.085ns (63.306%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.550 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.550    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                193.153    

Slack (MET) :             193.174ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.347ns (36.487%)  route 4.085ns (63.513%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.529 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.529    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                193.174    

Slack (MET) :             193.248ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.273ns (35.748%)  route 4.085ns (64.252%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.455 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.455    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                193.248    

Slack (MET) :             193.264ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 2.257ns (35.586%)  route 4.085ns (64.414%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.439 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.439    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                193.264    

Slack (MET) :             193.267ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.254ns (35.555%)  route 4.085ns (64.445%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.436 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.436    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                193.267    

Slack (MET) :             193.288ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.233ns (35.341%)  route 4.085ns (64.659%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.415 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.415    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                193.288    

Slack (MET) :             193.308ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.371ns (37.638%)  route 3.928ns (62.362%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 198.479 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk10HZ/clk_out1
    SLICE_X44Y97         FDCE                                         r  clk10HZ/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk10HZ/counter_reg[11]/Q
                         net (fo=2, routed)           1.241     0.794    clk10HZ/counter_reg[11]
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.918 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.715    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.839 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.651     2.490    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.614 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          1.238     3.852    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.976 r  clk10HZ/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.976    clk10HZ/counter[0]_i_3__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  clk10HZ/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.377    clk10HZ/counter_reg[0]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  clk10HZ/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.491    clk10HZ/counter_reg[4]_i_1__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  clk10HZ/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.605    clk10HZ/counter_reg[8]_i_1__0_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.719    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     4.834    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.396 r  clk10HZ/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     5.396    clk10HZ/counter_reg[28]_i_1__0_n_6
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.500   198.479    clk10HZ/clk_out1
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.960    
                         clock uncertainty           -0.318   198.642    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)        0.062   198.704    clk10HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.704    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                193.308    

Slack (MET) :             193.329ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.350ns (37.430%)  route 3.928ns (62.571%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 198.479 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk10HZ/clk_out1
    SLICE_X44Y97         FDCE                                         r  clk10HZ/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk10HZ/counter_reg[11]/Q
                         net (fo=2, routed)           1.241     0.794    clk10HZ/counter_reg[11]
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.918 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.715    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.839 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.651     2.490    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.614 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          1.238     3.852    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.976 r  clk10HZ/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.976    clk10HZ/counter[0]_i_3__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  clk10HZ/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.377    clk10HZ/counter_reg[0]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  clk10HZ/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.491    clk10HZ/counter_reg[4]_i_1__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  clk10HZ/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.605    clk10HZ/counter_reg[8]_i_1__0_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.719    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     4.834    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.375 r  clk10HZ/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     5.375    clk10HZ/counter_reg[28]_i_1__0_n_4
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.500   198.479    clk10HZ/clk_out1
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.960    
                         clock uncertainty           -0.318   198.642    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)        0.062   198.704    clk10HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.704    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                193.329    

Slack (MET) :             193.362ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.159ns (34.575%)  route 4.085ns (65.425%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.341 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.341    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                193.362    

Slack (MET) :             193.378ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 2.143ns (34.407%)  route 4.085ns (65.593%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.325 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.325    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                193.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.395ns (52.503%)  route 0.357ns (47.497%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.157 r  clk10HZ/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.157    clk10HZ/counter_reg[20]_i_1__0_n_7
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[20]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.406ns (53.187%)  route 0.357ns (46.813%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.168 r  clk10HZ/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.168    clk10HZ/counter_reg[20]_i_1__0_n_5
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[22]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.341ns (43.287%)  route 0.447ns (56.713%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    clk1HZ/clk_out1
    SLICE_X43Y100        FDCE                                         r  clk1HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clk1HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.066    -0.394    clk1HZ/counter_reg[14]
    SLICE_X42Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.349 r  clk1HZ/clk_out_i_3/O
                         net (fo=1, routed)           0.140    -0.209    clk1HZ/clk_out_i_3_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.164 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          0.241     0.077    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.045     0.122 r  clk1HZ/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.122    clk1HZ/counter[4]_i_4_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.187 r  clk1HZ/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.187    clk1HZ/counter_reg[4]_i_1_n_6
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.839    -0.834    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X43Y98         FDCE (Hold_fdce_C_D)         0.105    -0.220    clk1HZ/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 set_min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.873%)  route 0.348ns (60.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.561    -0.603    CLK5MHZ
    SLICE_X43Y107        FDCE                                         r  set_min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  set_min_reg[2]/Q
                         net (fo=17, routed)          0.186    -0.276    segMGMT/set_min_reg[5][2]
    SLICE_X39Y107        LUT5 (Prop_lut5_I1_O)        0.045    -0.231 f  segMGMT/seg[2]_i_4/O
                         net (fo=3, routed)           0.162    -0.069    segMGMT/seg[2]_i_4_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.024 r  segMGMT/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    segMGMT/seg[2]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  segMGMT/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834    -0.839    segMGMT/clk_out1
    SLICE_X38Y106        FDRE                                         r  segMGMT/seg_reg[2]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X38Y106        FDRE (Hold_fdre_C_D)         0.121    -0.443    segMGMT/seg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.431ns (54.672%)  route 0.357ns (45.328%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.193 r  clk10HZ/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.193    clk10HZ/counter_reg[20]_i_1__0_n_6
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[21]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.431ns (54.672%)  route 0.357ns (45.328%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.193 r  clk10HZ/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.193    clk10HZ/counter_reg[20]_i_1__0_n_4
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[23]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.434ns (54.844%)  route 0.357ns (45.156%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.142 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.142    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.196 r  clk10HZ/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.196    clk10HZ/counter_reg[24]_i_1__0_n_7
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[24]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 clk1HZ/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TimerOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.352%)  route 0.351ns (62.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    clk1HZ/clk_out1
    SLICE_X38Y101        FDCE                                         r  clk1HZ/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  clk1HZ/clk_out_reg/Q
                         net (fo=28, routed)          0.351    -0.087    clk1HZ/CLK1HZ
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.042 r  clk1HZ/TimerOn_i_1/O
                         net (fo=1, routed)           0.000    -0.042    TimerOn0
    SLICE_X37Y101        FDRE                                         r  TimerOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.836    -0.837    CLK5MHZ
    SLICE_X37Y101        FDRE                                         r  TimerOn_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.091    -0.471    TimerOn_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.445ns (55.463%)  route 0.357ns (44.537%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.142 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.142    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.207 r  clk10HZ/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.207    clk10HZ/counter_reg[24]_i_1__0_n_5
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[26]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 set_sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.592%)  route 0.368ns (61.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.560    -0.604    CLK5MHZ
    SLICE_X47Y103        FDCE                                         r  set_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  set_sec_reg[2]/Q
                         net (fo=18, routed)          0.239    -0.224    segMGMT/set_sec_reg[5][2]
    SLICE_X39Y103        LUT6 (Prop_lut6_I3_O)        0.045    -0.179 r  segMGMT/seg[4]_i_4/O
                         net (fo=2, routed)           0.128    -0.051    segMGMT/seg[4]_i_4_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.006 r  segMGMT/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    segMGMT/seg[1]_i_1_n_0
    SLICE_X38Y103        FDRE                                         r  segMGMT/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834    -0.839    segMGMT/clk_out1
    SLICE_X38Y103        FDRE                                         r  segMGMT/seg_reg[1]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X38Y103        FDRE (Hold_fdre_C_D)         0.120    -0.444    segMGMT/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.439    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X37Y101    TimerOn_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y99     clk10HZ/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y99     clk10HZ/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y99     clk10HZ/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y95     clk10HZ/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y100    clk10HZ/counter_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y100    clk10HZ/counter_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y100    clk10HZ/counter_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y97     clk10HZ/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y97     clk10HZ/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y99     clk1HZ/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y99     clk1HZ/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y97     clk1HZ/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y97     clk1HZ/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y97     clk1HZ/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y101    TimerOn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y101    TimerOn_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y100    clk10HZ/counter_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y100    clk10HZ/counter_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y100    clk10HZ/counter_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y100    clk10HZ/counter_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y101    clk10HZ/counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.182ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.368ns (36.694%)  route 4.085ns (63.306%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.550 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.550    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.289   198.669    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.731    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                193.182    

Slack (MET) :             193.203ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.347ns (36.487%)  route 4.085ns (63.513%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.529 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.529    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.289   198.669    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.731    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                193.203    

Slack (MET) :             193.277ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.273ns (35.748%)  route 4.085ns (64.252%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.455 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.455    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.289   198.669    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.731    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                193.277    

Slack (MET) :             193.293ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 2.257ns (35.586%)  route 4.085ns (64.414%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.439 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.439    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.289   198.669    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.731    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                193.293    

Slack (MET) :             193.296ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.254ns (35.555%)  route 4.085ns (64.445%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.436 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.436    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.289   198.669    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.731    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                193.296    

Slack (MET) :             193.317ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.233ns (35.341%)  route 4.085ns (64.659%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.415 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.415    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.289   198.669    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.731    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                193.317    

Slack (MET) :             193.336ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.371ns (37.638%)  route 3.928ns (62.362%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 198.479 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk10HZ/clk_out1
    SLICE_X44Y97         FDCE                                         r  clk10HZ/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk10HZ/counter_reg[11]/Q
                         net (fo=2, routed)           1.241     0.794    clk10HZ/counter_reg[11]
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.918 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.715    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.839 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.651     2.490    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.614 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          1.238     3.852    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.976 r  clk10HZ/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.976    clk10HZ/counter[0]_i_3__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  clk10HZ/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.377    clk10HZ/counter_reg[0]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  clk10HZ/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.491    clk10HZ/counter_reg[4]_i_1__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  clk10HZ/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.605    clk10HZ/counter_reg[8]_i_1__0_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.719    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     4.834    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.396 r  clk10HZ/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     5.396    clk10HZ/counter_reg[28]_i_1__0_n_6
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.500   198.479    clk10HZ/clk_out1
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.960    
                         clock uncertainty           -0.289   198.670    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)        0.062   198.732    clk10HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.732    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                193.336    

Slack (MET) :             193.357ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.350ns (37.430%)  route 3.928ns (62.571%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 198.479 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk10HZ/clk_out1
    SLICE_X44Y97         FDCE                                         r  clk10HZ/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk10HZ/counter_reg[11]/Q
                         net (fo=2, routed)           1.241     0.794    clk10HZ/counter_reg[11]
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.918 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.715    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.839 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.651     2.490    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.614 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          1.238     3.852    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.976 r  clk10HZ/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.976    clk10HZ/counter[0]_i_3__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  clk10HZ/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.377    clk10HZ/counter_reg[0]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  clk10HZ/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.491    clk10HZ/counter_reg[4]_i_1__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  clk10HZ/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.605    clk10HZ/counter_reg[8]_i_1__0_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.719    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     4.834    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.375 r  clk10HZ/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     5.375    clk10HZ/counter_reg[28]_i_1__0_n_4
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.500   198.479    clk10HZ/clk_out1
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.960    
                         clock uncertainty           -0.289   198.670    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)        0.062   198.732    clk10HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.732    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                193.357    

Slack (MET) :             193.391ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.159ns (34.575%)  route 4.085ns (65.425%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.341 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.341    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.289   198.669    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.731    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                193.391    

Slack (MET) :             193.407ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 2.143ns (34.407%)  route 4.085ns (65.593%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.325 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.325    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.289   198.669    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.731    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                193.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.395ns (52.503%)  route 0.357ns (47.497%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.157 r  clk10HZ/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.157    clk10HZ/counter_reg[20]_i_1__0_n_7
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[20]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.406ns (53.187%)  route 0.357ns (46.813%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.168 r  clk10HZ/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.168    clk10HZ/counter_reg[20]_i_1__0_n_5
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[22]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.341ns (43.287%)  route 0.447ns (56.713%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    clk1HZ/clk_out1
    SLICE_X43Y100        FDCE                                         r  clk1HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clk1HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.066    -0.394    clk1HZ/counter_reg[14]
    SLICE_X42Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.349 r  clk1HZ/clk_out_i_3/O
                         net (fo=1, routed)           0.140    -0.209    clk1HZ/clk_out_i_3_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.164 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          0.241     0.077    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.045     0.122 r  clk1HZ/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.122    clk1HZ/counter[4]_i_4_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.187 r  clk1HZ/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.187    clk1HZ/counter_reg[4]_i_1_n_6
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.839    -0.834    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X43Y98         FDCE (Hold_fdce_C_D)         0.105    -0.220    clk1HZ/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 set_min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.873%)  route 0.348ns (60.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.561    -0.603    CLK5MHZ
    SLICE_X43Y107        FDCE                                         r  set_min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  set_min_reg[2]/Q
                         net (fo=17, routed)          0.186    -0.276    segMGMT/set_min_reg[5][2]
    SLICE_X39Y107        LUT5 (Prop_lut5_I1_O)        0.045    -0.231 f  segMGMT/seg[2]_i_4/O
                         net (fo=3, routed)           0.162    -0.069    segMGMT/seg[2]_i_4_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.024 r  segMGMT/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    segMGMT/seg[2]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  segMGMT/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834    -0.839    segMGMT/clk_out1
    SLICE_X38Y106        FDRE                                         r  segMGMT/seg_reg[2]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X38Y106        FDRE (Hold_fdre_C_D)         0.121    -0.443    segMGMT/seg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.431ns (54.672%)  route 0.357ns (45.328%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.193 r  clk10HZ/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.193    clk10HZ/counter_reg[20]_i_1__0_n_6
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[21]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.431ns (54.672%)  route 0.357ns (45.328%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.193 r  clk10HZ/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.193    clk10HZ/counter_reg[20]_i_1__0_n_4
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[23]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.434ns (54.844%)  route 0.357ns (45.156%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.142 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.142    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.196 r  clk10HZ/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.196    clk10HZ/counter_reg[24]_i_1__0_n_7
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[24]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 clk1HZ/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TimerOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.352%)  route 0.351ns (62.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    clk1HZ/clk_out1
    SLICE_X38Y101        FDCE                                         r  clk1HZ/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  clk1HZ/clk_out_reg/Q
                         net (fo=28, routed)          0.351    -0.087    clk1HZ/CLK1HZ
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.042 r  clk1HZ/TimerOn_i_1/O
                         net (fo=1, routed)           0.000    -0.042    TimerOn0
    SLICE_X37Y101        FDRE                                         r  TimerOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.836    -0.837    CLK5MHZ
    SLICE_X37Y101        FDRE                                         r  TimerOn_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.091    -0.471    TimerOn_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.445ns (55.463%)  route 0.357ns (44.537%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.142 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.142    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.207 r  clk10HZ/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.207    clk10HZ/counter_reg[24]_i_1__0_n_5
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[26]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.105    -0.226    clk10HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 set_sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.592%)  route 0.368ns (61.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.560    -0.604    CLK5MHZ
    SLICE_X47Y103        FDCE                                         r  set_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  set_sec_reg[2]/Q
                         net (fo=18, routed)          0.239    -0.224    segMGMT/set_sec_reg[5][2]
    SLICE_X39Y103        LUT6 (Prop_lut6_I3_O)        0.045    -0.179 r  segMGMT/seg[4]_i_4/O
                         net (fo=2, routed)           0.128    -0.051    segMGMT/seg[4]_i_4_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.006 r  segMGMT/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    segMGMT/seg[1]_i_1_n_0
    SLICE_X38Y103        FDRE                                         r  segMGMT/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834    -0.839    segMGMT/clk_out1
    SLICE_X38Y103        FDRE                                         r  segMGMT/seg_reg[1]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X38Y103        FDRE (Hold_fdre_C_D)         0.120    -0.444    segMGMT/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.439    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X37Y101    TimerOn_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y99     clk10HZ/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y99     clk10HZ/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y99     clk10HZ/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y95     clk10HZ/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y100    clk10HZ/counter_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y100    clk10HZ/counter_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X44Y100    clk10HZ/counter_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y97     clk10HZ/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y97     clk10HZ/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y99     clk1HZ/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y99     clk1HZ/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y97     clk1HZ/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y97     clk1HZ/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y97     clk1HZ/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y101    TimerOn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y101    TimerOn_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y99     clk10HZ/counter_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y100    clk10HZ/counter_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y100    clk10HZ/counter_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y100    clk10HZ/counter_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y100    clk10HZ/counter_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y101    clk10HZ/counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.153ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.368ns (36.694%)  route 4.085ns (63.306%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.550 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.550    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                193.153    

Slack (MET) :             193.174ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.347ns (36.487%)  route 4.085ns (63.513%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.529 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.529    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                193.174    

Slack (MET) :             193.248ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.273ns (35.748%)  route 4.085ns (64.252%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.455 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.455    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                193.248    

Slack (MET) :             193.264ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 2.257ns (35.586%)  route 4.085ns (64.414%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.439 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.439    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                193.264    

Slack (MET) :             193.267ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.254ns (35.555%)  route 4.085ns (64.445%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.436 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.436    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                193.267    

Slack (MET) :             193.288ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.233ns (35.341%)  route 4.085ns (64.659%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.415 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.415    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                193.288    

Slack (MET) :             193.308ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.371ns (37.638%)  route 3.928ns (62.362%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 198.479 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk10HZ/clk_out1
    SLICE_X44Y97         FDCE                                         r  clk10HZ/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk10HZ/counter_reg[11]/Q
                         net (fo=2, routed)           1.241     0.794    clk10HZ/counter_reg[11]
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.918 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.715    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.839 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.651     2.490    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.614 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          1.238     3.852    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.976 r  clk10HZ/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.976    clk10HZ/counter[0]_i_3__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  clk10HZ/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.377    clk10HZ/counter_reg[0]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  clk10HZ/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.491    clk10HZ/counter_reg[4]_i_1__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  clk10HZ/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.605    clk10HZ/counter_reg[8]_i_1__0_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.719    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     4.834    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.396 r  clk10HZ/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     5.396    clk10HZ/counter_reg[28]_i_1__0_n_6
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.500   198.479    clk10HZ/clk_out1
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.960    
                         clock uncertainty           -0.318   198.642    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)        0.062   198.704    clk10HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.704    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                193.308    

Slack (MET) :             193.329ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.350ns (37.430%)  route 3.928ns (62.571%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 198.479 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk10HZ/clk_out1
    SLICE_X44Y97         FDCE                                         r  clk10HZ/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk10HZ/counter_reg[11]/Q
                         net (fo=2, routed)           1.241     0.794    clk10HZ/counter_reg[11]
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.918 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.715    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.839 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.651     2.490    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.614 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          1.238     3.852    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.976 r  clk10HZ/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.976    clk10HZ/counter[0]_i_3__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  clk10HZ/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.377    clk10HZ/counter_reg[0]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  clk10HZ/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.491    clk10HZ/counter_reg[4]_i_1__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  clk10HZ/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.605    clk10HZ/counter_reg[8]_i_1__0_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.719    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     4.834    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.375 r  clk10HZ/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     5.375    clk10HZ/counter_reg[28]_i_1__0_n_4
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.500   198.479    clk10HZ/clk_out1
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.960    
                         clock uncertainty           -0.318   198.642    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)        0.062   198.704    clk10HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.704    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                193.329    

Slack (MET) :             193.362ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.159ns (34.575%)  route 4.085ns (65.425%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.341 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.341    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                193.362    

Slack (MET) :             193.378ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 2.143ns (34.407%)  route 4.085ns (65.593%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.325 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.325    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                193.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.395ns (52.503%)  route 0.357ns (47.497%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.157 r  clk10HZ/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.157    clk10HZ/counter_reg[20]_i_1__0_n_7
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[20]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.406ns (53.187%)  route 0.357ns (46.813%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.168 r  clk10HZ/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.168    clk10HZ/counter_reg[20]_i_1__0_n_5
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[22]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.341ns (43.287%)  route 0.447ns (56.713%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    clk1HZ/clk_out1
    SLICE_X43Y100        FDCE                                         r  clk1HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clk1HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.066    -0.394    clk1HZ/counter_reg[14]
    SLICE_X42Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.349 r  clk1HZ/clk_out_i_3/O
                         net (fo=1, routed)           0.140    -0.209    clk1HZ/clk_out_i_3_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.164 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          0.241     0.077    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.045     0.122 r  clk1HZ/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.122    clk1HZ/counter[4]_i_4_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.187 r  clk1HZ/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.187    clk1HZ/counter_reg[4]_i_1_n_6
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.839    -0.834    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.318    -0.008    
    SLICE_X43Y98         FDCE (Hold_fdce_C_D)         0.105     0.097    clk1HZ/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 set_min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.873%)  route 0.348ns (60.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.561    -0.603    CLK5MHZ
    SLICE_X43Y107        FDCE                                         r  set_min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  set_min_reg[2]/Q
                         net (fo=17, routed)          0.186    -0.276    segMGMT/set_min_reg[5][2]
    SLICE_X39Y107        LUT5 (Prop_lut5_I1_O)        0.045    -0.231 f  segMGMT/seg[2]_i_4/O
                         net (fo=3, routed)           0.162    -0.069    segMGMT/seg[2]_i_4_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.024 r  segMGMT/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    segMGMT/seg[2]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  segMGMT/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834    -0.839    segMGMT/clk_out1
    SLICE_X38Y106        FDRE                                         r  segMGMT/seg_reg[2]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.318    -0.246    
    SLICE_X38Y106        FDRE (Hold_fdre_C_D)         0.121    -0.125    segMGMT/seg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.431ns (54.672%)  route 0.357ns (45.328%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.193 r  clk10HZ/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.193    clk10HZ/counter_reg[20]_i_1__0_n_6
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[21]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.431ns (54.672%)  route 0.357ns (45.328%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.193 r  clk10HZ/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.193    clk10HZ/counter_reg[20]_i_1__0_n_4
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[23]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.434ns (54.844%)  route 0.357ns (45.156%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.142 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.142    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.196 r  clk10HZ/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.196    clk10HZ/counter_reg[24]_i_1__0_n_7
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[24]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk1HZ/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TimerOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.352%)  route 0.351ns (62.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    clk1HZ/clk_out1
    SLICE_X38Y101        FDCE                                         r  clk1HZ/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  clk1HZ/clk_out_reg/Q
                         net (fo=28, routed)          0.351    -0.087    clk1HZ/CLK1HZ
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.042 r  clk1HZ/TimerOn_i_1/O
                         net (fo=1, routed)           0.000    -0.042    TimerOn0
    SLICE_X37Y101        FDRE                                         r  TimerOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.836    -0.837    CLK5MHZ
    SLICE_X37Y101        FDRE                                         r  TimerOn_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.318    -0.244    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.091    -0.153    TimerOn_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.445ns (55.463%)  route 0.357ns (44.537%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.142 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.142    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.207 r  clk10HZ/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.207    clk10HZ/counter_reg[24]_i_1__0_n_5
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[26]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 set_sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.592%)  route 0.368ns (61.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.560    -0.604    CLK5MHZ
    SLICE_X47Y103        FDCE                                         r  set_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  set_sec_reg[2]/Q
                         net (fo=18, routed)          0.239    -0.224    segMGMT/set_sec_reg[5][2]
    SLICE_X39Y103        LUT6 (Prop_lut6_I3_O)        0.045    -0.179 r  segMGMT/seg[4]_i_4/O
                         net (fo=2, routed)           0.128    -0.051    segMGMT/seg[4]_i_4_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.006 r  segMGMT/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    segMGMT/seg[1]_i_1_n_0
    SLICE_X38Y103        FDRE                                         r  segMGMT/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834    -0.839    segMGMT/clk_out1
    SLICE_X38Y103        FDRE                                         r  segMGMT/seg_reg[1]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.318    -0.246    
    SLICE_X38Y103        FDRE (Hold_fdre_C_D)         0.120    -0.126    segMGMT/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.153ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.368ns (36.694%)  route 4.085ns (63.306%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.550 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.550    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                193.153    

Slack (MET) :             193.174ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.347ns (36.487%)  route 4.085ns (63.513%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.529 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.529    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                193.174    

Slack (MET) :             193.248ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.273ns (35.748%)  route 4.085ns (64.252%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.455 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.455    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                193.248    

Slack (MET) :             193.264ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 2.257ns (35.586%)  route 4.085ns (64.414%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.216    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.439 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.439    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y104        FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                193.264    

Slack (MET) :             193.267ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.254ns (35.555%)  route 4.085ns (64.445%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.436 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.436    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                193.267    

Slack (MET) :             193.288ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.233ns (35.341%)  route 4.085ns (64.659%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.415 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.415    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                193.288    

Slack (MET) :             193.308ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.371ns (37.638%)  route 3.928ns (62.362%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 198.479 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk10HZ/clk_out1
    SLICE_X44Y97         FDCE                                         r  clk10HZ/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk10HZ/counter_reg[11]/Q
                         net (fo=2, routed)           1.241     0.794    clk10HZ/counter_reg[11]
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.918 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.715    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.839 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.651     2.490    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.614 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          1.238     3.852    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.976 r  clk10HZ/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.976    clk10HZ/counter[0]_i_3__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  clk10HZ/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.377    clk10HZ/counter_reg[0]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  clk10HZ/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.491    clk10HZ/counter_reg[4]_i_1__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  clk10HZ/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.605    clk10HZ/counter_reg[8]_i_1__0_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.719    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     4.834    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.396 r  clk10HZ/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     5.396    clk10HZ/counter_reg[28]_i_1__0_n_6
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.500   198.479    clk10HZ/clk_out1
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.960    
                         clock uncertainty           -0.318   198.642    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)        0.062   198.704    clk10HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.704    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                193.308    

Slack (MET) :             193.329ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.350ns (37.430%)  route 3.928ns (62.571%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 198.479 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk10HZ/clk_out1
    SLICE_X44Y97         FDCE                                         r  clk10HZ/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk10HZ/counter_reg[11]/Q
                         net (fo=2, routed)           1.241     0.794    clk10HZ/counter_reg[11]
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.918 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.715    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.839 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.651     2.490    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.614 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          1.238     3.852    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.124     3.976 r  clk10HZ/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.976    clk10HZ/counter[0]_i_3__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  clk10HZ/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.377    clk10HZ/counter_reg[0]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  clk10HZ/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.491    clk10HZ/counter_reg[4]_i_1__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  clk10HZ/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.605    clk10HZ/counter_reg[8]_i_1__0_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.719    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     4.834    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.375 r  clk10HZ/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     5.375    clk10HZ/counter_reg[28]_i_1__0_n_4
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.500   198.479    clk10HZ/clk_out1
    SLICE_X44Y102        FDCE                                         r  clk10HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.960    
                         clock uncertainty           -0.318   198.642    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)        0.062   198.704    clk10HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.704    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                193.329    

Slack (MET) :             193.362ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.159ns (34.575%)  route 4.085ns (65.425%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.341 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.341    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                193.362    

Slack (MET) :             193.378ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 2.143ns (34.407%)  route 4.085ns (65.593%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 198.478 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.904    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.431     0.983    clk1HZ/counter_reg[5]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.107 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.664     1.771    clk1HZ/clk_out_i_8_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.725     2.620    clk1HZ/clk_out_i_5_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.744 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.265     4.009    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  clk1HZ/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     4.133    clk1HZ/counter[0]_i_5_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.531 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.531    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.645    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.759 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.760    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.874    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.988    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.102    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.325 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.325    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.499   198.478    clk1HZ/clk_out1
    SLICE_X43Y103        FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.480   198.959    
                         clock uncertainty           -0.318   198.641    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.062   198.703    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.703    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                193.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.395ns (52.503%)  route 0.357ns (47.497%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.157 r  clk10HZ/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.157    clk10HZ/counter_reg[20]_i_1__0_n_7
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[20]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.406ns (53.187%)  route 0.357ns (46.813%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.168 r  clk10HZ/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.168    clk10HZ/counter_reg[20]_i_1__0_n_5
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[22]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.341ns (43.287%)  route 0.447ns (56.713%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    clk1HZ/clk_out1
    SLICE_X43Y100        FDCE                                         r  clk1HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clk1HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.066    -0.394    clk1HZ/counter_reg[14]
    SLICE_X42Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.349 r  clk1HZ/clk_out_i_3/O
                         net (fo=1, routed)           0.140    -0.209    clk1HZ/clk_out_i_3_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.164 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          0.241     0.077    clk1HZ/clk_out_i_2_n_0
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.045     0.122 r  clk1HZ/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.122    clk1HZ/counter[4]_i_4_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.187 r  clk1HZ/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.187    clk1HZ/counter_reg[4]_i_1_n_6
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.839    -0.834    clk1HZ/clk_out1
    SLICE_X43Y98         FDCE                                         r  clk1HZ/counter_reg[5]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.318    -0.008    
    SLICE_X43Y98         FDCE (Hold_fdce_C_D)         0.105     0.097    clk1HZ/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 set_min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.873%)  route 0.348ns (60.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.561    -0.603    CLK5MHZ
    SLICE_X43Y107        FDCE                                         r  set_min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  set_min_reg[2]/Q
                         net (fo=17, routed)          0.186    -0.276    segMGMT/set_min_reg[5][2]
    SLICE_X39Y107        LUT5 (Prop_lut5_I1_O)        0.045    -0.231 f  segMGMT/seg[2]_i_4/O
                         net (fo=3, routed)           0.162    -0.069    segMGMT/seg[2]_i_4_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.024 r  segMGMT/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    segMGMT/seg[2]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  segMGMT/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834    -0.839    segMGMT/clk_out1
    SLICE_X38Y106        FDRE                                         r  segMGMT/seg_reg[2]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.318    -0.246    
    SLICE_X38Y106        FDRE (Hold_fdre_C_D)         0.121    -0.125    segMGMT/seg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.431ns (54.672%)  route 0.357ns (45.328%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.193 r  clk10HZ/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.193    clk10HZ/counter_reg[20]_i_1__0_n_6
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[21]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.431ns (54.672%)  route 0.357ns (45.328%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.193 r  clk10HZ/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.193    clk10HZ/counter_reg[20]_i_1__0_n_4
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y100        FDCE                                         r  clk10HZ/counter_reg[23]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.434ns (54.844%)  route 0.357ns (45.156%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.142 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.142    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.196 r  clk10HZ/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.196    clk10HZ/counter_reg[24]_i_1__0_n_7
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[24]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk1HZ/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TimerOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.352%)  route 0.351ns (62.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    clk1HZ/clk_out1
    SLICE_X38Y101        FDCE                                         r  clk1HZ/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  clk1HZ/clk_out_reg/Q
                         net (fo=28, routed)          0.351    -0.087    clk1HZ/CLK1HZ
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.042 r  clk1HZ/TimerOn_i_1/O
                         net (fo=1, routed)           0.000    -0.042    TimerOn0
    SLICE_X37Y101        FDRE                                         r  TimerOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.836    -0.837    CLK5MHZ
    SLICE_X37Y101        FDRE                                         r  TimerOn_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.318    -0.244    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.091    -0.153    TimerOn_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.445ns (55.463%)  route 0.357ns (44.537%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk10HZ/clk_out1
    SLICE_X44Y99         FDCE                                         r  clk10HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk10HZ/counter_reg[17]/Q
                         net (fo=2, routed)           0.357    -0.098    clk10HZ/counter_reg[17]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  clk10HZ/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.053    clk10HZ/counter[16]_i_4__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.102 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.103    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.142 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.142    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.207 r  clk10HZ/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.207    clk10HZ/counter_reg[24]_i_1__0_n_5
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    clk10HZ/clk_out1
    SLICE_X44Y101        FDCE                                         r  clk10HZ/counter_reg[26]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.318    -0.014    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.105     0.091    clk10HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 set_sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.592%)  route 0.368ns (61.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.560    -0.604    CLK5MHZ
    SLICE_X47Y103        FDCE                                         r  set_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  set_sec_reg[2]/Q
                         net (fo=18, routed)          0.239    -0.224    segMGMT/set_sec_reg[5][2]
    SLICE_X39Y103        LUT6 (Prop_lut6_I3_O)        0.045    -0.179 r  segMGMT/seg[4]_i_4/O
                         net (fo=2, routed)           0.128    -0.051    segMGMT/seg[4]_i_4_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.006 r  segMGMT/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    segMGMT/seg[1]_i_1_n_0
    SLICE_X38Y103        FDRE                                         r  segMGMT/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834    -0.839    segMGMT/clk_out1
    SLICE_X38Y103        FDRE                                         r  segMGMT/seg_reg[1]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.318    -0.246    
    SLICE_X38Y103        FDRE (Hold_fdre_C_D)         0.120    -0.126    segMGMT/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.121    





