<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano100BN Series BSP: SC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano100BN Series BSP
   &#160;<span id="projectnumber">V3.03.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100BN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SC_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0a7f5c1a680c1cb11050725a055f557e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afec014ee84168de58491161eff42e1f7"><td class="memItemLeft" >&#160;&#160;&#160;__I uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_c___t.html#a071fcc6d567d3ac4e54345160abf87a9">RBR</a></td></tr>
<tr class="separator:afec014ee84168de58491161eff42e1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b903bc70752bcd60f69537e38cb4be"><td class="memItemLeft" >&#160;&#160;&#160;__O uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_c___t.html#adfe33df8456b56de687076679cd493f3">THR</a></td></tr>
<tr class="separator:a85b903bc70752bcd60f69537e38cb4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7f5c1a680c1cb11050725a055f557e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0a7f5c1a680c1cb11050725a055f557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657b6619f178ac1a923485d599c1b0f7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#a657b6619f178ac1a923485d599c1b0f7">CTL</a></td></tr>
<tr class="separator:a657b6619f178ac1a923485d599c1b0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec54b613f4251f58197d4129fd42564"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#a5ec54b613f4251f58197d4129fd42564">ALTCTL</a></td></tr>
<tr class="separator:a5ec54b613f4251f58197d4129fd42564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a0768b1f83a855a84af99cfe1939fd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#a34a0768b1f83a855a84af99cfe1939fd">EGTR</a></td></tr>
<tr class="separator:a34a0768b1f83a855a84af99cfe1939fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90acfb650851f2b72a3dca73041b5df4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#a90acfb650851f2b72a3dca73041b5df4">RFTMR</a></td></tr>
<tr class="separator:a90acfb650851f2b72a3dca73041b5df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c091e2ae29b2e35d20f989adc427a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#a45c091e2ae29b2e35d20f989adc427a2">ETUCR</a></td></tr>
<tr class="separator:a45c091e2ae29b2e35d20f989adc427a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae664041daf8c26402757b67aaa5677e2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#ae664041daf8c26402757b67aaa5677e2">IER</a></td></tr>
<tr class="separator:ae664041daf8c26402757b67aaa5677e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a6b2fb485cffbfa199e53e7c9565044"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#a3a6b2fb485cffbfa199e53e7c9565044">ISR</a></td></tr>
<tr class="separator:a3a6b2fb485cffbfa199e53e7c9565044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa543328de43e1099a7641d0e4c8899f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#aaa543328de43e1099a7641d0e4c8899f">TRSR</a></td></tr>
<tr class="separator:aaa543328de43e1099a7641d0e4c8899f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa725963be021c377b5ce3450109ee26"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#afa725963be021c377b5ce3450109ee26">PINCSR</a></td></tr>
<tr class="separator:afa725963be021c377b5ce3450109ee26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01050a1b1d9d4f5d872fef305a44d5dc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#a01050a1b1d9d4f5d872fef305a44d5dc">TMR0</a></td></tr>
<tr class="separator:a01050a1b1d9d4f5d872fef305a44d5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc7a095b9af5e3c4cc20484b19d5a76"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#a8dc7a095b9af5e3c4cc20484b19d5a76">TMR1</a></td></tr>
<tr class="separator:a8dc7a095b9af5e3c4cc20484b19d5a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d2aa7e313712f078bc99feeb8249fc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#ac5d2aa7e313712f078bc99feeb8249fc">TMR2</a></td></tr>
<tr class="separator:ac5d2aa7e313712f078bc99feeb8249fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c7fa9d62529991f3e3b737945db3a4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#a35c7fa9d62529991f3e3b737945db3a4">UACTL</a></td></tr>
<tr class="separator:a35c7fa9d62529991f3e3b737945db3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2860d8f09411d649fea976b3f052b96"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#ad2860d8f09411d649fea976b3f052b96">TDRA</a></td></tr>
<tr class="separator:ad2860d8f09411d649fea976b3f052b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ed821af51ad76506fe3f42769fd187"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c___t.html#ad3ed821af51ad76506fe3f42769fd187">TDRB</a></td></tr>
<tr class="separator:ad3ed821af51ad76506fe3f42769fd187"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup SC Smart Card Host Interface Controller(SC)
Memory Mapped Structure for SC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08274">8274</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a0a7f5c1a680c1cb11050725a055f557e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7f5c1a680c1cb11050725a055f557e">&#9670;&nbsp;</a></span>@1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ec54b613f4251f58197d4129fd42564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec54b613f4251f58197d4129fd42564">&#9670;&nbsp;</a></span>ALTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::ALTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>ALTCTL </h1>
<h2>Offset: 0x08 SC Alternate Control Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">TX_RST  </td><td class="markdownTableBodyLeft">TX Software Reset   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When TX_RST is set, all the bytes in the transmit buffer and TX internal state machine will be cleared.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the TX internal state machine and pointers.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be auto cleared and needs at least 3 SC engine clock cycles.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">RX_RST  </td><td class="markdownTableBodyLeft">RX Software Reset   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RX_RST is set, all the bytes in the receiver buffer and RX internal state machine will be cleared.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the RX internal state machine and pointers.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be auto cleared and needs at least 3 SC engine clock cycles.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">DACT_EN  </td><td class="markdownTableBodyLeft">Deactivation Sequence Generator Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables SC controller to initiate the card by deactivation sequence   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Deactivation sequence generator Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When the deactivation sequence completed, this bit will be cleared automatically and the SC_ISR [INIT_IS] will be set to "1".   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field will be cleared by TX_RST and RX_RST.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this bit, TX_RST, and RX_RST at the same time.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If SC_CTL [SC_CEN] is not enabled, this filed can not be programmed.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">ACT_EN  </td><td class="markdownTableBodyLeft">Activation Sequence Generator Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables SC controller to initiate the card by activation sequence   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Activation sequence generator Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When the activation sequence completed, this bit will be cleared automatically and the SC_IS [INIT_IS] will be set to "1".   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field will be cleared by TX_RST and RX_RST, so don't fill this bit, TX_RST, and RX_RST at the same time.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If SC_CTL [SC_CEN] is not enabled, this filed can not be programmed.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">WARST_EN  </td><td class="markdownTableBodyLeft">Warm Reset Sequence Generator Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables SC controller to initiate the card by warm reset sequence   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Warm reset sequence generator Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When the warm reset sequence completed, this bit will be cleared automatically and the SC_ISR [INIT_IS] will be set to "1".   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field will be cleared by TX_RST and RX_RST, so don't fill this bit, TX_RST, and RX_RST at the same time.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If SC_CTL [SC_CEN] is not enabled, this filed can not be programmed.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">TMR0_SEN  </td><td class="markdownTableBodyLeft">Internal Timer0 Start Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables Timer0 to start counting.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can fill "0" to stop it and set "1" to reload and count.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops counting.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Starts counting.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This field is used for internal 24 bit timer when SC_CTL [TMR_SEL] = 01.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If the operation mode is not in auto-reload mode (SC_TMR0 [26] = "0"), this bit will be auto-cleared by hardware.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: This field will be cleared by TX_RST and RX_RST.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this bit, TX_RST and RX_RST at the same time.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note4: If SC_CTL [SC_CEN] is not enabled, this filed can not be programmed.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">TMR1_SEN  </td><td class="markdownTableBodyLeft">Internal Timer1 Start Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables Timer "1" to start counting.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can fill 0 to stop it and set "1" to reload and count.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops counting.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Starts counting.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This field is used for internal 8-bit timer when SC_CTL [TMR_SEL] = 01 or 10.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Don't filled TMR1_SEN when SC_CTL [TMR_SEL] = 00 or 11.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If the operation mode is not in auto-reload mode (SC_TMR1 [26] = "0"), this bit will be auto-cleared by hardware.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: This field will be cleared by TX_RST and RX_RST, so don't fill this bit, TX_RST, and RX_RST at the same time.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note4: If SC_CTL [SC_CEN] is not enabled, this filed can not be programmed.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">TMR2_SEN  </td><td class="markdownTableBodyLeft">Internal Timer2 Start Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables Timer2 to start counting.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can fill "0" to stop it and set "1" to reload and count.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops counting.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Starts counting.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This field is used for internal 8-bit timer when SC_CTL [TMR_SEL] == 11.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Don't filled TMR2_SEN when SC_CTL [TMR_SEL] == 00 or 01 or 10.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If the operation mode is not in auto-reload mode (SC_TMR2 [26] = "0"), this bit will be auto-cleared by hardware.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: This field will be cleared by TX_RST and RX_RST.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this bit, TX_RST, and RX_RST at the same time.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note4: If SC_CTL [SC_CEN] is not enabled, this filed can not be programmed.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9:8]  </td><td class="markdownTableBodyCenter">INIT_SEL  </td><td class="markdownTableBodyLeft">Initial Timing Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the timing of hardware initial state (activation or warm-reset or deactivation).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]  </td><td class="markdownTableBodyCenter">RX_BGT_EN  </td><td class="markdownTableBodyLeft">Receiver Block Guard Time Function Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver block guard time function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver block guard time function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]  </td><td class="markdownTableBodyCenter">TMR0_ATV  </td><td class="markdownTableBodyLeft">Internal Timer0 Active State (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer counter status of timer0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 is not active.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 is active.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]  </td><td class="markdownTableBodyCenter">TMR1_ATV  </td><td class="markdownTableBodyLeft">Internal Timer1 Active State (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer counter status of timer1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 is not active.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 is active.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">TMR2_ATV  </td><td class="markdownTableBodyLeft">Internal Timer2 Active State (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer counter status of timer2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer2 is not active.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer2 is active.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08479">8479</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a657b6619f178ac1a923485d599c1b0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657b6619f178ac1a923485d599c1b0f7">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CTL </h1>
<h2>Offset: 0x04 SC Control Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">SC_CEN  </td><td class="markdownTableBodyLeft">SC Engine Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to "1" to enable SC operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is cleared, SC will force all transition to IDLE state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">DIS_RX  </td><td class="markdownTableBodyLeft">RX Transition Disable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">DIS_TX  </td><td class="markdownTableBodyLeft">TX Transition Disable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transceiver Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transceiver Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">AUTO_CON_EN  </td><td class="markdownTableBodyLeft">Auto Convention Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-convention Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-convention Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When hardware receives TS in answer to reset state and the TS is direct convention, CON_SEL will be set to 00 automatically, otherwise if the TS is inverse convention, CON_SEL will be set to 11.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software enables auto convention function, the setting step must be done before Answer to Reset state and the first data must be 0x3B or 0x3F.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After hardware received first data and stored it at buffer, hardware will decided the convention and change the SC_CTL[CON_SEL] register automatically.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the first data is not 0x3B or 0x3F, hardware will generate an interrupt INT_ACON_ERR(if SC_IER [ACON_ERR_IE = "1"] to CPU.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]  </td><td class="markdownTableBodyCenter">CON_SEL  </td><td class="markdownTableBodyLeft">Convention Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Direct convention.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Reserved.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Inverse convention.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If AUTO_CON_EN is enabled, this field must be ignored.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:6]  </td><td class="markdownTableBodyCenter">RX_FTRI_LEV  </td><td class="markdownTableBodyLeft">RX Buffer Trigger Level   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the number of bytes in the receiving buffer equals the RX_FTRI_LEV, the RDA_IF will be set (if IER [RDA_IEN] is enabled, an interrupt will be generated).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = INTR_RDA Trigger Level 1 byte.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = INTR_RDA Trigger Level 2 bytes.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = INTR_RDA Trigger Level 3 bytes.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12:8]  </td><td class="markdownTableBodyCenter">BGT  </td><td class="markdownTableBodyLeft">Block Guard Time (BGT)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the counter for block guard time.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">According to ISO7816-3, in T=0 mode, software must fill 15 (real block guard time = 16) to this field and in T=1 mode software must fill 21 (real block guard time = 22) to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In TX mode, hardware will auto hold off first character until BGT has elapsed regardless of the TX data.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In RX mode, software can enable SC_ALTCTL [RX_BGT_EN] to detect the first coming character timing.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the incoming data timing less than BGT, an interrupt will be generated.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The real block guard time is BGT + 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:13]  </td><td class="markdownTableBodyCenter">TMR_SEL  </td><td class="markdownTableBodyLeft">Timer Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Disable all internal timer function.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Enable internal 24 bit timer.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can configure it by setting SC_TMR0 [23:0].   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SC_TMR1 and SC_TMR2 will be ignored in this mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Enable internal 24 bit timer and 8 bit internal timer.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can configure the 24 bit timer by setting SC_TMR0 [23:0] and configure the 8 bit timer by setting SC_TMR1 [7:0].   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SC_TMR2 will be ignored in this mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Enable internal 24 bit timer and two 8 bit timers.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can configure them by setting SC_TMR0 [23:0], SC_TMR1 [7:0] and SC_TMR2 [7:0].   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">SLEN  </td><td class="markdownTableBodyLeft">Stop Bit Length   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the length of stop bit.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The stop bit length is 2 ETU.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The stop bit length is 1 ETU.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The default stop bit length is 2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]  </td><td class="markdownTableBodyCenter">RX_ERETRY  </td><td class="markdownTableBodyLeft">RX Error Retry Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the maximum number of receiver retries that are allowed when parity error has occurred.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The real maximum retry number is RX_ERETRY + 1, so 8 is the maximum retry number.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field can not be changed when RX_ERETRY_EN enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The change flow is to disable RX_ETRTRY_EN first and then fill new retry value.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]  </td><td class="markdownTableBodyCenter">RX_ERETRY_EN  </td><td class="markdownTableBodyLeft">RX Error Retry Enable Register   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables receiver retry function when parity error has occurred.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX error retry function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX error retry function Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: User must fill RX_ERETRY value before enabling this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22:20]  </td><td class="markdownTableBodyCenter">TX_ERETRY  </td><td class="markdownTableBodyLeft">TX Error Retry Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the maximum number of transmitter retries that are allowed when parity error has occurred.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The real retry number is TX_ERETRY + 1, so 8 is the maximum retry number.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field can not be changed when TX_ERETRY_EN enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The change flow is to disable TX_ETRTRY_EN first and then fill new retry value.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]  </td><td class="markdownTableBodyCenter">TX_ERETRY_EN  </td><td class="markdownTableBodyLeft">TX Error Retry Enable Register   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables transmitter retry function when parity error has occurred.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX error retry function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX error retry function Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: User must fill TX_ERETRY value before enabling this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:24]  </td><td class="markdownTableBodyCenter">CD_DEB_SEL  </td><td class="markdownTableBodyLeft">Card Detect De-Bounce Select Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the card detect de-bounce selection.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the card detect de-bounce selection.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = De-bounce sample card insert once per 384 (128 * 3) engine clocks and de-bounce sample card removal once per 128 engine clocks.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = De-bounce sample card insert once per 192 (64 * 3) engine clocks and de-bounce sample card removal once per 64 engine clocks.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = De-bounce sample card insert once per 96 (32 * 3) engine clocks and de-bounce sample card removal once per 32 engine clocks.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = De-bounce sample card insert once per 48 (16 * 3) engine clocks and de-bounce sample card removal once per 16 engine clocks.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08389">8389</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a34a0768b1f83a855a84af99cfe1939fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a0768b1f83a855a84af99cfe1939fd">&#9670;&nbsp;</a></span>EGTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::EGTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>EGTR </h1>
<h2>Offset: 0x0C SC Extend Guard Time Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">EGT  </td><td class="markdownTableBodyLeft">Extended Guard Time   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the extended guard timer value.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The counter is ETU based and the real extended guard time is EGT.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08492">8492</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a45c091e2ae29b2e35d20f989adc427a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c091e2ae29b2e35d20f989adc427a2">&#9670;&nbsp;</a></span>ETUCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::ETUCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>ETUCR </h1>
<h2>Offset: 0x14 SC ETU Control Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]  </td><td class="markdownTableBodyCenter">ETU_RDIV  </td><td class="markdownTableBodyLeft">ETU Rate Divider   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The field indicates the clock rate divider.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The real ETU is ETU_RDIV + 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Software can configure this field, but this field must be greater than 0x04.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Software can configure this field, but if the error rate is equal to 2%, this field must be greater than 0x040.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">COMPEN_EN  </td><td class="markdownTableBodyLeft">Compensation Mode Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables clock compensation function.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When this bit enabled, hardware will alternate between n clock cycles and (n-1) clock cycles, where n is the value to be written into the ETU_RDIV register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compensation function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compensation function Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08527">8527</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="ae664041daf8c26402757b67aaa5677e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae664041daf8c26402757b67aaa5677e2">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>IER </h1>
<h2>Offset: 0x18 SC Interrupt Enable Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">RDA_IE  </td><td class="markdownTableBodyLeft">Receive Data Reach Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for received data reaching trigger level (SC_CTL [RX_FTRI_LEV]) interrupt enable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_RDR Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_RDR Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">TBE_IE  </td><td class="markdownTableBodyLeft">Transmit Buffer Empty Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transmit buffer empty interrupt enable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_THRE Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_THRE Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">TERR_IE  </td><td class="markdownTableBodyLeft">Transfer Error Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transfer error interrupt enable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The transfer error states is at SC_TRSR register which includes receiver break error (RX_EBR_F), frame error (RX_EFR_F), parity error (RX_EPA_F), receiver buffer overflow error (RX_OVER_F), transmit buffer overflow error (TX_OVER_F), receiver retry over limit error (RX_OVER_ERETRY) and transmitter retry over limit error (TX_OVER_ERETRY).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_TERR Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_TERR Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">TMR0_IE  </td><td class="markdownTableBodyLeft">Timer0 Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR0 interrupt enable.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_TMR0 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_TMR0 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">TMR1_IE  </td><td class="markdownTableBodyLeft">Timer1 Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR1 interrupt enable.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_TMR1 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_TMR1 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">TMR2_IE  </td><td class="markdownTableBodyLeft">Timer2 Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR2 interrupt enable.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_TMR2 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_TMR2 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">BGT_IE  </td><td class="markdownTableBodyLeft">Block Guard Time Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for block guard time interrupt enable.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_BGT Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_BGT Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">CD_IE  </td><td class="markdownTableBodyLeft">Card Detect Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for card detect interrupt enable.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The card detect status register is SC_PINCSR [CD_CH] and SC_PINCSR[CD_CL].   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_CD Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_CD Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">INIT_IE  </td><td class="markdownTableBodyLeft">Initial End Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for activation (SC_ALTCTL [ACT_EN]), deactivation (SC_ALTCTL [DACT_EN]) and warm reset (SC_ALTCTL [WARST_EN]) sequence interrupt enable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_INIT Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_INIT Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]  </td><td class="markdownTableBodyCenter">RTMR_IE  </td><td class="markdownTableBodyLeft">Receiver Buffer Time-Out Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for receiver buffer time-out interrupt enable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_RTMR Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_RTMR Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]  </td><td class="markdownTableBodyCenter">ACON_ERR_IE  </td><td class="markdownTableBodyLeft">Auto Convention Error Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for auto convention error interrupt enable.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = INT_ACON_ERR Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = INT_ACON_ERR Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08583">8583</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a3a6b2fb485cffbfa199e53e7c9565044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a6b2fb485cffbfa199e53e7c9565044">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>ISR </h1>
<h2>Offset: 0x1C SC Interrupt Status Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">RDA_IS  </td><td class="markdownTableBodyLeft">Receive Data Reach Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for received data reaching trigger level (SC_CTL [RX_FTRI_LEV]) interrupt status flag.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of received data reaching SC_CTL [RX_FTRI_LEV].   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software reads data from SC_RBR and receiver pointer is less than SC_CTL [RX_FTRI_LEV], this bit will be cleared automatically.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">TBE_IS  </td><td class="markdownTableBodyLeft">Transmit Buffer Empty Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transmit buffer empty interrupt status flag.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is different with SC_TRSR [TX_EMPTY_F] flag and SC_TRSR [TX_ATV] flag; The TX_EMPTY_F will be set when the last byte data be read to shift register and TX_ATV flag indicates the transmitter is in active or not (the last data has been transmitted or not), but the TBE_IS may be set when the last byte data be read to shift register or the last data has been transmitted.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When this bit assert, software can write 1~4 byte data to SC_THR register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If software wants to clear this bit, software must write data to SC_THR register and then this bit will be cleared automatically.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">TERR_IS  </td><td class="markdownTableBodyLeft">Transfer Error Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transfer error interrupt status flag.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The transfer error states is at SC_TRSR register which includes receiver break error (RX_EBR_F), frame error (RX_EFR_F), parity error (RX_EPA_F) and receiver buffer overflow error (RX_OVER_F), transmit buffer overflow error (TX_OVER_F), receiver retry over limit error (RX_OVER_ERETRY) and transmitter retry over limit error (TX_OVER_ERETRY).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of SC_TRSR [RX_EBR_F], SC_TRSR [RX_EFR_F], SC_TRSR [RX_EPA_F], SC_TRSR [RX_OVER_F], SC_TRSR [TX_OVER_F], SC_TRSR [RX_OVER_ERETRY] or SC_TRSR [TX_OVER_ERETRY].   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So if software wants to clear this bit, software must write "1" to each field.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">TMR0_IS  </td><td class="markdownTableBodyLeft">Timer0 Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR0 interrupt status flag.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">TMR1_IS  </td><td class="markdownTableBodyLeft">Timer1 Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR1 interrupt status flag.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">TMR2_IS  </td><td class="markdownTableBodyLeft">Timer2 Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR2 interrupt status flag.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">BGT_IS  </td><td class="markdownTableBodyLeft">Block Guard Time Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for block guard time interrupt status flag.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">CD_IS  </td><td class="markdownTableBodyLeft">Card Detect Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for card detect interrupt status flag.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The card detect status register is SC_PINCSR [CD_INS_F] and SC_PINCSR [CD_REM_F].   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of SC_PINCSR [CD_INS_F] or SC_PINCSR [CD_REM_F].   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So if software wants to clear this bit, software must write "1" to this field.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">INIT_IS  </td><td class="markdownTableBodyLeft">Initial End Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for activation (SC_ALTCTL [ACT_EN]), deactivation (SC_ALTCTL [DACT_EN]) and warm reset (SC_ALTCTL [WARST_EN]) sequence interrupt status flag.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]  </td><td class="markdownTableBodyCenter">RTMR_IS  </td><td class="markdownTableBodyLeft">Receiver Buffer Time-Out Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for receiver buffer time-out interrupt status flag.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of receiver buffer time-out state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software wants to clear this bit, software must read the receiver buffer remaining data by reading SC_RBR register,.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]  </td><td class="markdownTableBodyCenter">ACON_ERR_IS  </td><td class="markdownTableBodyLeft">Auto Convention Error Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates auto convention sequence error.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the received TS at ATR state is not 0x3B or 0x3F, this bit will be set.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing "1" to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08635">8635</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="afa725963be021c377b5ce3450109ee26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa725963be021c377b5ce3450109ee26">&#9670;&nbsp;</a></span>PINCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::PINCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>PINCSR </h1>
<h2>Offset: 0x24 SC Pin Control State Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">POW_EN  </td><td class="markdownTableBodyLeft">SC_POW_EN Pin Signal   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SC_POW_EN but user can drive SC_POW_EN pin to high or low by setting this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Drive SC_POW_EN pin to low.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Drive SC_POW_EN pin to high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operation at activation, warm reset or deactivation mode, this bit will be changed automatically.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this field When operating in these modes.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">SC_RST  </td><td class="markdownTableBodyLeft">SC_RST Pin Signal   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SC_RST but user can drive SC_RST pin to high or low by setting this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Drive SC_RST pin to low.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Drive SC_RST pin to high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operation at activation, warm reset or deactivation mode, this bit will be changed automatically.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this field When operating in these modes.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">CD_REM_F  </td><td class="markdownTableBodyLeft">Card Detect Removal Status Of SC_CD Pin (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set whenever card has been removal.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Card Removal.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Card detect engine will start after SC_CTL [SC_CEN] set.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">CD_INS_F  </td><td class="markdownTableBodyLeft">Card Detect Insert Status Of SC_CD Pin (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set whenever card has been inserted.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Card insert.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Card detect engine will start after SC_CTL [SC_CEN] set.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">CD_PIN_ST  </td><td class="markdownTableBodyLeft">Card Detect Status Of SC_CD Pin Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status flag of SC_CD   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC_CD pin state at low.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC_CD pin state at high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">CLK_KEEP  </td><td class="markdownTableBodyLeft">SC Clock Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC clock generation Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC clock always keeps free running.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operation at activation, warm reset or deactivation mode, this bit will be changed automatically.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this field when operation in these modes.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">ADAC_CD_EN  </td><td class="markdownTableBodyLeft">Auto Deactivation When Card Removal   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto deactivation Disabled when hardware detected the card is removal.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto deactivation Enabled when hardware detected the card is removal.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When the card is removal, hardware will stop any process and then do deactivation sequence (if this bit be setting).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this process completes.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Hardware will generate an interrupt INT_INIT to CPU.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">SC_OEN_ST  </td><td class="markdownTableBodyLeft">SC Data Pin Output Enable Status (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC data output enable pin status is at low.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC data output enable pin status is at high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]  </td><td class="markdownTableBodyCenter">SC_DATA_O  </td><td class="markdownTableBodyLeft">Output Of SC Data Pin   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SC data output but user can drive this pin to high or low by setting this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Drive SC data output pin to low.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Drive SC data output pin to high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When SC is at activation, warm re set or deactivation mode, this bit will be changed automatically.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this field when SC is in these modes.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]  </td><td class="markdownTableBodyCenter">CD_LEV  </td><td class="markdownTableBodyLeft">Card Detect Level   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = When hardware detects the card detect pin from high to low, it indicates a card is detected.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When hardware detects the card detect pin from low to high, it indicates a card is detected.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software must select card detect level before Smart Card engine enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]  </td><td class="markdownTableBodyCenter">POW_INV  </td><td class="markdownTableBodyLeft">SC_POW Pin Inverse   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used for inverse the SC_POW pin.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">There are four kinds of combination for SC_POW pin setting by POW_INV and   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">POW_EN(SC_PINCSR[0]). POW_INV is bit 1 and POW_EN is bit 0 for SC_POW_Pin as   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">high or low voltage selection.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">POW_INV is 0 and POW_EN is 0, than SC_POW Pin output 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">POW_INV is 0 and POW_EN is 1, than SC_POW Pin output 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">POW_INV is 1 and POW_EN is 0, than SC_POW Pin output 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">POW_INV is 1 and POW_EN is 1, than SC_POW Pin output 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software must select POW_INV before Smart Card is enabled by SC_CEN (SC_CTL[0])   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">SC_DATA_I_ST  </td><td class="markdownTableBodyLeft">SC Data Input Pin Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SC_DATA_I   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SC_DATA_I pin is low.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The SC_DATA_I pin is high.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08786">8786</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a071fcc6d567d3ac4e54345160abf87a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071fcc6d567d3ac4e54345160abf87a9">&#9670;&nbsp;</a></span>RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SC_T::RBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>RBR </h1>
<h2>Offset: 0x00 SC Receive Buffer Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">RBR  </td><td class="markdownTableBodyLeft">Receiving Buffer   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By reading this register, the SC Controller will return an 8-bit data received from RX pin (LSB first).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08290">8290</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a90acfb650851f2b72a3dca73041b5df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90acfb650851f2b72a3dca73041b5df4">&#9670;&nbsp;</a></span>RFTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::RFTMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>RFTMR </h1>
<h2>Offset: 0x10 SC Receive Buffer Time-Out Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]  </td><td class="markdownTableBodyCenter">RFTM  </td><td class="markdownTableBodyLeft">SC Receiver Buffer Time-Out Register (ETU Based)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The time-out counter resets and starts counting whenever the RX buffer received a new data word.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the counter decrease to "1" and no new data is received or CPU does not read data by reading SC_RBR register, a receiver time-out interrupt INT_RTMR will be generated(if SC_IER[RTMR_IE] is high).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The counter is ETU based and the real count value is RFTM + 1   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Fill all "0" to this field to disable this function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08507">8507</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="ad2860d8f09411d649fea976b3f052b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2860d8f09411d649fea976b3f052b96">&#9670;&nbsp;</a></span>TDRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SC_T::TDRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>TDRA </h1>
<h2>Offset: 0x38 SC Timer Current Data Register A. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]  </td><td class="markdownTableBodyCenter">TDR0  </td><td class="markdownTableBodyLeft">Timer0 Current Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current count values of timer0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08870">8870</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="ad3ed821af51ad76506fe3f42769fd187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ed821af51ad76506fe3f42769fd187">&#9670;&nbsp;</a></span>TDRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SC_T::TDRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>TDRB </h1>
<h2>Offset: 0x3C SC Timer Current Data Register B. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">TDR1  </td><td class="markdownTableBodyLeft">Timer1 Current Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current count values of timer1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:8]  </td><td class="markdownTableBodyCenter">TDR2  </td><td class="markdownTableBodyLeft">Timer2 Current Data Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current count values of timer2.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08884">8884</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="adfe33df8456b56de687076679cd493f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe33df8456b56de687076679cd493f3">&#9670;&nbsp;</a></span>THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t SC_T::THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>THR </h1>
<h2>Offset: 0x00 SC Transmit Buffer Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">THR  </td><td class="markdownTableBodyLeft">Transmit Buffer   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By writing to this register, the SC sends out an 8-bit data through the TX pin (LSB first).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08301">8301</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a01050a1b1d9d4f5d872fef305a44d5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01050a1b1d9d4f5d872fef305a44d5dc">&#9670;&nbsp;</a></span>TMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::TMR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>TMR0 </h1>
<h2>Offset: 0x28 SC Internal Timer Control Register 0. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]  </td><td class="markdownTableBodyCenter">CNT  </td><td class="markdownTableBodyLeft">Timer 0 Counter Value Register (ETU Base)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal timer operation values.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]  </td><td class="markdownTableBodyCenter">MODE  </td><td class="markdownTableBodyLeft">Timer 0 Operation Mode Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal 24 bit timer operation selection.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08800">8800</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a8dc7a095b9af5e3c4cc20484b19d5a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc7a095b9af5e3c4cc20484b19d5a76">&#9670;&nbsp;</a></span>TMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::TMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>TMR1 </h1>
<h2>Offset: 0x2C SC Internal Timer Control Register 1. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">CNT  </td><td class="markdownTableBodyLeft">Timer 1 Counter Value Register (ETU Base)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal timer operation values.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]  </td><td class="markdownTableBodyCenter">MODE  </td><td class="markdownTableBodyLeft">Timer 1 Operation Mode Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal 8 bit timer operation selection.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08814">8814</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="ac5d2aa7e313712f078bc99feeb8249fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d2aa7e313712f078bc99feeb8249fc">&#9670;&nbsp;</a></span>TMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::TMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>TMR2 </h1>
<h2>Offset: 0x30 SC Internal Timer Control Register 2. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]  </td><td class="markdownTableBodyCenter">CNT  </td><td class="markdownTableBodyLeft">Timer 2 Counter Value Register (ETU Base)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal timer operation values.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]  </td><td class="markdownTableBodyCenter">MODE  </td><td class="markdownTableBodyLeft">Timer 2 Operation Mode Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal 8 bit timer operation selection.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08828">8828</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="aaa543328de43e1099a7641d0e4c8899f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa543328de43e1099a7641d0e4c8899f">&#9670;&nbsp;</a></span>TRSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::TRSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>TRSR </h1>
<h2>Offset: 0x20 SC Transfer Status Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">RX_OVER_F  </td><td class="markdownTableBodyLeft">RX Overflow Error Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when RX buffer overflow.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the number of received bytes is greater than RX Buffer (SC_RBR) size, 4 bytes of SC, this bit will be set.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: The overwrite data will be ignored.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">RX_EMPTY_F  </td><td class="markdownTableBodyLeft">Receiver Buffer Empty Status Flag(Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates RX buffer empty or not.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the last byte of RX buffer has been read by CPU, hardware sets this bit high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when SC receives any new data.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">RX_FULL_F  </td><td class="markdownTableBodyLeft">Receiver Buffer Full Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates RX buffer full or not.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when RX pointer is equal to 4, otherwise it is cleared by hardware.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">RX_EPA_F  </td><td class="markdownTableBodyLeft">Receiver Parity Error Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic "1" whenever the received character does not have a valid "parity bit".   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CPU sets receiver retries function by setting SC_CTL [RX_ERETRY_EN] register, hardware will not set this flag.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">RX_EFR_F  </td><td class="markdownTableBodyLeft">Receiver Frame Error Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic "1" whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic "0").   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CPI sets receiver retries function by setting SC_CTL [RX_ERETRY_EN] register, hardware will not set this flag.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">RX_EBR_F  </td><td class="markdownTableBodyLeft">Receiver Break Error Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to a logic "1" whenever the received data input (RX) held in the "spacing state" (logic "0") is longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CPU sets receiver retries function by setting SC_CTL [RX_ERETRY_EN] register, hardware will not set this flag.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">TX_OVER_F  </td><td class="markdownTableBodyLeft">TX Overflow Error Interrupt Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TX buffer is full (TX_FULL_F = "1"), an additional write data to SC_THR will cause this bit to logic "1".   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: The additional write data will be ignored.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]  </td><td class="markdownTableBodyCenter">TX_EMPTY_F  </td><td class="markdownTableBodyLeft">Transmit Buffer Empty Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX buffer empty or not.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the last byte of TX buffer has been transferred to Transmitter Shift Register, hardware sets this bit high.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when writing data into SC_THR (TX buffer not empty).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]  </td><td class="markdownTableBodyCenter">TX_FULL_F  </td><td class="markdownTableBodyLeft">Transmit Buffer Full Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX buffer full or not.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when TX pointer is equal to 4, otherwise is cleared by hardware.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18:16]  </td><td class="markdownTableBodyCenter">RX_POINT_F  </td><td class="markdownTableBodyLeft">Receiver Buffer Pointer Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the RX buffer pointer status flag.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When SC receives one byte from external device, RX_POINT_F increases one.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of RX buffer is read by CPU, RX_POINT_F decreases one.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]  </td><td class="markdownTableBodyCenter">RX_REERR  </td><td class="markdownTableBodyLeft">Receiver Retry Error (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when RX has any error and retries transfer.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2 This bit is a flag and can not generate any interrupt to CPU.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If CPU enables receiver retry function by setting SC_CTL [RX_ERETRY_EN] register, the RX_EPA_F flag will be ignored (hardware will not set RX_EPA_F).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]  </td><td class="markdownTableBodyCenter">RX_OVER_ERETRY  </td><td class="markdownTableBodyLeft">Receiver Over Retry Error (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when RX transfer error retry over retry number limit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CPU enables receiver retries function by setting SC_CTL [RX_ERETRY_EN] register, the RX_EPA_F flag will be ignored (hardware will not set RX_EPA_F).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]  </td><td class="markdownTableBodyCenter">RX_ATV  </td><td class="markdownTableBodyLeft">Receiver In Active Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when RX transfer is in active.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared automatically when RX transfer is finished.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[26:24]  </td><td class="markdownTableBodyCenter">TX_POINT_F  </td><td class="markdownTableBodyLeft">Transmit Buffer Pointer Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the TX buffer pointer status flag.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CPU writes data into SC_THR, TX_POINT_F increases one.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of TX Buffer is transferred to transmitter shift register, TX_POINT_F decreases one.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29]  </td><td class="markdownTableBodyCenter">TX_REERR  </td><td class="markdownTableBodyLeft">Transmitter Retry Error (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when transmitter re-transmits.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2 This bit is a flag and can not generate any interrupt to CPU.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30]  </td><td class="markdownTableBodyCenter">TX_OVER_ERETRY  </td><td class="markdownTableBodyLeft">Transmitter Over Retry Error (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when transmitter re-transmits over retry number limitation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing "1" to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]  </td><td class="markdownTableBodyCenter">TX_ATV  </td><td class="markdownTableBodyLeft">Transmit In Active Status Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when TX transfer is in active or the last byte transmission has not completed.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared automatically when TX transfer is finished and the STOP bit (include guard time) has been transmitted.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08710">8710</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a35c7fa9d62529991f3e3b737945db3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c7fa9d62529991f3e3b737945db3a4">&#9670;&nbsp;</a></span>UACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SC_T::UACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>UACTL </h1>
<h2>Offset: 0x34 SC UART Mode Control Register. </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">UA_MODE_EN  </td><td class="markdownTableBodyLeft">UART Mode Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Smart Card mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When operating in UART mode, user must set SCx_CTL [CON_SEL] and SCx_CTL [AUTO_CON_EN] to "0".   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When operating in smart card mode, user must set SCx_UACTL [7:0] register to "0".   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: When UART is enabled, hardware will generate a reset to reset internal buffer and internal state machine.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]  </td><td class="markdownTableBodyCenter">DATA_LEN  </td><td class="markdownTableBodyLeft">Data Length   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 8 bits   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 7 bits   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 6 bits   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 5 bits   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In Smart Card mode, this field must be '00'   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">PBDIS  </td><td class="markdownTableBodyLeft">Parity Bit Disable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Parity bit is not generated (transmitting data) or checked (receiving data) during transfer.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In Smart Card mode, this field must be '0' (default setting is with parity bit)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">OPE  </td><td class="markdownTableBodyLeft">Odd Parity Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Even number of logic 1's are transmitted or check the data word and parity bits in receiving mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Odd number of logic 1's are transmitted or check the data word and parity bits in receiving mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit has effect only when PBDIS bit is '0'.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l08858">8858</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano100bbsp/Library/Device/Nuvoton/Nano100Series/Include/<a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:02:20 for Nano100BN Series BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
