ARM GAS  /tmp/ccGcTSK0.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"i2s.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/i2s.c"
  20              		.section	.text.MX_I2S1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_I2S1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_I2S1_Init:
  28              	.LFB134:
   1:Core/Src/i2s.c **** /* USER CODE BEGIN Header */
   2:Core/Src/i2s.c **** /**
   3:Core/Src/i2s.c ****   ******************************************************************************
   4:Core/Src/i2s.c ****   * @file    i2s.c
   5:Core/Src/i2s.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/i2s.c ****   *          of the I2S instances.
   7:Core/Src/i2s.c ****   ******************************************************************************
   8:Core/Src/i2s.c ****   * @attention
   9:Core/Src/i2s.c ****   *
  10:Core/Src/i2s.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/i2s.c ****   * All rights reserved.
  12:Core/Src/i2s.c ****   *
  13:Core/Src/i2s.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/i2s.c ****   * in the root directory of this software component.
  15:Core/Src/i2s.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/i2s.c ****   *
  17:Core/Src/i2s.c ****   ******************************************************************************
  18:Core/Src/i2s.c ****   */
  19:Core/Src/i2s.c **** /* USER CODE END Header */
  20:Core/Src/i2s.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2s.c **** #include "i2s.h"
  22:Core/Src/i2s.c **** 
  23:Core/Src/i2s.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2s.c **** 
  25:Core/Src/i2s.c **** /* USER CODE END 0 */
  26:Core/Src/i2s.c **** 
  27:Core/Src/i2s.c **** I2S_HandleTypeDef hi2s1;
  28:Core/Src/i2s.c **** DMA_HandleTypeDef hdma_spi1_tx;
  29:Core/Src/i2s.c **** 
  30:Core/Src/i2s.c **** /* I2S1 init function */
ARM GAS  /tmp/ccGcTSK0.s 			page 2


  31:Core/Src/i2s.c **** void MX_I2S1_Init(void)
  32:Core/Src/i2s.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  33:Core/Src/i2s.c **** 
  34:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S1_Init 0 */
  35:Core/Src/i2s.c **** 
  36:Core/Src/i2s.c ****   /* USER CODE END I2S1_Init 0 */
  37:Core/Src/i2s.c **** 
  38:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S1_Init 1 */
  39:Core/Src/i2s.c **** 
  40:Core/Src/i2s.c ****   /* USER CODE END I2S1_Init 1 */
  41:Core/Src/i2s.c ****   hi2s1.Instance = SPI1;
  37              		.loc 1 41 3 view .LVU1
  38              		.loc 1 41 18 is_stmt 0 view .LVU2
  39 0002 0B48     		ldr	r0, .L5
  40 0004 0B4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  42:Core/Src/i2s.c ****   hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
  42              		.loc 1 42 3 is_stmt 1 view .LVU3
  43              		.loc 1 42 19 is_stmt 0 view .LVU4
  44 0008 4FF40073 		mov	r3, #512
  45 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/i2s.c ****   hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
  46              		.loc 1 43 3 is_stmt 1 view .LVU5
  47              		.loc 1 43 23 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  44:Core/Src/i2s.c ****   hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
  50              		.loc 1 44 3 is_stmt 1 view .LVU7
  51              		.loc 1 44 25 is_stmt 0 view .LVU8
  52 0012 C360     		str	r3, [r0, #12]
  45:Core/Src/i2s.c ****   hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
  53              		.loc 1 45 3 is_stmt 1 view .LVU9
  54              		.loc 1 45 25 is_stmt 0 view .LVU10
  55 0014 0361     		str	r3, [r0, #16]
  46:Core/Src/i2s.c ****   hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
  56              		.loc 1 46 3 is_stmt 1 view .LVU11
  57              		.loc 1 46 24 is_stmt 0 view .LVU12
  58 0016 4AF64442 		movw	r2, #44100
  59 001a 4261     		str	r2, [r0, #20]
  47:Core/Src/i2s.c ****   hi2s1.Init.CPOL = I2S_CPOL_LOW;
  60              		.loc 1 47 3 is_stmt 1 view .LVU13
  61              		.loc 1 47 19 is_stmt 0 view .LVU14
  62 001c 8361     		str	r3, [r0, #24]
  48:Core/Src/i2s.c ****   hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
  63              		.loc 1 48 3 is_stmt 1 view .LVU15
  64              		.loc 1 48 26 is_stmt 0 view .LVU16
  65 001e C361     		str	r3, [r0, #28]
  49:Core/Src/i2s.c ****   hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
  66              		.loc 1 49 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccGcTSK0.s 			page 3


  67              		.loc 1 49 29 is_stmt 0 view .LVU18
  68 0020 0362     		str	r3, [r0, #32]
  50:Core/Src/i2s.c ****   if (HAL_I2S_Init(&hi2s1) != HAL_OK)
  69              		.loc 1 50 3 is_stmt 1 view .LVU19
  70              		.loc 1 50 7 is_stmt 0 view .LVU20
  71 0022 FFF7FEFF 		bl	HAL_I2S_Init
  72              	.LVL0:
  73              		.loc 1 50 6 discriminator 1 view .LVU21
  74 0026 00B9     		cbnz	r0, .L4
  75              	.L1:
  51:Core/Src/i2s.c ****   {
  52:Core/Src/i2s.c ****     Error_Handler();
  53:Core/Src/i2s.c ****   }
  54:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S1_Init 2 */
  55:Core/Src/i2s.c **** 
  56:Core/Src/i2s.c ****   /* USER CODE END I2S1_Init 2 */
  57:Core/Src/i2s.c **** 
  58:Core/Src/i2s.c **** }
  76              		.loc 1 58 1 view .LVU22
  77 0028 08BD     		pop	{r3, pc}
  78              	.L4:
  52:Core/Src/i2s.c ****   }
  79              		.loc 1 52 5 is_stmt 1 view .LVU23
  80 002a FFF7FEFF 		bl	Error_Handler
  81              	.LVL1:
  82              		.loc 1 58 1 is_stmt 0 view .LVU24
  83 002e FBE7     		b	.L1
  84              	.L6:
  85              		.align	2
  86              	.L5:
  87 0030 00000000 		.word	hi2s1
  88 0034 00300140 		.word	1073819648
  89              		.cfi_endproc
  90              	.LFE134:
  92              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_I2S_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_I2S_MspInit:
 100              	.LVL2:
 101              	.LFB135:
  59:Core/Src/i2s.c **** 
  60:Core/Src/i2s.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
  61:Core/Src/i2s.c **** {
 102              		.loc 1 61 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 56
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 61 1 is_stmt 0 view .LVU26
 107 0000 30B5     		push	{r4, r5, lr}
 108              		.cfi_def_cfa_offset 12
 109              		.cfi_offset 4, -12
 110              		.cfi_offset 5, -8
 111              		.cfi_offset 14, -4
 112 0002 8FB0     		sub	sp, sp, #60
ARM GAS  /tmp/ccGcTSK0.s 			page 4


 113              		.cfi_def_cfa_offset 72
  62:Core/Src/i2s.c **** 
  63:Core/Src/i2s.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 63 3 is_stmt 1 view .LVU27
 115              		.loc 1 63 20 is_stmt 0 view .LVU28
 116 0004 0023     		movs	r3, #0
 117 0006 0993     		str	r3, [sp, #36]
 118 0008 0A93     		str	r3, [sp, #40]
 119 000a 0B93     		str	r3, [sp, #44]
 120 000c 0C93     		str	r3, [sp, #48]
 121 000e 0D93     		str	r3, [sp, #52]
  64:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 122              		.loc 1 64 3 is_stmt 1 view .LVU29
 123              		.loc 1 64 28 is_stmt 0 view .LVU30
 124 0010 0393     		str	r3, [sp, #12]
 125 0012 0493     		str	r3, [sp, #16]
 126 0014 0593     		str	r3, [sp, #20]
 127 0016 0693     		str	r3, [sp, #24]
 128 0018 0793     		str	r3, [sp, #28]
 129 001a 0893     		str	r3, [sp, #32]
  65:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI1)
 130              		.loc 1 65 3 is_stmt 1 view .LVU31
 131              		.loc 1 65 15 is_stmt 0 view .LVU32
 132 001c 0268     		ldr	r2, [r0]
 133              		.loc 1 65 5 view .LVU33
 134 001e 324B     		ldr	r3, .L15
 135 0020 9A42     		cmp	r2, r3
 136 0022 01D0     		beq	.L12
 137              	.LVL3:
 138              	.L7:
  66:Core/Src/i2s.c ****   {
  67:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  68:Core/Src/i2s.c **** 
  69:Core/Src/i2s.c ****   /* USER CODE END SPI1_MspInit 0 */
  70:Core/Src/i2s.c **** 
  71:Core/Src/i2s.c ****   /** Initializes the peripherals clock
  72:Core/Src/i2s.c ****   */
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  74:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
  75:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
  76:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  77:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  78:Core/Src/i2s.c ****     {
  79:Core/Src/i2s.c ****       Error_Handler();
  80:Core/Src/i2s.c ****     }
  81:Core/Src/i2s.c **** 
  82:Core/Src/i2s.c ****     /* I2S1 clock enable */
  83:Core/Src/i2s.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  84:Core/Src/i2s.c **** 
  85:Core/Src/i2s.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  86:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
  87:Core/Src/i2s.c ****     PA4     ------> I2S1_WS
  88:Core/Src/i2s.c ****     PA5     ------> I2S1_CK
  89:Core/Src/i2s.c ****     PA7     ------> I2S1_SD
  90:Core/Src/i2s.c ****     */
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccGcTSK0.s 			page 5


  93:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  95:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  96:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  97:Core/Src/i2s.c **** 
  98:Core/Src/i2s.c ****     /* I2S1 DMA Init */
  99:Core/Src/i2s.c ****     /* SPI1_TX Init */
 100:Core/Src/i2s.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
 101:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 102:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 103:Core/Src/i2s.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 104:Core/Src/i2s.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 105:Core/Src/i2s.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 106:Core/Src/i2s.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 107:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 108:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 109:Core/Src/i2s.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 110:Core/Src/i2s.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 111:Core/Src/i2s.c ****     {
 112:Core/Src/i2s.c ****       Error_Handler();
 113:Core/Src/i2s.c ****     }
 114:Core/Src/i2s.c **** 
 115:Core/Src/i2s.c ****     __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi1_tx);
 116:Core/Src/i2s.c **** 
 117:Core/Src/i2s.c ****     /* I2S1 interrupt Init */
 118:Core/Src/i2s.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 119:Core/Src/i2s.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 120:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 121:Core/Src/i2s.c **** 
 122:Core/Src/i2s.c ****   /* USER CODE END SPI1_MspInit 1 */
 123:Core/Src/i2s.c ****   }
 124:Core/Src/i2s.c **** }
 139              		.loc 1 124 1 view .LVU34
 140 0024 0FB0     		add	sp, sp, #60
 141              		.cfi_remember_state
 142              		.cfi_def_cfa_offset 12
 143              		@ sp needed
 144 0026 30BD     		pop	{r4, r5, pc}
 145              	.LVL4:
 146              	.L12:
 147              		.cfi_restore_state
 148              		.loc 1 124 1 view .LVU35
 149 0028 0446     		mov	r4, r0
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 150              		.loc 1 73 5 is_stmt 1 view .LVU36
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 151              		.loc 1 73 46 is_stmt 0 view .LVU37
 152 002a 0123     		movs	r3, #1
 153 002c 0393     		str	r3, [sp, #12]
  74:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 154              		.loc 1 74 5 is_stmt 1 view .LVU38
  74:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 155              		.loc 1 74 40 is_stmt 0 view .LVU39
 156 002e C023     		movs	r3, #192
 157 0030 0593     		str	r3, [sp, #20]
  75:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 158              		.loc 1 75 5 is_stmt 1 view .LVU40
ARM GAS  /tmp/ccGcTSK0.s 			page 6


  75:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 159              		.loc 1 75 40 is_stmt 0 view .LVU41
 160 0032 1023     		movs	r3, #16
 161 0034 0493     		str	r3, [sp, #16]
  76:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 162              		.loc 1 76 5 is_stmt 1 view .LVU42
  76:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 163              		.loc 1 76 40 is_stmt 0 view .LVU43
 164 0036 0223     		movs	r3, #2
 165 0038 0693     		str	r3, [sp, #24]
  77:Core/Src/i2s.c ****     {
 166              		.loc 1 77 5 is_stmt 1 view .LVU44
  77:Core/Src/i2s.c ****     {
 167              		.loc 1 77 9 is_stmt 0 view .LVU45
 168 003a 03A8     		add	r0, sp, #12
 169              	.LVL5:
  77:Core/Src/i2s.c ****     {
 170              		.loc 1 77 9 view .LVU46
 171 003c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 172              	.LVL6:
  77:Core/Src/i2s.c ****     {
 173              		.loc 1 77 8 discriminator 1 view .LVU47
 174 0040 0028     		cmp	r0, #0
 175 0042 4AD1     		bne	.L13
 176              	.L9:
  83:Core/Src/i2s.c **** 
 177              		.loc 1 83 5 is_stmt 1 view .LVU48
 178              	.LBB2:
  83:Core/Src/i2s.c **** 
 179              		.loc 1 83 5 view .LVU49
 180 0044 0025     		movs	r5, #0
 181 0046 0195     		str	r5, [sp, #4]
  83:Core/Src/i2s.c **** 
 182              		.loc 1 83 5 view .LVU50
 183 0048 284B     		ldr	r3, .L15+4
 184 004a 5A6C     		ldr	r2, [r3, #68]
 185 004c 42F48052 		orr	r2, r2, #4096
 186 0050 5A64     		str	r2, [r3, #68]
  83:Core/Src/i2s.c **** 
 187              		.loc 1 83 5 view .LVU51
 188 0052 5A6C     		ldr	r2, [r3, #68]
 189 0054 02F48052 		and	r2, r2, #4096
 190 0058 0192     		str	r2, [sp, #4]
  83:Core/Src/i2s.c **** 
 191              		.loc 1 83 5 view .LVU52
 192 005a 019A     		ldr	r2, [sp, #4]
 193              	.LBE2:
  83:Core/Src/i2s.c **** 
 194              		.loc 1 83 5 view .LVU53
  85:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 195              		.loc 1 85 5 view .LVU54
 196              	.LBB3:
  85:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 197              		.loc 1 85 5 view .LVU55
 198 005c 0295     		str	r5, [sp, #8]
  85:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 199              		.loc 1 85 5 view .LVU56
ARM GAS  /tmp/ccGcTSK0.s 			page 7


 200 005e 1A6B     		ldr	r2, [r3, #48]
 201 0060 42F00102 		orr	r2, r2, #1
 202 0064 1A63     		str	r2, [r3, #48]
  85:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 203              		.loc 1 85 5 view .LVU57
 204 0066 1B6B     		ldr	r3, [r3, #48]
 205 0068 03F00103 		and	r3, r3, #1
 206 006c 0293     		str	r3, [sp, #8]
  85:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 207              		.loc 1 85 5 view .LVU58
 208 006e 029B     		ldr	r3, [sp, #8]
 209              	.LBE3:
  85:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 210              		.loc 1 85 5 view .LVU59
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 211              		.loc 1 91 5 view .LVU60
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 91 25 is_stmt 0 view .LVU61
 213 0070 B023     		movs	r3, #176
 214 0072 0993     		str	r3, [sp, #36]
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 92 5 is_stmt 1 view .LVU62
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 92 26 is_stmt 0 view .LVU63
 217 0074 0223     		movs	r3, #2
 218 0076 0A93     		str	r3, [sp, #40]
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 219              		.loc 1 93 5 is_stmt 1 view .LVU64
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 220              		.loc 1 93 26 is_stmt 0 view .LVU65
 221 0078 0B95     		str	r5, [sp, #44]
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 222              		.loc 1 94 5 is_stmt 1 view .LVU66
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 223              		.loc 1 94 27 is_stmt 0 view .LVU67
 224 007a 0323     		movs	r3, #3
 225 007c 0C93     		str	r3, [sp, #48]
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 226              		.loc 1 95 5 is_stmt 1 view .LVU68
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 227              		.loc 1 95 31 is_stmt 0 view .LVU69
 228 007e 0523     		movs	r3, #5
 229 0080 0D93     		str	r3, [sp, #52]
  96:Core/Src/i2s.c **** 
 230              		.loc 1 96 5 is_stmt 1 view .LVU70
 231 0082 09A9     		add	r1, sp, #36
 232 0084 1A48     		ldr	r0, .L15+8
 233 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 234              	.LVL7:
 100:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 235              		.loc 1 100 5 view .LVU71
 100:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 236              		.loc 1 100 27 is_stmt 0 view .LVU72
 237 008a 1A48     		ldr	r0, .L15+12
 238 008c 1A4B     		ldr	r3, .L15+16
 239 008e 0360     		str	r3, [r0]
 101:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  /tmp/ccGcTSK0.s 			page 8


 240              		.loc 1 101 5 is_stmt 1 view .LVU73
 101:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 241              		.loc 1 101 31 is_stmt 0 view .LVU74
 242 0090 4FF0C063 		mov	r3, #100663296
 243 0094 4360     		str	r3, [r0, #4]
 102:Core/Src/i2s.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 244              		.loc 1 102 5 is_stmt 1 view .LVU75
 102:Core/Src/i2s.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 245              		.loc 1 102 33 is_stmt 0 view .LVU76
 246 0096 4023     		movs	r3, #64
 247 0098 8360     		str	r3, [r0, #8]
 103:Core/Src/i2s.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 248              		.loc 1 103 5 is_stmt 1 view .LVU77
 103:Core/Src/i2s.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 249              		.loc 1 103 33 is_stmt 0 view .LVU78
 250 009a C560     		str	r5, [r0, #12]
 104:Core/Src/i2s.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 251              		.loc 1 104 5 is_stmt 1 view .LVU79
 104:Core/Src/i2s.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 252              		.loc 1 104 30 is_stmt 0 view .LVU80
 253 009c 4FF48063 		mov	r3, #1024
 254 00a0 0361     		str	r3, [r0, #16]
 105:Core/Src/i2s.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 255              		.loc 1 105 5 is_stmt 1 view .LVU81
 105:Core/Src/i2s.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 256              		.loc 1 105 43 is_stmt 0 view .LVU82
 257 00a2 4FF40063 		mov	r3, #2048
 258 00a6 4361     		str	r3, [r0, #20]
 106:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 259              		.loc 1 106 5 is_stmt 1 view .LVU83
 106:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 260              		.loc 1 106 40 is_stmt 0 view .LVU84
 261 00a8 4FF40053 		mov	r3, #8192
 262 00ac 8361     		str	r3, [r0, #24]
 107:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 263              		.loc 1 107 5 is_stmt 1 view .LVU85
 107:Core/Src/i2s.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 264              		.loc 1 107 28 is_stmt 0 view .LVU86
 265 00ae 4FF48073 		mov	r3, #256
 266 00b2 C361     		str	r3, [r0, #28]
 108:Core/Src/i2s.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 267              		.loc 1 108 5 is_stmt 1 view .LVU87
 108:Core/Src/i2s.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 268              		.loc 1 108 32 is_stmt 0 view .LVU88
 269 00b4 4FF44033 		mov	r3, #196608
 270 00b8 0362     		str	r3, [r0, #32]
 109:Core/Src/i2s.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 271              		.loc 1 109 5 is_stmt 1 view .LVU89
 109:Core/Src/i2s.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 272              		.loc 1 109 32 is_stmt 0 view .LVU90
 273 00ba 4562     		str	r5, [r0, #36]
 110:Core/Src/i2s.c ****     {
 274              		.loc 1 110 5 is_stmt 1 view .LVU91
 110:Core/Src/i2s.c ****     {
 275              		.loc 1 110 9 is_stmt 0 view .LVU92
 276 00bc FFF7FEFF 		bl	HAL_DMA_Init
 277              	.LVL8:
ARM GAS  /tmp/ccGcTSK0.s 			page 9


 110:Core/Src/i2s.c ****     {
 278              		.loc 1 110 8 discriminator 1 view .LVU93
 279 00c0 70B9     		cbnz	r0, .L14
 280              	.L10:
 115:Core/Src/i2s.c **** 
 281              		.loc 1 115 5 is_stmt 1 view .LVU94
 115:Core/Src/i2s.c **** 
 282              		.loc 1 115 5 view .LVU95
 283 00c2 0C4B     		ldr	r3, .L15+12
 284 00c4 A363     		str	r3, [r4, #56]
 115:Core/Src/i2s.c **** 
 285              		.loc 1 115 5 view .LVU96
 286 00c6 9C63     		str	r4, [r3, #56]
 115:Core/Src/i2s.c **** 
 287              		.loc 1 115 5 view .LVU97
 118:Core/Src/i2s.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 288              		.loc 1 118 5 view .LVU98
 289 00c8 0022     		movs	r2, #0
 290 00ca 1146     		mov	r1, r2
 291 00cc 2320     		movs	r0, #35
 292 00ce FFF7FEFF 		bl	HAL_NVIC_SetPriority
 293              	.LVL9:
 119:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 294              		.loc 1 119 5 view .LVU99
 295 00d2 2320     		movs	r0, #35
 296 00d4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 297              	.LVL10:
 298              		.loc 1 124 1 is_stmt 0 view .LVU100
 299 00d8 A4E7     		b	.L7
 300              	.L13:
  79:Core/Src/i2s.c ****     }
 301              		.loc 1 79 7 is_stmt 1 view .LVU101
 302 00da FFF7FEFF 		bl	Error_Handler
 303              	.LVL11:
 304 00de B1E7     		b	.L9
 305              	.L14:
 112:Core/Src/i2s.c ****     }
 306              		.loc 1 112 7 view .LVU102
 307 00e0 FFF7FEFF 		bl	Error_Handler
 308              	.LVL12:
 309 00e4 EDE7     		b	.L10
 310              	.L16:
 311 00e6 00BF     		.align	2
 312              	.L15:
 313 00e8 00300140 		.word	1073819648
 314 00ec 00380240 		.word	1073887232
 315 00f0 00000240 		.word	1073872896
 316 00f4 00000000 		.word	hdma_spi1_tx
 317 00f8 58640240 		.word	1073898584
 318              		.cfi_endproc
 319              	.LFE135:
 321              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 322              		.align	1
 323              		.global	HAL_I2S_MspDeInit
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
ARM GAS  /tmp/ccGcTSK0.s 			page 10


 328              	HAL_I2S_MspDeInit:
 329              	.LVL13:
 330              	.LFB136:
 125:Core/Src/i2s.c **** 
 126:Core/Src/i2s.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* i2sHandle)
 127:Core/Src/i2s.c **** {
 331              		.loc 1 127 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/Src/i2s.c **** 
 129:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI1)
 335              		.loc 1 129 3 view .LVU104
 336              		.loc 1 129 15 is_stmt 0 view .LVU105
 337 0000 0268     		ldr	r2, [r0]
 338              		.loc 1 129 5 view .LVU106
 339 0002 0B4B     		ldr	r3, .L24
 340 0004 9A42     		cmp	r2, r3
 341 0006 00D0     		beq	.L23
 342 0008 7047     		bx	lr
 343              	.L23:
 127:Core/Src/i2s.c **** 
 344              		.loc 1 127 1 view .LVU107
 345 000a 10B5     		push	{r4, lr}
 346              		.cfi_def_cfa_offset 8
 347              		.cfi_offset 4, -8
 348              		.cfi_offset 14, -4
 349 000c 0446     		mov	r4, r0
 130:Core/Src/i2s.c ****   {
 131:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 132:Core/Src/i2s.c **** 
 133:Core/Src/i2s.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 134:Core/Src/i2s.c ****     /* Peripheral clock disable */
 135:Core/Src/i2s.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 350              		.loc 1 135 5 is_stmt 1 view .LVU108
 351 000e 094A     		ldr	r2, .L24+4
 352 0010 536C     		ldr	r3, [r2, #68]
 353 0012 23F48053 		bic	r3, r3, #4096
 354 0016 5364     		str	r3, [r2, #68]
 136:Core/Src/i2s.c **** 
 137:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 138:Core/Src/i2s.c ****     PA4     ------> I2S1_WS
 139:Core/Src/i2s.c ****     PA5     ------> I2S1_CK
 140:Core/Src/i2s.c ****     PA7     ------> I2S1_SD
 141:Core/Src/i2s.c ****     */
 142:Core/Src/i2s.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 355              		.loc 1 142 5 view .LVU109
 356 0018 B021     		movs	r1, #176
 357 001a 0748     		ldr	r0, .L24+8
 358              	.LVL14:
 359              		.loc 1 142 5 is_stmt 0 view .LVU110
 360 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 361              	.LVL15:
 143:Core/Src/i2s.c **** 
 144:Core/Src/i2s.c ****     /* I2S1 DMA DeInit */
 145:Core/Src/i2s.c ****     HAL_DMA_DeInit(i2sHandle->hdmatx);
 362              		.loc 1 145 5 is_stmt 1 view .LVU111
ARM GAS  /tmp/ccGcTSK0.s 			page 11


 363 0020 A06B     		ldr	r0, [r4, #56]
 364 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 365              	.LVL16:
 146:Core/Src/i2s.c **** 
 147:Core/Src/i2s.c ****     /* I2S1 interrupt Deinit */
 148:Core/Src/i2s.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 366              		.loc 1 148 5 view .LVU112
 367 0026 2320     		movs	r0, #35
 368 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 369              	.LVL17:
 149:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 150:Core/Src/i2s.c **** 
 151:Core/Src/i2s.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 152:Core/Src/i2s.c ****   }
 153:Core/Src/i2s.c **** }
 370              		.loc 1 153 1 is_stmt 0 view .LVU113
 371 002c 10BD     		pop	{r4, pc}
 372              	.LVL18:
 373              	.L25:
 374              		.loc 1 153 1 view .LVU114
 375 002e 00BF     		.align	2
 376              	.L24:
 377 0030 00300140 		.word	1073819648
 378 0034 00380240 		.word	1073887232
 379 0038 00000240 		.word	1073872896
 380              		.cfi_endproc
 381              	.LFE136:
 383              		.global	hdma_spi1_tx
 384              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 385              		.align	2
 388              	hdma_spi1_tx:
 389 0000 00000000 		.space	96
 389      00000000 
 389      00000000 
 389      00000000 
 389      00000000 
 390              		.global	hi2s1
 391              		.section	.bss.hi2s1,"aw",%nobits
 392              		.align	2
 395              	hi2s1:
 396 0000 00000000 		.space	72
 396      00000000 
 396      00000000 
 396      00000000 
 396      00000000 
 397              		.text
 398              	.Letext0:
 399              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 400              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 401              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 402              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 403              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 404              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 405              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 406              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 407              		.file 10 "Core/Inc/i2s.h"
 408              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccGcTSK0.s 			page 12


 409              		.file 12 "Core/Inc/main.h"
ARM GAS  /tmp/ccGcTSK0.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 i2s.c
     /tmp/ccGcTSK0.s:21     .text.MX_I2S1_Init:00000000 $t
     /tmp/ccGcTSK0.s:27     .text.MX_I2S1_Init:00000000 MX_I2S1_Init
     /tmp/ccGcTSK0.s:87     .text.MX_I2S1_Init:00000030 $d
     /tmp/ccGcTSK0.s:395    .bss.hi2s1:00000000 hi2s1
     /tmp/ccGcTSK0.s:93     .text.HAL_I2S_MspInit:00000000 $t
     /tmp/ccGcTSK0.s:99     .text.HAL_I2S_MspInit:00000000 HAL_I2S_MspInit
     /tmp/ccGcTSK0.s:313    .text.HAL_I2S_MspInit:000000e8 $d
     /tmp/ccGcTSK0.s:388    .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
     /tmp/ccGcTSK0.s:322    .text.HAL_I2S_MspDeInit:00000000 $t
     /tmp/ccGcTSK0.s:328    .text.HAL_I2S_MspDeInit:00000000 HAL_I2S_MspDeInit
     /tmp/ccGcTSK0.s:377    .text.HAL_I2S_MspDeInit:00000030 $d
     /tmp/ccGcTSK0.s:385    .bss.hdma_spi1_tx:00000000 $d
     /tmp/ccGcTSK0.s:392    .bss.hi2s1:00000000 $d

UNDEFINED SYMBOLS
HAL_I2S_Init
Error_Handler
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
