// Seed: 795616087
module module_0 (
    output uwire id_0,
    input  wire  id_1
    , id_7,
    output wand  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output tri0  id_5
);
  always id_5 = !1;
  wor id_8 = id_3;
  assign id_2 = 1'b0;
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri id_12,
    output supply0 id_13,
    input tri0 id_14
);
  module_0(
      id_0, id_11, id_12, id_4, id_9, id_0
  );
endmodule
