rom2.v,verilog,xil_defaultlib,../../../../UART_DDS.srcs/sources_1/ip/rom2/sim/rom2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
