-makelib xcelium_lib/util_vector_logic_v2_0_1 \
  "../../../../alu4.srcs/sources_1/bd/whole/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/whole/ip/whole_util_vector_logic_0_0/sim/whole_util_vector_logic_0_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_0_1/sim/whole_util_vector_logic_0_1.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_0_2/sim/whole_util_vector_logic_0_2.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_0_3/sim/whole_util_vector_logic_0_3.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_3_0/sim/whole_util_vector_logic_3_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_3_1/sim/whole_util_vector_logic_3_1.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_2_0/sim/whole_util_vector_logic_2_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_6_0/sim/whole_util_vector_logic_6_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_6_1/sim/whole_util_vector_logic_6_1.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_5_0/sim/whole_util_vector_logic_5_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_5_1/sim/whole_util_vector_logic_5_1.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_5_2/sim/whole_util_vector_logic_5_2.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_8_0/sim/whole_util_vector_logic_8_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_11_0/sim/whole_util_vector_logic_11_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_13_0/sim/whole_util_vector_logic_13_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_13_1/sim/whole_util_vector_logic_13_1.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_13_2/sim/whole_util_vector_logic_13_2.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_13_3/sim/whole_util_vector_logic_13_3.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_13_4/sim/whole_util_vector_logic_13_4.v" \
  "../../../bd/whole/sim/whole.v" \
  "../../../bd/whole/ipshared/e29d/sources_1/new/Clock.v" \
  "../../../bd/whole/ip/whole_Clock_0_0/sim/whole_Clock_0_0.v" \
  "../../../../../Users/think/Desktop/two_four/two_four.srcs/sources_1/new/two_three.v" \
  "../../../bd/whole/ip/whole_two_three_0_0/sim/whole_two_three_0_0.v" \
  "../../../bd/whole/ip/whole_two_three_0_1/sim/whole_two_three_0_1.v" \
  "../../../../../Users/think/Desktop/three_seven_new/three_seven_new.srcs/sources_1/new/decoder.v" \
  "../../../bd/whole/ip/whole_decoder_0_0/sim/whole_decoder_0_0.v" \
  "../../../../../Users/think/Desktop/counter/counter.srcs/sources_1/new/counter.v" \
  "../../../bd/whole/ip/whole_counter_1_0/sim/whole_counter_1_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_0_9/sim/whole_util_vector_logic_0_9.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_3_3/sim/whole_util_vector_logic_3_3.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_25_0/sim/whole_util_vector_logic_25_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_25_1/sim/whole_util_vector_logic_25_1.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_25_2/sim/whole_util_vector_logic_25_2.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_25_3/sim/whole_util_vector_logic_25_3.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_25_4/sim/whole_util_vector_logic_25_4.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_24_0/sim/whole_util_vector_logic_24_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_13_5/sim/whole_util_vector_logic_13_5.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_13_6/sim/whole_util_vector_logic_13_6.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_13_7/sim/whole_util_vector_logic_13_7.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_25_5/sim/whole_util_vector_logic_25_5.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_25_6/sim/whole_util_vector_logic_25_6.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_25_7/sim/whole_util_vector_logic_25_7.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_24_1/sim/whole_util_vector_logic_24_1.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_19_0/sim/whole_util_vector_logic_19_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_19_1/sim/whole_util_vector_logic_19_1.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_33_0/sim/whole_util_vector_logic_33_0.v" \
  "../../../bd/whole/ip/whole_util_vector_logic_33_1/sim/whole_util_vector_logic_33_1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

