#Thu Nov 17 14:45:24 MST 2016
com.xilinx.sdk.linkgen.prefs.Lab6\:.sbss2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:.sbss2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:.data=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.Lab6\:.sdata2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.Lab6\:Heap=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:.sbss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.Lab6\:.rodata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
eclipse.preferences.version=1
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:Heap=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.Lab6\:.data=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:Stack-size=4096
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:.rodata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:Stack=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.Lab6\:.sbss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.Lab6\:Stack-size=1024
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.Lab6\:Stack=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.Lab6\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.Lab6\:.sdata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:.sdata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:.text=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.Lab6\:.bss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:.sdata2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.spaceInvadersLab4\:.bss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.Lab6\:.text=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
