3202bd28f7099cbf95e494d40feb46d1cdd1f2d4
Merge pull request #8 from d1duarte/patch-1
diff --git a/scripts/xilinx/base_microblaze_design_wrapper.vhd b/scripts/xilinx/base_microblaze_design_wrapper.vhd
index a12aa19..696c5de 100644
--- a/scripts/xilinx/base_microblaze_design_wrapper.vhd
+++ b/scripts/xilinx/base_microblaze_design_wrapper.vhd
@@ -74,7 +74,14 @@ architecture STRUCTURE of base_microblaze_design_wrapper is
   signal fpgamem2mb_op : STD_LOGIC_VECTOR ( 3 downto 0 );
   
   signal pc_value : STD_LOGIC_VECTOR ( 31 downto 0 );
-
+  
+  signal  singleVectorData_in : STD_LOGIC_VECTOR ( 2047 downto 0 );
+  signal  singleVectorBaseAddress_out : STD_LOGIC_VECTOR ( 9 downto 0 );
+  
+  signal singleVectorWrData_out : STD_LOGIC_VECTOR (2047 downto 0);
+  signal singleVectorWrDataMask_out : STD_LOGIC_VECTOR (63 downto 0);
+  signal singleVectorWrEn_out : STD_LOGIC_VECTOR (3 downto 0);
+  
   component base_microblaze_design is
   port (
     rs232_uart_rxd : in STD_LOGIC;
@@ -128,6 +135,14 @@ architecture STRUCTURE of base_microblaze_design_wrapper is
     mb2fpgamem_done : out STD_LOGIC;
     pc_value : in STD_LOGIC_VECTOR( 31 downto 0 );
     peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
+    
+    singleVectorData_in : in STD_LOGIC_VECTOR ( 2047 downto 0 );
+    singleVectorBaseAddress_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
+    
+    singleVectorWrData_out : out STD_LOGIC_VECTOR (2047 downto 0);
+    singleVectorWrDataMask_out : out STD_LOGIC_VECTOR (63 downto 0);
+    singleVectorWrEn_out : out STD_LOGIC_VECTOR (3 downto 0);
+    
     clk_out1 : out STD_LOGIC
   );
   end component base_microblaze_design;
@@ -166,6 +181,13 @@ architecture STRUCTURE of base_microblaze_design_wrapper is
       fpgamem2mb_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
       fpgamem2mb_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
       fpgamem2mb_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
+      
+      singleVectorData_in : out STD_LOGIC_VECTOR ( 2047 downto 0 );
+      singleVectorBaseAddress_out : in STD_LOGIC_VECTOR ( 9 downto 0 );
+      singleVectorWrData_out : in STD_LOGIC_VECTOR (2047 downto 0);
+      singleVectorWrDataMask_out : in STD_LOGIC_VECTOR (63 downto 0);
+      singleVectorWrEn_out : in STD_LOGIC_VECTOR (3 downto 0);
+      
       pc_value : out STD_LOGIC_VECTOR ( 31 downto 0 )
     );
     end component compute_unit_fpga;
@@ -223,6 +245,13 @@ base_microblaze_design_i: component base_microblaze_design
       sys_diff_clock_0_clk_n => sys_diff_clock_0_clk_n,
       sys_diff_clock_0_clk_p => sys_diff_clock_0_clk_p,
       waveCount_out(31 downto 0) => waveCount_out(31 downto 0),
+      
+      singleVectorData_in( 2047 downto 0 ) => singleVectorData_in( 2047 downto 0 ),
+      singleVectorBaseAddress_out( 9 downto 0 )  => singleVectorBaseAddress_out( 9 downto 0 ), 
+      singleVectorWrData_out (2047 downto 0) => singleVectorWrData_out (2047 downto 0),
+      singleVectorWrDataMask_out  (63 downto 0) => singleVectorWrDataMask_out  (63 downto 0),
+      singleVectorWrEn_out (3 downto 0) => singleVectorWrEn_out (3 downto 0),
+      
       waveID_out(31 downto 0) => waveID_out(31 downto 0)
     );
     
@@ -258,6 +287,11 @@ base_microblaze_design_i: component base_microblaze_design
       fpgamem2mb_addr(31 downto 0) => fpgamem2mb_addr(31 downto 0),
       fpgamem2mb_data(31 downto 0) => fpgamem2mb_data(31 downto 0),
       fpgamem2mb_op(3 downto 0) => fpgamem2mb_op(3 downto 0),
+      singleVectorData_in( 2047 downto 0 ) => singleVectorData_in( 2047 downto 0 ),
+      singleVectorBaseAddress_out( 9 downto 0 )  => singleVectorBaseAddress_out( 9 downto 0 ),
+      singleVectorWrData_out (2047 downto 0) => singleVectorWrData_out (2047 downto 0),
+      singleVectorWrDataMask_out  (63 downto 0) => singleVectorWrDataMask_out  (63 downto 0),
+      singleVectorWrEn_out (3 downto 0) => singleVectorWrEn_out (3 downto 0),
       pc_value => pc_value
     );
 end STRUCTURE;