

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Tue Apr  9 10:34:49 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.403 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        4|     2051|  13.332 ns|  6.836 us|    4|  2051|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        2|     2049|         3|          1|          1|  1 ~ 2048|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_data_V = alloca i32 1"   --->   Operation 7 'alloca' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%axi_last_V = alloca i32 1"   --->   Operation 8 'alloca' 'axi_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i48 %s_axis_video_V_data_V, i6 %s_axis_video_V_keep_V, i6 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_40"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %s_axis_video_V_strb_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %s_axis_video_V_keep_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %s_axis_video_V_data_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%icmp_ln835_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln835"   --->   Operation 18 'read' 'icmp_ln835_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%colorFormat_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_load"   --->   Operation 19 'read' 'colorFormat_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cond_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cond"   --->   Operation 20 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%div_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %div_cast"   --->   Operation 21 'read' 'div_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%axi_data_V_5_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %axi_data_V_5"   --->   Operation 22 'read' 'axi_data_V_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%axi_last_V_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_V_2"   --->   Operation 23 'read' 'axi_last_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sof_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_5"   --->   Operation 24 'read' 'sof_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 %axi_last_V_2_read, i1 %axi_last_V"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i48 %axi_data_V_5_read, i48 %axi_data_V"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.body13"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%eol = phi i1 %axi_last_V_4, void %if.end_ifconv, i1 0, void %newFuncRoot"   --->   Operation 29 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %if.end_ifconv, i1 %sof_5_read, void %newFuncRoot"   --->   Operation 30 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_3 = load i12 %j" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805]   --->   Operation 31 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%icmp_ln805 = icmp_eq  i12 %j_3, i12 %div_cast_read" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805]   --->   Operation 32 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2048, i64 0"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%j_4 = add i12 %j_3, i12 1" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805]   --->   Operation 34 'add' 'j_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln805 = br i1 %icmp_ln805, void %for.body13.split, void %loop_wait_for_eol.loopexit.exitStub" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805]   --->   Operation 35 'br' 'br_ln805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln808 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808]   --->   Operation 36 'specpipeline' 'specpipeline_ln808' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln780 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:780]   --->   Operation 37 'specloopname' 'specloopname_ln780' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%or_ln809 = or i1 %sof, i1 %eol" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:809]   --->   Operation 38 'or' 'or_ln809' <Predicate = (!icmp_ln805)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln809 = br i1 %or_ln809, void %if.else, void %if.end_ifconv" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:809]   --->   Operation 39 'br' 'br_ln809' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = read i64 @_ssdm_op_Read.axis.volatile.i48P0A.i6P0A.i6P0A.i1P0A.i1P0A.i1P0A.i1P0A, i48 %s_axis_video_V_data_V, i6 %s_axis_video_V_keep_V, i6 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V"   --->   Operation 40 'read' 'empty' <Predicate = (!icmp_ln805 & !or_ln809)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i64 %empty"   --->   Operation 41 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln805 & !or_ln809)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i64 %empty"   --->   Operation 42 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln805 & !or_ln809)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln237 = store i1 %tmp_last_V, i1 %axi_last_V"   --->   Operation 43 'store' 'store_ln237' <Predicate = (!icmp_ln805 & !or_ln809)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln237 = store i48 %tmp_data_V, i48 %axi_data_V"   --->   Operation 44 'store' 'store_ln237' <Predicate = (!icmp_ln805 & !or_ln809)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end_ifconv"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln805 & !or_ln809)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln805 = store i12 %j_4, i12 %j" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805]   --->   Operation 46 'store' 'store_ln805' <Predicate = (!icmp_ln805)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln805 = br void %for.body13" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805]   --->   Operation 47 'br' 'br_ln805' <Predicate = (!icmp_ln805)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%axi_data_V_7 = load i48 %axi_data_V"   --->   Operation 48 'load' 'axi_data_V_7' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%axi_last_V_4 = load i1 %axi_last_V"   --->   Operation 49 'load' 'axi_last_V_4' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 16, i32 23"   --->   Operation 50 'partselect' 'tmp_14' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i48 %axi_data_V_7"   --->   Operation 51 'trunc' 'trunc_ln628' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.39ns)   --->   "%select_ln835 = select i1 %cond_read, i8 %tmp_14, i8 %trunc_ln628" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:835]   --->   Operation 52 'select' 'select_ln835' <Predicate = (!icmp_ln805)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 8, i32 15"   --->   Operation 53 'partselect' 'tmp_15' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.39ns)   --->   "%select_ln835_1 = select i1 %cond_read, i8 %trunc_ln628, i8 %tmp_15" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:835]   --->   Operation 54 'select' 'select_ln835_1' <Predicate = (!icmp_ln805)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln835_2 = select i1 %cond_read, i8 %tmp_15, i8 %tmp_14" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:835]   --->   Operation 55 'select' 'select_ln835_2' <Predicate = (!icmp_ln805)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 40, i32 47"   --->   Operation 56 'partselect' 'tmp_16' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 24, i32 31"   --->   Operation 57 'partselect' 'tmp_17' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.31ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.256i8.i8, i8 %tmp_16, i8 %tmp_17, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %colorFormat_load_read"   --->   Operation 58 'mux' 'tmp_s' <Predicate = (!icmp_ln805)> <Delay = 1.31> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 32, i32 39"   --->   Operation 59 'partselect' 'tmp_18' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.39ns)   --->   "%select_ln835_3 = select i1 %icmp_ln835_read, i8 %tmp_18, i8 %tmp_17" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:835]   --->   Operation 60 'select' 'select_ln835_3' <Predicate = (!icmp_ln805)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.39ns)   --->   "%select_ln835_4 = select i1 %icmp_ln835_read, i8 %tmp_16, i8 %tmp_18" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:835]   --->   Operation 61 'select' 'select_ln835_4' <Predicate = (!icmp_ln805)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%axi_data_V_load = load i48 %axi_data_V"   --->   Operation 64 'load' 'axi_data_V_load' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i48P0A, i48 %axi_data_V_6_out, i48 %axi_data_V_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln805)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i8.i8.i8.i8, i8 %select_ln835_4, i8 %select_ln835_3, i8 %tmp_s, i8 %select_ln835_2, i8 %select_ln835_1, i8 %select_ln835" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:849]   --->   Operation 62 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.21ns)   --->   "%write_ln849 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %srcYUV, i48 %p_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:849]   --->   Operation 63 'write' 'write_ln849' <Predicate = (!icmp_ln805)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'alloca' operation ('j') [18]  (0 ns)
	'load' operation ('j', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805) on local variable 'j' [44]  (0 ns)
	'add' operation ('j', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805) [47]  (0.809 ns)
	'store' operation ('store_ln805', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805) of variable 'j', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805 on local variable 'j' [78]  (0.427 ns)
	blocking operation 0.167 ns on control path)

 <State 2>: 1.32ns
The critical path consists of the following:
	'load' operation ('axi.data.V') on local variable 'axi.data.V' [62]  (0 ns)
	'mux' operation ('tmp_s') [72]  (1.32 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln849', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:849) on port 'srcYUV' (E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:849) [77]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
