{
  "DESIGN_NAME": "Systolic4x4_serial_io",
  "DESIGN_DIR": ".",
  "VERILOG_FILES": [
    "rtl/top_wrapper.v",
    "rtl/pe_mac.v",
    "rtl/systolic4x4.v",
    "rtl/serializer.v",
    "rtl/deserializer.v",
    "rtl/systolic4x4_serial_io.v"
  ],
  "FALLBACK_SDC_FILE": "constraints.sdc",
  "CLOCK_PORT": "clk",
  "PDK": "sky130A",
  "ERROR_ON_UNMAPPED_CELLS": false,
  "ERROR_ON_SYNTH_CHECKS": true,
  "ERROR_ON_LINTER_ERRORS": false,
  "ERROR_ON_LINTER_TIMING_CONSTRUCTS": false,
  "PNR_SDC_FILE": "constraints.sdc",
  "SIGNOFF_SDC_FILE": "constraints.sdc"

}  