	dxc_ss_top_dec_dly_comp_DUT_0 u0 (
		.clk                  (_connected_to_clk_),                  //   input,   width = 1,           clock.clk
		.areset               (_connected_to_areset_),               //   input,   width = 1,     clock_reset.reset
		.bus_clk              (_connected_to_bus_clk_),              //   input,   width = 1,       bus_clock.clk
		.bus_areset           (_connected_to_bus_areset_),           //   input,   width = 1, bus_clock_reset.reset
		.busIn_address        (_connected_to_busIn_address_),        //   input,  width = 14,             bus.address
		.busIn_read           (_connected_to_busIn_read_),           //   input,   width = 1,                .read
		.busIn_write          (_connected_to_busIn_write_),          //   input,   width = 1,                .write
		.busIn_writedata      (_connected_to_busIn_writedata_),      //   input,  width = 32,                .writedata
		.busOut_readdata      (_connected_to_busOut_readdata_),      //  output,  width = 32,                .readdata
		.busOut_readdatavalid (_connected_to_busOut_readdatavalid_), //  output,   width = 1,                .readdatavalid
		.busOut_waitrequest   (_connected_to_busOut_waitrequest_),   //  output,   width = 1,                .waitrequest
		.DDC_Valid_In_s       (_connected_to_DDC_Valid_In_s_),       //   input,   width = 1,             exp.valid_DDC_Valid_In_s
		.DDC_Chan_In_s        (_connected_to_DDC_Chan_In_s_),        //   input,   width = 8,                .channel_DDC_Chan_In_s
		.DDC_Ant_Data_In_0im  (_connected_to_DDC_Ant_Data_In_0im_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_0im
		.DDC_Ant_Data_In_0re  (_connected_to_DDC_Ant_Data_In_0re_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_0re
		.DDC_Ant_Data_In_1im  (_connected_to_DDC_Ant_Data_In_1im_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_1im
		.DDC_Ant_Data_In_1re  (_connected_to_DDC_Ant_Data_In_1re_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_1re
		.DDC_Ant_Data_In_2im  (_connected_to_DDC_Ant_Data_In_2im_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_2im
		.DDC_Ant_Data_In_2re  (_connected_to_DDC_Ant_Data_In_2re_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_2re
		.DDC_Ant_Data_In_3im  (_connected_to_DDC_Ant_Data_In_3im_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_3im
		.DDC_Ant_Data_In_3re  (_connected_to_DDC_Ant_Data_In_3re_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_3re
		.DDC_Ant_Data_In_4im  (_connected_to_DDC_Ant_Data_In_4im_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_4im
		.DDC_Ant_Data_In_4re  (_connected_to_DDC_Ant_Data_In_4re_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_4re
		.DDC_Ant_Data_In_5im  (_connected_to_DDC_Ant_Data_In_5im_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_5im
		.DDC_Ant_Data_In_5re  (_connected_to_DDC_Ant_Data_In_5re_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_5re
		.DDC_Ant_Data_In_6im  (_connected_to_DDC_Ant_Data_In_6im_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_6im
		.DDC_Ant_Data_In_6re  (_connected_to_DDC_Ant_Data_In_6re_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_6re
		.DDC_Ant_Data_In_7im  (_connected_to_DDC_Ant_Data_In_7im_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_7im
		.DDC_Ant_Data_In_7re  (_connected_to_DDC_Ant_Data_In_7re_),  //   input,  width = 16,                .data_DDC_Ant_Data_In_7re
		.alq_l1_dout_0im      (_connected_to_alq_l1_dout_0im_),      //  output,  width = 32,                .data_alq_l1_dout_0im
		.alq_l1_dout_0re      (_connected_to_alq_l1_dout_0re_),      //  output,  width = 32,                .data_alq_l1_dout_0re
		.alq_l1_dout_1im      (_connected_to_alq_l1_dout_1im_),      //  output,  width = 32,                .data_alq_l1_dout_1im
		.alq_l1_dout_1re      (_connected_to_alq_l1_dout_1re_),      //  output,  width = 32,                .data_alq_l1_dout_1re
		.alq_l1_dout_2im      (_connected_to_alq_l1_dout_2im_),      //  output,  width = 32,                .data_alq_l1_dout_2im
		.alq_l1_dout_2re      (_connected_to_alq_l1_dout_2re_),      //  output,  width = 32,                .data_alq_l1_dout_2re
		.alq_l1_dout_3im      (_connected_to_alq_l1_dout_3im_),      //  output,  width = 32,                .data_alq_l1_dout_3im
		.alq_l1_dout_3re      (_connected_to_alq_l1_dout_3re_),      //  output,  width = 32,                .data_alq_l1_dout_3re
		.alq_l1_vout_s        (_connected_to_alq_l1_vout_s_),        //  output,   width = 1,                .valid_alq_l1_vout_s
		.alq_l1_cout_s        (_connected_to_alq_l1_cout_s_),        //  output,   width = 8,                .channel_alq_l1_cout_s
		.alq_l2_dout_0im      (_connected_to_alq_l2_dout_0im_),      //  output,  width = 32,                .data_alq_l2_dout_0im
		.alq_l2_dout_0re      (_connected_to_alq_l2_dout_0re_),      //  output,  width = 32,                .data_alq_l2_dout_0re
		.alq_l2_dout_1im      (_connected_to_alq_l2_dout_1im_),      //  output,  width = 32,                .data_alq_l2_dout_1im
		.alq_l2_dout_1re      (_connected_to_alq_l2_dout_1re_),      //  output,  width = 32,                .data_alq_l2_dout_1re
		.alq_l2_dout_2im      (_connected_to_alq_l2_dout_2im_),      //  output,  width = 32,                .data_alq_l2_dout_2im
		.alq_l2_dout_2re      (_connected_to_alq_l2_dout_2re_),      //  output,  width = 32,                .data_alq_l2_dout_2re
		.alq_l2_dout_3im      (_connected_to_alq_l2_dout_3im_),      //  output,  width = 32,                .data_alq_l2_dout_3im
		.alq_l2_dout_3re      (_connected_to_alq_l2_dout_3re_),      //  output,  width = 32,                .data_alq_l2_dout_3re
		.alq_l2_vout_s        (_connected_to_alq_l2_vout_s_),        //  output,   width = 1,                .valid_alq_l2_vout_s
		.alq_l2_cout_s        (_connected_to_alq_l2_cout_s_)         //  output,   width = 8,                .channel_alq_l2_cout_s
	);

