// Seed: 3632182216
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5
);
  wire id_7, id_8;
  supply1 id_9 = 1;
  wire id_10;
  assign module_1.type_9 = 0;
  wire id_11;
  id_12(
      .id_0(1), .id_1(id_4), .id_2(1 - 1), .id_3(1'b0)
  );
  assign id_10 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wand id_3,
    output uwire id_4,
    input supply0 id_5,
    output tri id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wor id_12,
    output wor id_13,
    output supply0 id_14,
    output logic id_15,
    input tri id_16,
    input wor id_17,
    output uwire id_18,
    input wor id_19,
    input uwire id_20,
    input uwire id_21
);
  tri id_23, id_24 = id_9;
  assign id_7 = id_8;
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_9,
      id_3,
      id_19,
      id_23,
      id_12
  );
  final id_15 <= 1;
  assign id_24 = id_5 + 1;
  id_26 :
  assert property (@(negedge 1'b0) id_3)
    assert (id_11 / 1)
    else;
  assign id_13 = 1;
  initial id_6 = 1'b0;
endmodule
