{"vcs1":{"timestamp_begin":1683396915.403399932, "rt":0.21, "ut":0.07, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683396915.027123085}
{"VCS_COMP_START_TIME": 1683396915.027123085}
{"VCS_COMP_END_TIME": 1683396915.686368441}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv chip.sv"}
{"vcs1": {"peak_mem": 323012}}
