INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizil/Desktop/SEIEE4th/ArchLabs/lab04/lab04.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
