{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1440128079242 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_ADCinterface 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"top_ADCinterface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1440128079416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1440128079462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1440128079462 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1440128080513 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1440128080540 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1440128081816 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1440128082749 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "9 " "9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_clk adc_dataandclock_adc_clk(n) " "differential I/O pin \"adc_dataandclock_adc_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_clk(n)\"." {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_clk } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_clk" } { 0 "adc_dataandclock_adc_clk(n)" } } } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 0 { 0 ""} 0 891 9698 10655 0 0 ""} { 0 { 0 ""} 0 1204 9698 10655 0 0 ""}  }  } } { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_clk(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1440128089620 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[0\] adc_dataandclock_adc_data\[0\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[0\](n)\"." {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[0] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[0\]" } { 0 "adc_dataandclock_adc_data\[0\](n)" } } } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 0 { 0 ""} 0 875 9698 10655 0 0 ""} { 0 { 0 ""} 0 1205 9698 10655 0 0 ""}  }  } } { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1440128089620 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[1\] adc_dataandclock_adc_data\[1\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[1\](n)\"." {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[1] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[1\]" } { 0 "adc_dataandclock_adc_data\[1\](n)" } } } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 0 { 0 ""} 0 876 9698 10655 0 0 ""} { 0 { 0 ""} 0 1206 9698 10655 0 0 ""}  }  } } { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1440128089620 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[2\] adc_dataandclock_adc_data\[2\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[2\](n)\"." {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[2] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[2\]" } { 0 "adc_dataandclock_adc_data\[2\](n)" } } } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 0 { 0 ""} 0 877 9698 10655 0 0 ""} { 0 { 0 ""} 0 1207 9698 10655 0 0 ""}  }  } } { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1440128089620 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[3\] adc_dataandclock_adc_data\[3\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[3\](n)\"." {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[3] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[3\]" } { 0 "adc_dataandclock_adc_data\[3\](n)" } } } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 0 { 0 ""} 0 878 9698 10655 0 0 ""} { 0 { 0 ""} 0 1208 9698 10655 0 0 ""}  }  } } { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1440128089620 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[4\] adc_dataandclock_adc_data\[4\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[4\](n)\"." {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[4] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[4\]" } { 0 "adc_dataandclock_adc_data\[4\](n)" } } } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 0 { 0 ""} 0 879 9698 10655 0 0 ""} { 0 { 0 ""} 0 1209 9698 10655 0 0 ""}  }  } } { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[4](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1440128089620 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[5\] adc_dataandclock_adc_data\[5\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[5\](n)\"." {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[5] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[5\]" } { 0 "adc_dataandclock_adc_data\[5\](n)" } } } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 0 { 0 ""} 0 880 9698 10655 0 0 ""} { 0 { 0 ""} 0 1210 9698 10655 0 0 ""}  }  } } { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[5](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1440128089620 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[6\] adc_dataandclock_adc_data\[6\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[6\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[6\](n)\"." {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[6] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[6\]" } { 0 "adc_dataandclock_adc_data\[6\](n)" } } } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 0 { 0 ""} 0 881 9698 10655 0 0 ""} { 0 { 0 ""} 0 1211 9698 10655 0 0 ""}  }  } } { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[6](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1440128089620 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[7\] adc_dataandclock_adc_data\[7\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[7\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[7\](n)\"." {  } { { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[7] } } } { "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/eric/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[7\]" } { 0 "adc_dataandclock_adc_data\[7\](n)" } } } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 0 { 0 ""} 0 882 9698 10655 0 0 ""} { 0 { 0 ""} 0 1212 9698 10655 0 0 ""}  }  } } { "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/eric/altera/15.0/quartus/linux64/pin_planner.ppl" { adc_dataandclock_adc_data[7](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1440128089620 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1440128089620 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1440128090198 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "adc_dataandclock_adc_clk~inputCLKENA0 11711 global CLKCTRL_G10 " "adc_dataandclock_adc_clk~inputCLKENA0 with 11711 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1440128090780 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1440128090780 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1440128091383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1440128091616 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1440128091674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1440128091794 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1440128091903 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1440128097802 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1440128097802 ""}
{ "Info" "ISTA_SDC_FOUND" "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADCinterface_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1440128098438 ""}
{ "Info" "ISTA_SDC_FOUND" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1440128098527 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adc_dataandclock_adc_clk " "Node: adc_dataandclock_adc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LO:sig_gen\|LO_nco_ii_0:nco_ii_0\|dop_reg:dop\|sin_o\[15\] adc_dataandclock_adc_clk " "Register LO:sig_gen\|LO_nco_ii_0:nco_ii_0\|dop_reg:dop\|sin_o\[15\] is being clocked by adc_dataandclock_adc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1440128098623 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1440128098623 "|top_ADCinterface|adc_dataandclock_adc_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1440128098838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1440128098839 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1440128098897 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1440128098898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1440128098898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1440128098898 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1440128098898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1440128099380 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1440128099434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1440128100388 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1440128100447 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "88 DSP block " "Packed 88 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1440128100447 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1440128100447 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1440128102464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1440128107371 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1440128116525 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "20 " "Fitter has implemented the following 20 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1440128144797 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1440128144797 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "20 " "Fitter has implemented the following 20 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1440128144797 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1440128144797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:37 " "Fitter placement preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1440128144797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1440128155080 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1440128179051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1440128179051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1440128189001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.1% " "1e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1440128214219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/eric/Documents/Verilog_stuff/AMdemod/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1440128217119 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1440128217119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1440128228302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1440128228310 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1440128228310 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 25.68 " "Total time spent on timing analysis during the Fitter is 25.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1440128242074 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1440128242653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1440128273446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1440128273637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1440128301259 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:37 " "Fitter post-fit operations ending: elapsed time is 00:01:37" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1440128339596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eric/Documents/Verilog_stuff/AMdemod/output_files/top_ADCinterface.fit.smsg " "Generated suppressed messages file /home/eric/Documents/Verilog_stuff/AMdemod/output_files/top_ADCinterface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1440128344088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3392 " "Peak virtual memory: 3392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440128353016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 20 20:39:13 2015 " "Processing ended: Thu Aug 20 20:39:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440128353016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:36 " "Elapsed time: 00:04:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440128353016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:55 " "Total CPU time (on all processors): 00:06:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440128353016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1440128353016 ""}
