Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/CSULB_Classes/CECS_440/Labs_Projects/ALU/ALU_JS/ALU_Top_tf_isim_beh.exe -prj D:/CSULB_Classes/CECS_440/Labs_Projects/ALU/ALU_JS/ALU_Top_tf_beh.prj work.ALU_Top_tf work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/CSULB_Classes/CECS_440/Labs_Projects/ALU/ALU_JS/ALU_Control.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_440/Labs_Projects/ALU/ALU_JS/ALU.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_440/Labs_Projects/ALU/ALU_JS/ALU_Top_tf.v" into library work
WARNING:HDLCompiler:568 - "D:/CSULB_Classes/CECS_440/Labs_Projects/ALU/ALU_JS/ALU_Top_tf.v" Line 68: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "D:/CSULB_Classes/CECS_440/Labs_Projects/ALU/ALU_JS/ALU_Top_tf.v" Line 69: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ALU
Compiling module ALU_Control
Compiling module ALU_Top_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable D:/CSULB_Classes/CECS_440/Labs_Projects/ALU/ALU_JS/ALU_Top_tf_isim_beh.exe
Fuse Memory Usage: 27988 KB
Fuse CPU Usage: 968 ms
