{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575351922321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575351922324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 23:45:22 2019 " "Processing started: Mon Dec  2 23:45:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575351922324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351922324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351922324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575351922560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575351922560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/bi_mem0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/bi_mem0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bi_mem0 " "Found entity 1: bi_mem0" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/bi_mem0.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/ff_line_buffer_groups.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/ff_line_buffer_groups.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_line_buffer_groups " "Found entity 1: ff_line_buffer_groups" {  } { { "../ff_line_buffer_groups.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/ff_line_buffer_groups.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/wt_mem0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/wt_mem0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem0 " "Found entity 1: wt_mem0" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/line_buffer_group.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/line_buffer_group.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer_group " "Found entity 1: line_buffer_group" {  } { { "../line_buffer_group.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/line_buffer_group.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/fmap_III.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/fmap_III.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fmap_III " "Found entity 1: fmap_III" {  } { { "../fmap_III.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/fmap_III.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/fmap_II.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/fmap_II.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fmap_II " "Found entity 1: fmap_II" {  } { { "../fmap_II.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/fmap_II.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/fmap_I.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/fmap_I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fmap_I " "Found entity 1: fmap_I" {  } { { "../fmap_I.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/fmap_I.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/wt_mem7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/wt_mem7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem7 " "Found entity 1: wt_mem7" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/wt_mem6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/wt_mem6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem6 " "Found entity 1: wt_mem6" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/wt_mem5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/wt_mem5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem5 " "Found entity 1: wt_mem5" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/wt_mem4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/wt_mem4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem4 " "Found entity 1: wt_mem4" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/wt_mem3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/wt_mem3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem3 " "Found entity 1: wt_mem3" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/wt_mem2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/wt_mem2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem2 " "Found entity 1: wt_mem2" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/wt_mem1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/wt_mem1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem1 " "Found entity 1: wt_mem1" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/mac_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/mac_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_array " "Found entity 1: mac_array" {  } { { "../mac_array.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/mac_array.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavior " "Found design unit 1: fifo-behavior" {  } { { "../fifo.vhd" "" { Text "/home/gyu/Classes/EECS_493/Project/fifo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938577 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../fifo.vhd" "" { Text "/home/gyu/Classes/EECS_493/Project/fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/cnn_sender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnn_sender " "Found entity 1: cnn_sender" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnn_receiver " "Found entity 1: cnn_receiver" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_MAIN.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL_MAIN.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_MAIN " "Found entity 1: PLL_MAIN" {  } { { "PLL_MAIN.v" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/PLL_MAIN.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_MAIN/PLL_MAIN_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL_MAIN/PLL_MAIN_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_MAIN_0002 " "Found entity 1: PLL_MAIN_0002" {  } { { "PLL_MAIN/PLL_MAIN_0002.v" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/PLL_MAIN/PLL_MAIN_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575351938583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575351938583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575351938731 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351938905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351938906 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351938906 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351938906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_u " "Elaborating entity \"controller\" for hierarchy \"controller:controller_u\"" {  } { { "../top.sv" "controller_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351938983 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939021 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939021 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939021 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939021 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939021 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939021 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939021 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnn_sender controller:controller_u\|cnn_sender:cnn_sender_u " "Elaborating entity \"cnn_sender\" for hierarchy \"controller:controller_u\|cnn_sender:cnn_sender_u\"" {  } { { "../controller.sv" "cnn_sender_u" { Text "/home/gyu/Classes/EECS_493/Project/controller.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(98) " "Verilog HDL assignment warning at cnn_sender.sv(98): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939124 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(103) " "Verilog HDL assignment warning at cnn_sender.sv(103): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939124 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(196) " "Verilog HDL assignment warning at cnn_sender.sv(196): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939124 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(197) " "Verilog HDL assignment warning at cnn_sender.sv(197): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(215) " "Verilog HDL assignment warning at cnn_sender.sv(215): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(216) " "Verilog HDL assignment warning at cnn_sender.sv(216): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(219) " "Verilog HDL assignment warning at cnn_sender.sv(219): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(220) " "Verilog HDL assignment warning at cnn_sender.sv(220): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(303) " "Verilog HDL assignment warning at cnn_sender.sv(303): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(304) " "Verilog HDL assignment warning at cnn_sender.sv(304): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnn_sender.sv(305) " "Verilog HDL assignment warning at cnn_sender.sv(305): truncated value with size 32 to match size of target (8)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cnn_sender.sv(329) " "Verilog HDL assignment warning at cnn_sender.sv(329): truncated value with size 32 to match size of target (11)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cnn_sender.sv(330) " "Verilog HDL assignment warning at cnn_sender.sv(330): truncated value with size 32 to match size of target (11)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(340) " "Verilog HDL assignment warning at cnn_sender.sv(340): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(341) " "Verilog HDL assignment warning at cnn_sender.sv(341): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(344) " "Verilog HDL assignment warning at cnn_sender.sv(344): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(345) " "Verilog HDL assignment warning at cnn_sender.sv(345): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnn_sender.sv(371) " "Verilog HDL assignment warning at cnn_sender.sv(371): truncated value with size 32 to match size of target (8)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cnn_sender.sv(387) " "Verilog HDL assignment warning at cnn_sender.sv(387): truncated value with size 32 to match size of target (11)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cnn_sender.sv(388) " "Verilog HDL assignment warning at cnn_sender.sv(388): truncated value with size 32 to match size of target (11)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(391) " "Verilog HDL assignment warning at cnn_sender.sv(391): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cnn_sender.sv(421) " "Verilog HDL assignment warning at cnn_sender.sv(421): truncated value with size 32 to match size of target (11)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939125 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cnn_sender.sv(422) " "Verilog HDL assignment warning at cnn_sender.sv(422): truncated value with size 32 to match size of target (11)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnn_sender.sv(427) " "Verilog HDL assignment warning at cnn_sender.sv(427): truncated value with size 32 to match size of target (3)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnn_sender.sv(433) " "Verilog HDL assignment warning at cnn_sender.sv(433): truncated value with size 32 to match size of target (3)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnn_sender.sv(437) " "Verilog HDL assignment warning at cnn_sender.sv(437): truncated value with size 32 to match size of target (6)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cnn_sender.sv(466) " "Verilog HDL assignment warning at cnn_sender.sv(466): truncated value with size 32 to match size of target (11)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(477) " "Verilog HDL assignment warning at cnn_sender.sv(477): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_sender.sv" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 "|top|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_buffer_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_buffer_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_array controller:controller_u\|mac_array:mac_array_u " "Elaborating entity \"mac_array\" for hierarchy \"controller:controller_u\|mac_array:mac_array_u\"" {  } { { "../controller.sv" "mac_array_u" { Text "/home/gyu/Classes/EECS_493/Project/controller.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u " "Elaborating entity \"mac\" for hierarchy \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\"" {  } { { "../mac_array.sv" "mac_gen\[0\].mac_u" { Text "/home/gyu/Classes/EECS_493/Project/mac_array.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 mac.sv(106) " "Verilog HDL assignment warning at mac.sv(106): truncated value with size 21 to match size of target (20)" {  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939151 "|top|controller:controller_u|mac_array:mac_array_u|mac:mac_gen[0].mac_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnn_receiver controller:controller_u\|cnn_receiver:cnn_receiver_u " "Elaborating entity \"cnn_receiver\" for hierarchy \"controller:controller_u\|cnn_receiver:cnn_receiver_u\"" {  } { { "../controller.sv" "cnn_receiver_u" { Text "/home/gyu/Classes/EECS_493/Project/controller.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cnn_receiver.sv(150) " "Verilog HDL assignment warning at cnn_receiver.sv(150): truncated value with size 32 to match size of target (1)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(237) " "Verilog HDL assignment warning at cnn_receiver.sv(237): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(241) " "Verilog HDL assignment warning at cnn_receiver.sv(241): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(256) " "Verilog HDL assignment warning at cnn_receiver.sv(256): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(257) " "Verilog HDL assignment warning at cnn_receiver.sv(257): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(261) " "Verilog HDL assignment warning at cnn_receiver.sv(261): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnn_receiver.sv(277) " "Verilog HDL assignment warning at cnn_receiver.sv(277): truncated value with size 32 to match size of target (8)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(301) " "Verilog HDL assignment warning at cnn_receiver.sv(301): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(324) " "Verilog HDL assignment warning at cnn_receiver.sv(324): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(328) " "Verilog HDL assignment warning at cnn_receiver.sv(328): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(343) " "Verilog HDL assignment warning at cnn_receiver.sv(343): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(344) " "Verilog HDL assignment warning at cnn_receiver.sv(344): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(348) " "Verilog HDL assignment warning at cnn_receiver.sv(348): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(393) " "Verilog HDL assignment warning at cnn_receiver.sv(393): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(396) " "Verilog HDL assignment warning at cnn_receiver.sv(396): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(424) " "Verilog HDL assignment warning at cnn_receiver.sv(424): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(441) " "Verilog HDL assignment warning at cnn_receiver.sv(441): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(444) " "Verilog HDL assignment warning at cnn_receiver.sv(444): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(449) " "Verilog HDL assignment warning at cnn_receiver.sv(449): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 cnn_receiver.sv(462) " "Verilog HDL assignment warning at cnn_receiver.sv(462): truncated value with size 20 to match size of target (16)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(475) " "Verilog HDL assignment warning at cnn_receiver.sv(475): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(483) " "Verilog HDL assignment warning at cnn_receiver.sv(483): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(546) " "Verilog HDL assignment warning at cnn_receiver.sv(546): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(547) " "Verilog HDL assignment warning at cnn_receiver.sv(547): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(548) " "Verilog HDL assignment warning at cnn_receiver.sv(548): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(549) " "Verilog HDL assignment warning at cnn_receiver.sv(549): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(550) " "Verilog HDL assignment warning at cnn_receiver.sv(550): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 "|top|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_pool_bufs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_pool_bufs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_pool_bufs_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_pool_bufs_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_line_buffer_groups ff_line_buffer_groups:ff_line_buffer_groups_u " "Elaborating entity \"ff_line_buffer_groups\" for hierarchy \"ff_line_buffer_groups:ff_line_buffer_groups_u\"" {  } { { "../top.sv" "ff_line_buffer_groups_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939323 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939355 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939355 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939355 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939355 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939356 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939356 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939357 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575351939357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer_group ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u " "Elaborating entity \"line_buffer_group\" for hierarchy \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\"" {  } { { "../ff_line_buffer_groups.sv" "line_buf_group_generation\[0\].line_buffer_group_u" { Text "/home/gyu/Classes/EECS_493/Project/ff_line_buffer_groups.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I " "Elaborating entity \"sram\" for hierarchy \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\"" {  } { { "../line_buffer_group.sv" "line_buf_I" { Text "/home/gyu/Classes/EECS_493/Project/line_buffer_group.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmap_I fmap_I:fmap_I_u " "Elaborating entity \"fmap_I\" for hierarchy \"fmap_I:fmap_I_u\"" {  } { { "../top.sv" "fmap_I_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram fmap_I:fmap_I_u\|sram:mem_blk_1 " "Elaborating entity \"sram\" for hierarchy \"fmap_I:fmap_I_u\|sram:mem_blk_1\"" {  } { { "../fmap_I.sv" "mem_blk_1" { Text "/home/gyu/Classes/EECS_493/Project/fmap_I.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmap_II fmap_II:fmap_II_u " "Elaborating entity \"fmap_II\" for hierarchy \"fmap_II:fmap_II_u\"" {  } { { "../top.sv" "fmap_II_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks " "Elaborating entity \"sram\" for hierarchy \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks\"" {  } { { "../fmap_II.sv" "fmap_II_gen\[0\].mem_blks" { Text "/home/gyu/Classes/EECS_493/Project/fmap_II.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmap_III fmap_III:fmap_III_u " "Elaborating entity \"fmap_III\" for hierarchy \"fmap_III:fmap_III_u\"" {  } { { "../top.sv" "fmap_III_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks " "Elaborating entity \"sram\" for hierarchy \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks\"" {  } { { "../fmap_III.sv" "fmap_III_gen\[0\].mem_blks" { Text "/home/gyu/Classes/EECS_493/Project/fmap_III.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bi_mem0 bi_mem0:bi_mem0_u " "Elaborating entity \"bi_mem0\" for hierarchy \"bi_mem0:bi_mem0_u\"" {  } { { "../top.sv" "bi_mem0_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939723 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 bi_mem0.sv(9) " "Net \"mem.data_a\" at bi_mem0.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/bi_mem0.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351939729 "|top|bi_mem0:bi_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 bi_mem0.sv(9) " "Net \"mem.waddr_a\" at bi_mem0.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/bi_mem0.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351939729 "|top|bi_mem0:bi_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 bi_mem0.sv(9) " "Net \"mem.we_a\" at bi_mem0.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/bi_mem0.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351939729 "|top|bi_mem0:bi_mem0_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem0 wt_mem0:wt_mem0_u " "Elaborating entity \"wt_mem0\" for hierarchy \"wt_mem0:wt_mem0_u\"" {  } { { "../top.sv" "wt_mem0_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351939750 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem0.sv(11) " "Net \"mem.data_a\" at wt_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351940498 "|top|wt_mem0:wt_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem0.sv(11) " "Net \"mem.waddr_a\" at wt_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351940499 "|top|wt_mem0:wt_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem0.sv(11) " "Net \"mem.we_a\" at wt_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351940499 "|top|wt_mem0:wt_mem0_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem1 wt_mem1:wt_mem1_u " "Elaborating entity \"wt_mem1\" for hierarchy \"wt_mem1:wt_mem1_u\"" {  } { { "../top.sv" "wt_mem1_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351940530 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem1.sv(11) " "Net \"mem.data_a\" at wt_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351941732 "|top|wt_mem1:wt_mem1_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem1.sv(11) " "Net \"mem.waddr_a\" at wt_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351941732 "|top|wt_mem1:wt_mem1_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem1.sv(11) " "Net \"mem.we_a\" at wt_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351941733 "|top|wt_mem1:wt_mem1_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem2 wt_mem2:wt_mem2_u " "Elaborating entity \"wt_mem2\" for hierarchy \"wt_mem2:wt_mem2_u\"" {  } { { "../top.sv" "wt_mem2_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351941763 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem2.sv(11) " "Net \"mem.data_a\" at wt_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351943311 "|top|wt_mem2:wt_mem2_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem2.sv(11) " "Net \"mem.waddr_a\" at wt_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351943311 "|top|wt_mem2:wt_mem2_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem2.sv(11) " "Net \"mem.we_a\" at wt_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351943312 "|top|wt_mem2:wt_mem2_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem3 wt_mem3:wt_mem3_u " "Elaborating entity \"wt_mem3\" for hierarchy \"wt_mem3:wt_mem3_u\"" {  } { { "../top.sv" "wt_mem3_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351943357 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem3.sv(11) " "Net \"mem.data_a\" at wt_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351945147 "|top|wt_mem3:wt_mem3_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem3.sv(11) " "Net \"mem.waddr_a\" at wt_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351945147 "|top|wt_mem3:wt_mem3_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem3.sv(11) " "Net \"mem.we_a\" at wt_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351945147 "|top|wt_mem3:wt_mem3_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem4 wt_mem4:wt_mem4_u " "Elaborating entity \"wt_mem4\" for hierarchy \"wt_mem4:wt_mem4_u\"" {  } { { "../top.sv" "wt_mem4_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351945194 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem4.sv(11) " "Net \"mem.data_a\" at wt_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351946775 "|top|wt_mem4:wt_mem4_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem4.sv(11) " "Net \"mem.waddr_a\" at wt_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351946775 "|top|wt_mem4:wt_mem4_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem4.sv(11) " "Net \"mem.we_a\" at wt_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351946776 "|top|wt_mem4:wt_mem4_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem5 wt_mem5:wt_mem5_u " "Elaborating entity \"wt_mem5\" for hierarchy \"wt_mem5:wt_mem5_u\"" {  } { { "../top.sv" "wt_mem5_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351946813 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem5.sv(11) " "Net \"mem.data_a\" at wt_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351948363 "|top|wt_mem5:wt_mem5_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem5.sv(11) " "Net \"mem.waddr_a\" at wt_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351948363 "|top|wt_mem5:wt_mem5_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem5.sv(11) " "Net \"mem.we_a\" at wt_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351948364 "|top|wt_mem5:wt_mem5_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem6 wt_mem6:wt_mem6_u " "Elaborating entity \"wt_mem6\" for hierarchy \"wt_mem6:wt_mem6_u\"" {  } { { "../top.sv" "wt_mem6_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351948409 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem6.sv(11) " "Net \"mem.data_a\" at wt_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351950045 "|top|wt_mem6:wt_mem6_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem6.sv(11) " "Net \"mem.waddr_a\" at wt_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351950045 "|top|wt_mem6:wt_mem6_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem6.sv(11) " "Net \"mem.we_a\" at wt_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351950046 "|top|wt_mem6:wt_mem6_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem7 wt_mem7:wt_mem7_u " "Elaborating entity \"wt_mem7\" for hierarchy \"wt_mem7:wt_mem7_u\"" {  } { { "../top.sv" "wt_mem7_u" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575351950091 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem7.sv(11) " "Net \"mem.data_a\" at wt_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351951822 "|top|wt_mem7:wt_mem7_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem7.sv(11) " "Net \"mem.waddr_a\" at wt_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351951822 "|top|wt_mem7:wt_mem7_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem7.sv(11) " "Net \"mem.we_a\" at wt_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/wt_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575351951824 "|top|wt_mem7:wt_mem7_u"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 /home/gyu/Classes/EECS_493/Project/syn/db/top.ram0_sram_b0ad255b.hdl.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"/home/gyu/Classes/EECS_493/Project/syn/db/top.ram0_sram_b0ad255b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1575351980491 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980493 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 /home/gyu/Classes/EECS_493/Project/syn/db/top.ram0_sram_5e403db6.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"/home/gyu/Classes/EECS_493/Project/syn/db/top.ram0_sram_5e403db6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1575351980494 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980495 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980496 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980499 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980500 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980501 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980504 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980505 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980506 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980508 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980510 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980511 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980513 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980515 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980515 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980518 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980519 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980520 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980523 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980524 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980525 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980527 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980528 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980529 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980531 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980533 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980533 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980536 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980537 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980538 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980541 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980542 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980543 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980545 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980546 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980547 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980549 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980550 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980551 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980553 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980554 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980555 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980557 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980558 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980559 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0 " "Inferred RAM node \"fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980561 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980562 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575351980563 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "209 " "Found 209 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bi_mem0:bi_mem0_u\|mem " "RAM logic \"bi_mem0:bi_mem0_u\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../bi_mem0.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/bi_mem0.sv" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[4\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[4\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[4\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[4\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[3\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[3\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[3\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[3\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[5\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[5\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[5\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[5\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[1\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[1\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[1\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[1\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[2\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[2\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[2\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[2\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[7\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[7\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[7\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[7\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[6\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[6\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[6\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[6\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[8\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[8\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[8\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[8\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[139\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[139\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[138\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[138\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[140\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[140\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[136\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[136\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[135\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[135\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[137\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[137\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[142\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[142\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[141\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[141\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[143\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[143\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[130\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[130\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[129\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[129\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[131\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[131\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[127\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[127\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[126\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[126\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[128\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[128\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[133\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[133\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[132\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[132\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[134\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[134\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[112\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[112\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[111\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[111\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[113\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[113\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[109\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[109\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[108\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[108\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[110\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[110\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[115\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[115\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[114\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[114\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[116\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[116\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[121\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[121\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[120\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[120\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[122\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[122\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[118\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[118\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[117\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[117\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[119\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[119\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[124\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[124\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[123\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[123\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[125\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[125\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[103\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[103\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[102\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[102\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[104\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[104\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[100\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[100\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[99\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[99\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[101\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[101\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[106\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[106\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[105\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[105\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[107\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[107\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[94\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[94\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[93\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[93\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[95\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[95\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[91\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[91\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[90\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[90\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[92\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[92\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[97\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[97\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[96\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[96\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[98\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[98\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[76\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[76\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[75\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[75\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[77\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[77\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[73\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[73\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[72\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[72\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[74\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[74\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[79\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[79\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[78\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[78\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[80\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[80\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[85\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[85\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[84\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[84\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[86\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[86\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[82\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[82\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[81\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[81\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[83\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[83\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[88\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[88\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[87\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[87\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[89\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[89\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[67\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[67\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[66\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[66\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[68\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[68\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[64\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[64\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[63\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[63\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[63\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[63\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[65\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[65\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[70\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[70\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[69\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[69\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[71\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[71\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[58\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[58\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[58\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[58\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[57\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[57\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[57\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[57\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[59\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[59\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[59\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[59\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[55\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[55\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[55\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[55\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[54\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[54\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[54\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[54\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[56\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[56\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[56\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[56\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[61\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[61\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[61\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[61\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[60\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[60\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[60\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[60\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[62\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[62\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[62\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[62\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[40\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[40\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[40\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[40\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[39\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[39\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[39\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[39\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[41\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[41\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[41\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[41\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[37\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[37\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[37\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[37\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[36\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[36\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[36\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[36\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[38\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[38\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[38\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[38\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[43\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[43\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[43\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[43\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[42\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[42\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[42\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[42\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[44\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[44\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[44\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[44\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[49\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[49\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[49\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[49\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[48\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[48\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[48\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[48\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[50\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[50\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[50\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[50\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[46\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[46\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[46\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[46\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[45\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[45\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[45\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[45\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[47\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[47\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[47\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[47\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[52\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[52\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[52\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[52\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[51\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[51\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[51\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[51\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[53\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[53\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[53\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[53\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[31\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[31\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[31\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[31\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[30\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[30\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[30\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[30\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[32\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[32\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[32\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[32\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[28\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[28\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[28\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[28\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[27\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[27\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[27\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[27\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[29\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[29\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[29\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[29\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[34\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[34\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[34\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[34\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[33\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[33\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[33\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[33\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[35\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[35\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[35\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[35\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[22\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[22\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[22\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[22\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[21\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[21\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[21\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[21\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[23\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[23\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[23\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[23\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[19\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[19\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[19\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[19\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[18\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[18\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[18\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[18\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[20\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[20\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[20\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[20\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[25\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[25\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[25\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[25\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[24\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[24\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[24\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[24\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[26\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[26\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[26\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[26\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[13\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[13\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[13\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[13\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[12\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[12\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[12\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[12\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[14\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[14\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[14\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[14\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[10\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[10\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[10\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[10\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[9\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[9\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[9\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[9\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[11\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[11\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[11\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[11\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[16\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[16\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[16\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[16\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[15\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[15\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[15\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[15\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_II:fmap_II_u\|sram:fmap_II_gen\[17\].mem_blks\|mem " "RAM logic \"fmap_II:fmap_II_u\|sram:fmap_II_gen\[17\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fmap_III:fmap_III_u\|sram:fmap_III_gen\[17\].mem_blks\|mem " "RAM logic \"fmap_III:fmap_III_u\|sram:fmap_III_gen\[17\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575351980564 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1575351980564 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2 1 /home/gyu/Classes/EECS_493/Project/syn/db/top.ram0_sram_bc41148e.hdl.mif " "Memory depth (2) in the design file differs from memory depth (1) in the Memory Initialization File \"/home/gyu/Classes/EECS_493/Project/syn/db/top.ram0_sram_bc41148e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1575352000946 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "56 " "Inferred 56 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wt_mem0:wt_mem0_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wt_mem0:wt_mem0_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1100 " "Parameter NUMWORDS_A set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1100 " "Parameter NUMWORDS_B set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_wt_mem0_b2a1553e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_wt_mem0_b2a1553e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wt_mem7:wt_mem7_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wt_mem7:wt_mem7_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1100 " "Parameter NUMWORDS_A set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1100 " "Parameter NUMWORDS_B set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_wt_mem7_b2a15507.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_wt_mem7_b2a15507.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wt_mem6:wt_mem6_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wt_mem6:wt_mem6_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1100 " "Parameter NUMWORDS_A set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1100 " "Parameter NUMWORDS_B set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_wt_mem6_b2a15538.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_wt_mem6_b2a15538.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wt_mem4:wt_mem4_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wt_mem4:wt_mem4_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1100 " "Parameter NUMWORDS_A set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1100 " "Parameter NUMWORDS_B set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_wt_mem4_b2a1553a.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_wt_mem4_b2a1553a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wt_mem5:wt_mem5_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wt_mem5:wt_mem5_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1100 " "Parameter NUMWORDS_A set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1100 " "Parameter NUMWORDS_B set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_wt_mem5_b2a15539.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_wt_mem5_b2a15539.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wt_mem3:wt_mem3_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wt_mem3:wt_mem3_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1100 " "Parameter NUMWORDS_A set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1100 " "Parameter NUMWORDS_B set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_wt_mem3_b2a1553b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_wt_mem3_b2a1553b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wt_mem2:wt_mem2_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wt_mem2:wt_mem2_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1100 " "Parameter NUMWORDS_A set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1100 " "Parameter NUMWORDS_B set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_wt_mem2_b2a1553c.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_wt_mem2_b2a1553c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wt_mem1:wt_mem1_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wt_mem1:wt_mem1_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1100 " "Parameter NUMWORDS_A set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1100 " "Parameter NUMWORDS_B set to 1100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_wt_mem1_b2a1553d.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_wt_mem1_b2a1553d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575352011588 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575352011588 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "144 " "Inferred 144 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575352011638 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575352011638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352011892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 196 " "Parameter \"NUMWORDS_A\" = \"196\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 196 " "Parameter \"NUMWORDS_B\" = \"196\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_sram_b0ad255b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_sram_b0ad255b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352011892 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352011892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fg1 " "Found entity 1: altsyncram_6fg1" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_6fg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352011955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352011955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352012013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 30 " "Parameter \"NUMWORDS_A\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 30 " "Parameter \"NUMWORDS_B\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_sram_5e403db6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_sram_5e403db6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012013 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352012013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9g1 " "Found entity 1: altsyncram_u9g1" {  } { { "db/altsyncram_u9g1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_u9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352012061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352012061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352012253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1100 " "Parameter \"NUMWORDS_A\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1100 " "Parameter \"NUMWORDS_B\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_wt_mem0_b2a1553e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_wt_mem0_b2a1553e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352012253 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352012253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vio1 " "Found entity 1: altsyncram_vio1" {  } { { "db/altsyncram_vio1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_vio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352012343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352012343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352013191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1100 " "Parameter \"NUMWORDS_A\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1100 " "Parameter \"NUMWORDS_B\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_wt_mem7_b2a15507.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_wt_mem7_b2a15507.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352013191 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352013191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lho1 " "Found entity 1: altsyncram_lho1" {  } { { "db/altsyncram_lho1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_lho1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352013290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352013290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352014229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1100 " "Parameter \"NUMWORDS_A\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1100 " "Parameter \"NUMWORDS_B\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_wt_mem6_b2a15538.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_wt_mem6_b2a15538.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352014230 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352014230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oho1 " "Found entity 1: altsyncram_oho1" {  } { { "db/altsyncram_oho1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_oho1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352014347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352014347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352015242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1100 " "Parameter \"NUMWORDS_A\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1100 " "Parameter \"NUMWORDS_B\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_wt_mem4_b2a1553a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_wt_mem4_b2a1553a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352015242 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352015242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jo1 " "Found entity 1: altsyncram_0jo1" {  } { { "db/altsyncram_0jo1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_0jo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352015326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352015326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352016150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1100 " "Parameter \"NUMWORDS_A\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1100 " "Parameter \"NUMWORDS_B\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_wt_mem5_b2a15539.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_wt_mem5_b2a15539.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352016150 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352016150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pho1 " "Found entity 1: altsyncram_pho1" {  } { { "db/altsyncram_pho1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_pho1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352016235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352016235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352017045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1100 " "Parameter \"NUMWORDS_A\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1100 " "Parameter \"NUMWORDS_B\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_wt_mem3_b2a1553b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_wt_mem3_b2a1553b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017045 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352017045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jo1 " "Found entity 1: altsyncram_1jo1" {  } { { "db/altsyncram_1jo1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_1jo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352017128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352017128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352017975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1100 " "Parameter \"NUMWORDS_A\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1100 " "Parameter \"NUMWORDS_B\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_wt_mem2_b2a1553c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_wt_mem2_b2a1553c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352017975 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352017975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jo1 " "Found entity 1: altsyncram_2jo1" {  } { { "db/altsyncram_2jo1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_2jo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352018091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352018091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352018988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1100 " "Parameter \"NUMWORDS_A\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1100 " "Parameter \"NUMWORDS_B\" = \"1100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_wt_mem1_b2a1553d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_wt_mem1_b2a1553d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352018988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352018988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jo1 " "Found entity 1: altsyncram_3jo1" {  } { { "db/altsyncram_3jo1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/altsyncram_3jo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352019073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352019073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|lpm_mult:Mult8\"" {  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352019886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|lpm_mult:Mult8 " "Instantiated megafunction \"controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352019887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352019887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352019887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352019887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352019887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352019887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352019887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352019887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575352019887 ""}  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/mac.sv" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575352019887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project/syn/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575352019929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352019929 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/cnn_receiver.sv" 626 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575352027589 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575352027589 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575352055136 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575352093737 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_MAIN 16 " "Ignored 16 assignments for entity \"PLL_MAIN\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575352096415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575352096415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575352096415 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575352096415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_MAIN_0002 317 " "Ignored 317 assignments for entity \"PLL_MAIN_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575352096416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575352102144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575352102144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67972 " "Implemented 67972 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575352109466 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575352109466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65748 " "Implemented 65748 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575352109466 ""} { "Info" "ICUT_CUT_TM_RAMS" "1920 " "Implemented 1920 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575352109466 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1575352109466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575352109466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1428 " "Peak virtual memory: 1428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575352109678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 23:48:29 2019 " "Processing ended: Mon Dec  2 23:48:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575352109678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:07 " "Elapsed time: 00:03:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575352109678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:31 " "Total CPU time (on all processors): 00:03:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575352109678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575352109678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575352111658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575352111661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 23:48:31 2019 " "Processing started: Mon Dec  2 23:48:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575352111661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575352111661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575352111662 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575352111715 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1575352111716 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1575352111716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575352112652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575352112656 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F23I7 " "Selected device EP4CE115F23I7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575352113100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575352113215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575352113215 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0\|altsyncram_vio1:auto_generated\|ram_block1a64 " "Atom \"wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0\|altsyncram_vio1:auto_generated\|ram_block1a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1575352113386 "|top|wt_mem0:wt_mem0_u|altsyncram:mem_rtl_0|altsyncram_vio1:auto_generated|ram_block1a64"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1575352113386 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575352115236 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575352115264 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575352117016 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575352117016 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project/syn/" { { 0 { 0 ""} 0 151784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575352117148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project/syn/" { { 0 { 0 ""} 0 151786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575352117148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project/syn/" { { 0 { 0 ""} 0 151788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575352117148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project/syn/" { { 0 { 0 ""} 0 151790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575352117148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project/syn/" { { 0 { 0 ""} 0 151792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575352117148 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575352117148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575352117179 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575352135393 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575352139338 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575352146369 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575352146370 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575352147894 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1575352147895 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575352147932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575352162603 ""}  } { { "../top.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project/syn/" { { 0 { 0 ""} 0 151771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575352162603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575352162603 ""}  } { { "../top.sv" "" { Text "/home/gyu/Classes/EECS_493/Project/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project/syn/" { { 0 { 0 ""} 0 151772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575352162603 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575352172346 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575352172547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575352172554 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575352172778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575352173223 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575352173760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575352183533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3184 Embedded multiplier block " "Packed 3184 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575352183699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4608 Embedded multiplier output " "Packed 4608 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575352183699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575352183699 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 9 5 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 9 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575352184418 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575352184418 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575352184418 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575352184421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575352184421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575352184421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575352184421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 35 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575352184421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 32 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575352184421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575352184421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 37 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575352184421 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575352184421 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575352184421 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:27 " "Fitter preparation operations ending: elapsed time is 00:01:27" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575352202514 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575352202665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575352211827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575352251695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575352252609 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575353095990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:14:04 " "Fitter placement operations ending: elapsed time is 00:14:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575353095990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575353111948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "27 " "Router estimated average interconnect usage is 27% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "72 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "/home/gyu/Classes/EECS_493/Project/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575353307988 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575353307988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575354872788 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575354872788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:29:09 " "Fitter routing operations ending: elapsed time is 00:29:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575354872807 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 137.54 " "Total time spent on timing analysis during the Fitter is 137.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575354879927 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575354881332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575354902103 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575354902179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575354919104 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:01:10 " "Fitter post-fit operations ending: elapsed time is 00:01:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575354949594 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575354977891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gyu/Classes/EECS_493/Project/syn/output_files/top.fit.smsg " "Generated suppressed messages file /home/gyu/Classes/EECS_493/Project/syn/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575354985580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2357 " "Peak virtual memory: 2357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575355005848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 00:36:45 2019 " "Processing ended: Tue Dec  3 00:36:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575355005848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:48:14 " "Elapsed time: 00:48:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575355005848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:02:43 " "Total CPU time (on all processors): 01:02:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575355005848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575355005848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575355009026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575355009029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 00:36:48 2019 " "Processing started: Tue Dec  3 00:36:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575355009029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575355009029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575355009029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575355011100 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575355020388 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575355020750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1034 " "Peak virtual memory: 1034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575355022198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 00:37:02 2019 " "Processing ended: Tue Dec  3 00:37:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575355022198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575355022198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575355022198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575355022198 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575355023180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575355025070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575355025074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 00:37:04 2019 " "Processing started: Tue Dec  3 00:37:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575355025074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575355025074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575355025075 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575355025242 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_MAIN 16 " "Ignored 16 assignments for entity \"PLL_MAIN\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575355027448 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575355027448 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_MAIN -sip PLL_MAIN.sip -library lib_PLL_MAIN was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575355027448 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1575355027448 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_MAIN_0002 317 " "Ignored 317 assignments for entity \"PLL_MAIN_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1575355027449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575355027909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575355027909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355028078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355028079 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575355037104 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355037106 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575355038175 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575355038175 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575355039775 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575355039776 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575355039835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1575355040019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575355054003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575355054003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.150 " "Worst-case setup slack is -12.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355054005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355054005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.150         -312321.939 clk  " "  -12.150         -312321.939 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355054005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355054005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355054767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355054767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clk  " "    0.405               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355054767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355054767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575355054795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575355054822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355054903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355054903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -54843.491 clk  " "   -3.000          -54843.491 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355054903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355054903 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575355057806 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575355057806 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1575355057817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575355058020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575355075449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575355080274 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575355082355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575355082355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.705 " "Worst-case setup slack is -10.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355082357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355082357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.705         -272838.364 clk  " "  -10.705         -272838.364 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355082357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355082357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355083223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355083223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clk  " "    0.335               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355083223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355083223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575355083231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575355083238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355083335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355083335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -54797.683 clk  " "   -3.000          -54797.683 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355083335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355083335 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575355086254 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575355086254 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1575355086270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575355089459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575355090352 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575355090352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.310 " "Worst-case setup slack is -5.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355090356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355090356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.310         -130961.504 clk  " "   -5.310         -130961.504 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355090356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355090356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355091189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355091189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk  " "    0.173               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355091189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355091189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575355091199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575355091210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355091303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355091303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -40320.352 clk  " "   -3.000          -40320.352 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575355091303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575355091303 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575355094479 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575355094479 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575355095488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575355095697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1610 " "Peak virtual memory: 1610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575355096401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 00:38:16 2019 " "Processing ended: Tue Dec  3 00:38:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575355096401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575355096401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575355096401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575355096401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1575355099454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575355099456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 00:38:19 2019 " "Processing started: Tue Dec  3 00:38:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575355099456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575355099456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575355099456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575355102160 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_100c_slow.svo /home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/ simulation " "Generated file top_7_1200mv_100c_slow.svo in folder \"/home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575355128118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_-40c_slow.svo /home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/ simulation " "Generated file top_7_1200mv_-40c_slow.svo in folder \"/home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575355147546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_-40c_fast.svo /home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/ simulation " "Generated file top_min_1200mv_-40c_fast.svo in folder \"/home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575355167728 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.svo /home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/ simulation " "Generated file top.svo in folder \"/home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575355188324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_100c_v_slow.sdo /home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/ simulation " "Generated file top_7_1200mv_100c_v_slow.sdo in folder \"/home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575355201557 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_-40c_v_slow.sdo /home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/ simulation " "Generated file top_7_1200mv_-40c_v_slow.sdo in folder \"/home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575355211623 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_-40c_v_fast.sdo /home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/ simulation " "Generated file top_min_1200mv_-40c_v_fast.sdo in folder \"/home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575355224244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo /home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"/home/gyu/Classes/EECS_493/Project/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575355236926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1513 " "Peak virtual memory: 1513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575355238458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 00:40:38 2019 " "Processing ended: Tue Dec  3 00:40:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575355238458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575355238458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575355238458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575355238458 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 159 s " "Quartus Prime Full Compilation was successful. 0 errors, 159 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575355239482 ""}
