Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 08:52:16 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_39_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 ModCount71_instance/count_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No19_instance/Y_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.543ns (16.297%)  route 2.789ns (83.703%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 6.649 - 4.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.252ns (routing 1.366ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.989ns (routing 1.239ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=7872, routed)        2.252     3.203    ModCount71_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X134Y239       FDCE                                         r  ModCount71_instance/count_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y239       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.284 f  ModCount71_instance/count_reg[0]_rep/Q
                         net (fo=73, routed)          1.155     4.439    ModCount71_instance/Y_reg[33]
    SLICE_X135Y195       LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     4.597 r  ModCount71_instance/Y[33]_i_2__2/O
                         net (fo=136, routed)         1.328     5.925    MUX_Sum13_1_impl_1_instance/MUX_Sum13_1_impl_0_LUT_out[0]
    SLICE_X137Y231       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     6.077 r  MUX_Sum13_1_impl_1_instance/Y[17]_i_2/O
                         net (fo=1, routed)           0.248     6.325    MUX_Sum13_1_impl_1_instance/Y[17]_i_2_n_0
    SLICE_X141Y232       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     6.477 r  MUX_Sum13_1_impl_1_instance/Y[17]_i_1/O
                         net (fo=1, routed)           0.058     6.535    Delay1No19_instance/Y_reg[33]_1[17]
    SLICE_X141Y232       FDCE                                         r  Delay1No19_instance/Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=7872, routed)        1.989     6.649    Delay1No19_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X141Y232       FDCE                                         r  Delay1No19_instance/Y_reg[17]/C
                         clock pessimism              0.454     7.103    
                         clock uncertainty           -0.035     7.067    
    SLICE_X141Y232       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.092    Delay1No19_instance/Y_reg[17]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  0.558    




