lbl_80A94C08:
/* 80A94C08 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80A94C0C 00000004  7C 08 02 A6 */	mflr r0
/* 80A94C10 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 80A94C14 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 80A94C18 00000010  4B FF E0 C1 */	bl _savegpr_28
/* 80A94C1C 00000014  7C 7C 1B 78 */	mr r28, r3
/* 80A94C20 00000018  7C 9D 23 78 */	mr r29, r4
/* 80A94C24 0000001C  3C 60 00 00 */	lis r3, g_dComIfG_gameInfo@ha /* 804061C0 */
/* 80A94C28 00000020  38 63 00 00 */	addi r3, r3, g_dComIfG_gameInfo@l /* 804061C0 */
/* 80A94C2C 00000024  3B C3 4F F8 */	addi r30, r3, 0x4ff8
/* 80A94C30 00000028  7F C3 F3 78 */	mr r3, r30
/* 80A94C34 0000002C  3C A0 00 00 */	lis r5, struct_80A96B60+0x0@ha /* 80A96B60 */
/* 80A94C38 00000030  38 A5 00 00 */	addi r5, r5, struct_80A96B60+0x0@l /* 80A96B60 */
/* 80A94C3C 00000034  38 A5 00 D8 */	addi r5, r5, 0xd8
/* 80A94C40 00000038  38 C0 00 03 */	li r6, 3
/* 80A94C44 0000003C  4B FF E0 95 */	bl getMySubstanceP__16dEvent_manager_cFiPCci
/* 80A94C48 00000040  7C 7F 1B 79 */	or. r31, r3, r3
/* 80A94C4C 00000044  40 82 00 0C */	bne lbl_80A94C58
/* 80A94C50 00000048  38 60 00 01 */	li r3, 1
/* 80A94C54 0000004C  48 00 00 30 */	b lbl_80A94C84
lbl_80A94C58:
/* 80A94C58 00000000  7F C3 F3 78 */	mr r3, r30
/* 80A94C5C 00000004  7F A4 EB 78 */	mr r4, r29
/* 80A94C60 00000008  4B FF E0 79 */	bl getIsAddvance__16dEvent_manager_cFi
/* 80A94C64 0000000C  2C 03 00 00 */	cmpwi r3, 0
/* 80A94C68 00000010  41 82 00 10 */	beq lbl_80A94C78
/* 80A94C6C 00000014  7F 83 E3 78 */	mr r3, r28
/* 80A94C70 00000018  7F E4 FB 78 */	mr r4, r31
/* 80A94C74 0000001C  48 00 00 29 */	bl _cutTutrialBegin_Skip_Init__18daNpc_Pachi_Besu_cFRCi
lbl_80A94C78:
/* 80A94C78 00000000  7F 83 E3 78 */	mr r3, r28
/* 80A94C7C 00000004  7F E4 FB 78 */	mr r4, r31
/* 80A94C80 00000008  48 00 00 25 */	bl _cutTutrialBegin_Skip_Main__18daNpc_Pachi_Besu_cFRCi
lbl_80A94C84:
/* 80A94C84 00000000  39 61 00 20 */	addi r11, r1, 0x20
/* 80A94C88 00000004  4B FF E0 51 */	bl _restgpr_28
/* 80A94C8C 00000008  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80A94C90 0000000C  7C 08 03 A6 */	mtlr r0
/* 80A94C94 00000010  38 21 00 20 */	addi r1, r1, 0x20
/* 80A94C98 00000014  4E 80 00 20 */	blr 
