/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/srinivaas/vaman/vaman_exp/not_gate/not_gate.v:1.1-5.10" *)
module hello(y, x);
  wire _0_;
  wire _1_;
  (* src = "/home/srinivaas/vaman/vaman_exp/not_gate/not_gate.v:3.7-3.8" *)
  input x;
  (* src = "/home/srinivaas/vaman/vaman_exp/not_gate/not_gate.v:2.8-2.9" *)
  output y;
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X34Y32"),
    .IO_PAD("40"),
    .IO_TYPE("BIDIR")
  ) _2_ (
    .P(x),
    .Q(_0_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X28Y32"),
    .IO_PAD("36"),
    .IO_TYPE("BIDIR")
  ) _3_ (
    .A(_1_),
    .P(y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) y_LUT1_O (
    .I0(_0_),
    .O(_1_)
  );
endmodule
