/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 152 208)
	(text "COM-to-REAL" (rect 5 0 85 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "SR[2..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "SR[2..0]" (rect 21 27 68 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "ENA" (rect 0 0 24 19)(font "Intel Clear" (font_size 8)))
		(text "ENA" (rect 21 43 45 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 136 32)
		(output)
		(text "AXN" (rect 0 0 25 19)(font "Intel Clear" (font_size 8)))
		(text "AXN" (rect 90 27 115 46)(font "Intel Clear" (font_size 8)))
		(line (pt 136 32)(pt 120 32))
	)
	(port
		(pt 136 48)
		(output)
		(text "BXN" (rect 0 0 25 19)(font "Intel Clear" (font_size 8)))
		(text "BXN" (rect 90 43 115 62)(font "Intel Clear" (font_size 8)))
		(line (pt 136 48)(pt 120 48))
	)
	(port
		(pt 136 64)
		(output)
		(text "CXN" (rect 0 0 25 19)(font "Intel Clear" (font_size 8)))
		(text "CXN" (rect 90 59 115 78)(font "Intel Clear" (font_size 8)))
		(line (pt 136 64)(pt 120 64))
	)
	(port
		(pt 136 80)
		(output)
		(text "DXN" (rect 0 0 27 19)(font "Intel Clear" (font_size 8)))
		(text "DXN" (rect 88 75 115 94)(font "Intel Clear" (font_size 8)))
		(line (pt 136 80)(pt 120 80))
	)
	(port
		(pt 136 96)
		(output)
		(text "spaN" (rect 0 0 30 19)(font "Intel Clear" (font_size 8)))
		(text "spaN" (rect 85 91 115 110)(font "Intel Clear" (font_size 8)))
		(line (pt 136 96)(pt 120 96))
	)
	(port
		(pt 136 112)
		(output)
		(text "spbN" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "spbN" (rect 84 107 115 126)(font "Intel Clear" (font_size 8)))
		(line (pt 136 112)(pt 120 112))
	)
	(port
		(pt 136 128)
		(output)
		(text "spcN" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
		(text "spcN" (rect 86 123 115 142)(font "Intel Clear" (font_size 8)))
		(line (pt 136 128)(pt 120 128))
	)
	(port
		(pt 136 144)
		(output)
		(text "immN" (rect 0 0 36 19)(font "Intel Clear" (font_size 8)))
		(text "immN" (rect 79 139 115 158)(font "Intel Clear" (font_size 8)))
		(line (pt 136 144)(pt 120 144))
	)
	(drawing
		(rectangle (rect 16 16 120 176))
	)
)
