iwb_biu.wb_ack_cnt==x
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==xx
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==x
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==x
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==x
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==xx
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==x
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==x
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==x
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==x
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==x
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==xx
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==xxx
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==x
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==iwb_biu.wb_fsm_state_cur
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_bte_o==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_bte_o==or1200_ic_fsm.state
iwb_biu.wb_bte_o==or1200_freeze.waiting_on
iwb_biu.wb_bte_o==or1200_du.dbg_is_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_ic_fsm.state
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_bte_o==dwb_biu.wb_fsm_state_cur
dwb_biu.wb_bte_o==or1200_ic_fsm.state
dwb_biu.wb_bte_o==or1200_freeze.waiting_on
dwb_biu.wb_bte_o==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_ic_fsm.state
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_ic_fsm.state==or1200_freeze.waiting_on
or1200_ic_fsm.state==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.delayed_tee
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.delayed_tee
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.delayed_tee
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.delayed_tee
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.delayed_tee
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.delayed_tee
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==x
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==x
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==x
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==xx1
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==x
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==x
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==x
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==xx1
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==x11
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==x11
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
or1200_pm.spr_dat_i[6]==x
or1200_pm.spr_dat_i[3:0]==xxx
or1200_pm.spr_dat_i[4]==x
or1200_pm.spr_dat_i[5]==x
or1200_du.spr_dat_i[13:0]==xxxxxxxxxxxxx
or1200_du.spr_dat_i[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_du.spr_dat_i[7:0]==xxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_precalc_sum[0]==_
or1200_lsu.id_precalc_sum[1:0]==x
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_du.dmr1[23]==x
or1200_du.dmr1[22]==x
or1200_except.datain[16]==x
or1200_except.du_dmr1[23]==x
or1200_except.du_dmr1[22]==x
or1200_dc_fsm.addr_r[11:2]==xxxxxxxxx
or1200_dc_fsm.addr_r[4:2]==xx
or1200_pic.spr_dat_i[19:2]==xxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.err_saved[0]==_
or1200_if.err_saved[1]==_
or1200_ic_fsm.start_addr[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.ex_insn[31:26]==xxxxx
or1200_ic_fsm.saved_addr_r[4:2]==xx
or1200_ic_fsm.saved_addr_r[31:9]==xxxxxxxxxxxxxxxxxxxxxx
or1200_du.dwcr1[15:0]==xxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[0]==_
or1200_mult_mac.mul_prod_r[63:31]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_except.sr[2]==x
or1200_dc_fsm.lsu_addr[11:2]==xxxxxxxxx
or1200_except.delayed_iee[1:0]==x
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_immu_top.icpu_adr_i[31:13]==xxxxxxxxxxxxxxxxxx
or1200_ctrl.id_insn[31:23]==xxxxxxxx
or1200_ctrl.id_insn[3:0]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[24:21]==xxx
or1200_ctrl.id_insn[9:6]==xxx
or1200_ctrl.id_insn[25:21]==xxxx
or1200_ctrl.id_insn[4:0]==xxxx
or1200_ctrl.id_insn[4]==x
or1200_ctrl.id_insn[31:26]==xxxxx
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.id_insn[3]==x
iwb_biu.wb_bte_o==dwb_biu.wb_bte_o
iwb_biu.wb_fsm_state_cur==dwb_biu.wb_fsm_state_cur
iwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
iwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
dwb_biu.wb_fsm_state_cur==or1200_freeze.waiting_on
dwb_biu.wb_fsm_state_cur==or1200_du.dbg_is_o
or1200_freeze.waiting_on==or1200_du.dbg_is_o
iwb_biu.wb_cti_o==dwb_biu.wb_cti_o
iwb_biu.wb_cti_o==or1200_if.err_saved
iwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
iwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
iwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
iwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
iwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
iwb_biu.wb_cti_o==or1200_except.id_exceptflags
iwb_biu.wb_cti_o==or1200_except.state
iwb_biu.wb_cti_o==or1200_dc_fsm.state
dwb_biu.wb_cti_o==or1200_if.err_saved
dwb_biu.wb_cti_o==or1200_ctrl.ex_branch_op
dwb_biu.wb_cti_o==or1200_ctrl.ex_mac_op
dwb_biu.wb_cti_o==or1200_ctrl.id_branch_op
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r1
dwb_biu.wb_cti_o==or1200_mult_mac.mac_op_r3
dwb_biu.wb_cti_o==or1200_lsu.dcpu_adr_r
dwb_biu.wb_cti_o==or1200_except.id_exceptflags
dwb_biu.wb_cti_o==or1200_except.state
dwb_biu.wb_cti_o==or1200_dc_fsm.state
or1200_if.err_saved==or1200_ctrl.ex_branch_op
or1200_if.err_saved==or1200_ctrl.ex_mac_op
or1200_if.err_saved==or1200_ctrl.id_branch_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_except.id_exceptflags
or1200_if.err_saved==or1200_except.state
or1200_if.err_saved==or1200_dc_fsm.state
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_dc_fsm.state
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_dc_fsm.state
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r1==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r1==or1200_except.state
or1200_mult_mac.mac_op_r1==or1200_dc_fsm.state
or1200_mult_mac.mac_op_r3==or1200_lsu.dcpu_adr_r
or1200_mult_mac.mac_op_r3==or1200_except.id_exceptflags
or1200_mult_mac.mac_op_r3==or1200_except.state
or1200_mult_mac.mac_op_r3==or1200_dc_fsm.state
or1200_lsu.dcpu_adr_r==or1200_except.id_exceptflags
or1200_lsu.dcpu_adr_r==or1200_except.state
or1200_lsu.dcpu_adr_r==or1200_dc_fsm.state
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_dc_fsm.state
or1200_except.state==or1200_dc_fsm.state
iwb_biu.wb_sel_o==dwb_biu.wb_sel_o
iwb_biu.wb_sel_o==or1200_ic_fsm.cnt
iwb_biu.wb_sel_o==or1200_ctrl.alu_op2
iwb_biu.wb_sel_o==or1200_ctrl.comp_op
iwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
iwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
iwb_biu.wb_sel_o==or1200_except.except_type
iwb_biu.wb_sel_o==or1200_dc_fsm.cnt
dwb_biu.wb_sel_o==or1200_ic_fsm.cnt
dwb_biu.wb_sel_o==or1200_ctrl.alu_op2
dwb_biu.wb_sel_o==or1200_ctrl.comp_op
dwb_biu.wb_sel_o==or1200_ctrl.id_lsu_op
dwb_biu.wb_sel_o==or1200_lsu.ex_lsu_op
dwb_biu.wb_sel_o==or1200_except.except_type
dwb_biu.wb_sel_o==or1200_dc_fsm.cnt
or1200_ic_fsm.cnt==or1200_ctrl.alu_op2
or1200_ic_fsm.cnt==or1200_ctrl.comp_op
or1200_ic_fsm.cnt==or1200_ctrl.id_lsu_op
or1200_ic_fsm.cnt==or1200_lsu.ex_lsu_op
or1200_ic_fsm.cnt==or1200_except.except_type
or1200_ic_fsm.cnt==or1200_dc_fsm.cnt
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_ctrl.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_dc_fsm.cnt
or1200_ctrl.comp_op==or1200_ctrl.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_dc_fsm.cnt
or1200_ctrl.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.id_lsu_op==or1200_except.except_type
or1200_ctrl.id_lsu_op==or1200_dc_fsm.cnt
or1200_lsu.ex_lsu_op==or1200_except.except_type
or1200_lsu.ex_lsu_op==or1200_dc_fsm.cnt
or1200_except.except_type==or1200_dc_fsm.cnt
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_sprs.sr==or1200_except.esr
iwb_biu.wb_adr_o==dwb_biu.wb_adr_o
iwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
iwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
iwb_biu.wb_adr_o==or1200_genpc.pc
iwb_biu.wb_adr_o==or1200_if.insn_saved
iwb_biu.wb_adr_o==or1200_ctrl.ex_insn
iwb_biu.wb_adr_o==or1200_ctrl.id_insn
iwb_biu.wb_adr_o==or1200_ctrl.wb_insn
iwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
iwb_biu.wb_adr_o==or1200_alu.result
iwb_biu.wb_adr_o==or1200_mult_mac.result
iwb_biu.wb_adr_o==or1200_except.dl_pc
iwb_biu.wb_adr_o==or1200_except.eear
iwb_biu.wb_adr_o==or1200_except.epcr
iwb_biu.wb_adr_o==or1200_except.ex_pc
iwb_biu.wb_adr_o==or1200_except.id_pc
iwb_biu.wb_adr_o==or1200_except.wb_pc
iwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
iwb_biu.wb_adr_o==or1200_du.dbg_dat_o
iwb_biu.wb_adr_o==or1200_tt.ttmr
dwb_biu.wb_adr_o==or1200_immu_top.icpu_adr_default
dwb_biu.wb_adr_o==or1200_ic_fsm.saved_addr_r
dwb_biu.wb_adr_o==or1200_genpc.pc
dwb_biu.wb_adr_o==or1200_if.insn_saved
dwb_biu.wb_adr_o==or1200_ctrl.ex_insn
dwb_biu.wb_adr_o==or1200_ctrl.id_insn
dwb_biu.wb_adr_o==or1200_ctrl.wb_insn
dwb_biu.wb_adr_o==or1200_operandmuxes.operand_a
dwb_biu.wb_adr_o==or1200_alu.result
dwb_biu.wb_adr_o==or1200_mult_mac.result
dwb_biu.wb_adr_o==or1200_except.dl_pc
dwb_biu.wb_adr_o==or1200_except.eear
dwb_biu.wb_adr_o==or1200_except.epcr
dwb_biu.wb_adr_o==or1200_except.ex_pc
dwb_biu.wb_adr_o==or1200_except.id_pc
dwb_biu.wb_adr_o==or1200_except.wb_pc
dwb_biu.wb_adr_o==or1200_dc_fsm.addr_r
dwb_biu.wb_adr_o==or1200_du.dbg_dat_o
dwb_biu.wb_adr_o==or1200_tt.ttmr
or1200_immu_top.icpu_adr_default==or1200_ic_fsm.saved_addr_r
or1200_immu_top.icpu_adr_default==or1200_genpc.pc
or1200_immu_top.icpu_adr_default==or1200_if.insn_saved
or1200_immu_top.icpu_adr_default==or1200_ctrl.ex_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.id_insn
or1200_immu_top.icpu_adr_default==or1200_ctrl.wb_insn
or1200_immu_top.icpu_adr_default==or1200_operandmuxes.operand_a
or1200_immu_top.icpu_adr_default==or1200_alu.result
or1200_immu_top.icpu_adr_default==or1200_mult_mac.result
or1200_immu_top.icpu_adr_default==or1200_except.dl_pc
or1200_immu_top.icpu_adr_default==or1200_except.eear
or1200_immu_top.icpu_adr_default==or1200_except.epcr
or1200_immu_top.icpu_adr_default==or1200_except.ex_pc
or1200_immu_top.icpu_adr_default==or1200_except.id_pc
or1200_immu_top.icpu_adr_default==or1200_except.wb_pc
or1200_immu_top.icpu_adr_default==or1200_dc_fsm.addr_r
or1200_immu_top.icpu_adr_default==or1200_du.dbg_dat_o
or1200_immu_top.icpu_adr_default==or1200_tt.ttmr
or1200_ic_fsm.saved_addr_r==or1200_genpc.pc
or1200_ic_fsm.saved_addr_r==or1200_if.insn_saved
or1200_ic_fsm.saved_addr_r==or1200_ctrl.ex_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.id_insn
or1200_ic_fsm.saved_addr_r==or1200_ctrl.wb_insn
or1200_ic_fsm.saved_addr_r==or1200_operandmuxes.operand_a
or1200_ic_fsm.saved_addr_r==or1200_alu.result
or1200_ic_fsm.saved_addr_r==or1200_mult_mac.result
or1200_ic_fsm.saved_addr_r==or1200_except.dl_pc
or1200_ic_fsm.saved_addr_r==or1200_except.eear
or1200_ic_fsm.saved_addr_r==or1200_except.epcr
or1200_ic_fsm.saved_addr_r==or1200_except.ex_pc
or1200_ic_fsm.saved_addr_r==or1200_except.id_pc
or1200_ic_fsm.saved_addr_r==or1200_except.wb_pc
or1200_ic_fsm.saved_addr_r==or1200_dc_fsm.addr_r
or1200_ic_fsm.saved_addr_r==or1200_du.dbg_dat_o
or1200_ic_fsm.saved_addr_r==or1200_tt.ttmr
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_ctrl.ex_insn
or1200_genpc.pc==or1200_ctrl.id_insn
or1200_genpc.pc==or1200_ctrl.wb_insn
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_alu.result
or1200_genpc.pc==or1200_mult_mac.result
or1200_genpc.pc==or1200_except.dl_pc
or1200_genpc.pc==or1200_except.eear
or1200_genpc.pc==or1200_except.epcr
or1200_genpc.pc==or1200_except.ex_pc
or1200_genpc.pc==or1200_except.id_pc
or1200_genpc.pc==or1200_except.wb_pc
or1200_genpc.pc==or1200_dc_fsm.addr_r
or1200_genpc.pc==or1200_du.dbg_dat_o
or1200_genpc.pc==or1200_tt.ttmr
or1200_if.insn_saved==or1200_ctrl.ex_insn
or1200_if.insn_saved==or1200_ctrl.id_insn
or1200_if.insn_saved==or1200_ctrl.wb_insn
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_alu.result
or1200_if.insn_saved==or1200_mult_mac.result
or1200_if.insn_saved==or1200_except.dl_pc
or1200_if.insn_saved==or1200_except.eear
or1200_if.insn_saved==or1200_except.epcr
or1200_if.insn_saved==or1200_except.ex_pc
or1200_if.insn_saved==or1200_except.id_pc
or1200_if.insn_saved==or1200_except.wb_pc
or1200_if.insn_saved==or1200_dc_fsm.addr_r
or1200_if.insn_saved==or1200_du.dbg_dat_o
or1200_if.insn_saved==or1200_tt.ttmr
or1200_ctrl.ex_insn==or1200_ctrl.id_insn
or1200_ctrl.ex_insn==or1200_ctrl.wb_insn
or1200_ctrl.ex_insn==or1200_operandmuxes.operand_a
or1200_ctrl.ex_insn==or1200_alu.result
or1200_ctrl.ex_insn==or1200_mult_mac.result
or1200_ctrl.ex_insn==or1200_except.dl_pc
or1200_ctrl.ex_insn==or1200_except.eear
or1200_ctrl.ex_insn==or1200_except.epcr
or1200_ctrl.ex_insn==or1200_except.ex_pc
or1200_ctrl.ex_insn==or1200_except.id_pc
or1200_ctrl.ex_insn==or1200_except.wb_pc
or1200_ctrl.ex_insn==or1200_dc_fsm.addr_r
or1200_ctrl.ex_insn==or1200_du.dbg_dat_o
or1200_ctrl.ex_insn==or1200_tt.ttmr
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_alu.result
or1200_ctrl.id_insn==or1200_mult_mac.result
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_dc_fsm.addr_r
or1200_ctrl.id_insn==or1200_du.dbg_dat_o
or1200_ctrl.id_insn==or1200_tt.ttmr
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_alu.result
or1200_ctrl.wb_insn==or1200_mult_mac.result
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_dc_fsm.addr_r
or1200_ctrl.wb_insn==or1200_du.dbg_dat_o
or1200_ctrl.wb_insn==or1200_tt.ttmr
or1200_operandmuxes.operand_a==or1200_alu.result
or1200_operandmuxes.operand_a==or1200_mult_mac.result
or1200_operandmuxes.operand_a==or1200_except.dl_pc
or1200_operandmuxes.operand_a==or1200_except.eear
or1200_operandmuxes.operand_a==or1200_except.epcr
or1200_operandmuxes.operand_a==or1200_except.ex_pc
or1200_operandmuxes.operand_a==or1200_except.id_pc
or1200_operandmuxes.operand_a==or1200_except.wb_pc
or1200_operandmuxes.operand_a==or1200_dc_fsm.addr_r
or1200_operandmuxes.operand_a==or1200_du.dbg_dat_o
or1200_operandmuxes.operand_a==or1200_tt.ttmr
or1200_alu.result==or1200_mult_mac.result
or1200_alu.result==or1200_except.dl_pc
or1200_alu.result==or1200_except.eear
or1200_alu.result==or1200_except.epcr
or1200_alu.result==or1200_except.ex_pc
or1200_alu.result==or1200_except.id_pc
or1200_alu.result==or1200_except.wb_pc
or1200_alu.result==or1200_dc_fsm.addr_r
or1200_alu.result==or1200_du.dbg_dat_o
or1200_alu.result==or1200_tt.ttmr
or1200_mult_mac.result==or1200_except.dl_pc
or1200_mult_mac.result==or1200_except.eear
or1200_mult_mac.result==or1200_except.epcr
or1200_mult_mac.result==or1200_except.ex_pc
or1200_mult_mac.result==or1200_except.id_pc
or1200_mult_mac.result==or1200_except.wb_pc
or1200_mult_mac.result==or1200_dc_fsm.addr_r
or1200_mult_mac.result==or1200_du.dbg_dat_o
or1200_mult_mac.result==or1200_tt.ttmr
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_dc_fsm.addr_r
or1200_except.dl_pc==or1200_du.dbg_dat_o
or1200_except.dl_pc==or1200_tt.ttmr
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_dc_fsm.addr_r
or1200_except.eear==or1200_du.dbg_dat_o
or1200_except.eear==or1200_tt.ttmr
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_dc_fsm.addr_r
or1200_except.epcr==or1200_du.dbg_dat_o
or1200_except.epcr==or1200_tt.ttmr
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_dc_fsm.addr_r
or1200_except.ex_pc==or1200_du.dbg_dat_o
or1200_except.ex_pc==or1200_tt.ttmr
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_dc_fsm.addr_r
or1200_except.id_pc==or1200_du.dbg_dat_o
or1200_except.id_pc==or1200_tt.ttmr
or1200_except.wb_pc==or1200_dc_fsm.addr_r
or1200_except.wb_pc==or1200_du.dbg_dat_o
or1200_except.wb_pc==or1200_tt.ttmr
or1200_dc_fsm.addr_r==or1200_du.dbg_dat_o
or1200_dc_fsm.addr_r==or1200_tt.ttmr
or1200_du.dbg_dat_o==or1200_tt.ttmr
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
--
