//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	eigenValsBatchKernel
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry eigenValsBatchKernel(
	.param .u32 eigenValsBatchKernel_param_0,
	.param .u64 eigenValsBatchKernel_param_1,
	.param .u64 eigenValsBatchKernel_param_2,
	.param .f64 eigenValsBatchKernel_param_3
)
{
	.local .align 4 .b8 	__local_depot0[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .b32 	%r<64>;
	.reg .f64 	%fd<290>;
	.reg .b64 	%rd<24>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r19, [eigenValsBatchKernel_param_0];
	ld.param.u64 	%rd4, [eigenValsBatchKernel_param_1];
	ld.param.u64 	%rd5, [eigenValsBatchKernel_param_2];
	add.u64 	%rd6, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r1, %r21, %r20, %r22;
	setp.ge.s32 	%p1, %r1, %r19;
	@%p1 bra 	$L__BB0_45;

	cvta.to.global.u64 	%rd7, %rd4;
	mul.lo.s32 	%r23, %r1, 9;
	mul.wide.s32 	%rd8, %r23, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f64 	%fd60, [%rd9+64];
	ld.global.f64 	%fd61, [%rd9+32];
	mul.f64 	%fd62, %fd61, %fd60;
	ld.global.f64 	%fd63, [%rd9+40];
	ld.global.f64 	%fd64, [%rd9+56];
	mul.f64 	%fd65, %fd64, %fd63;
	sub.f64 	%fd66, %fd62, %fd65;
	ld.global.f64 	%fd67, [%rd9];
	mul.f64 	%fd68, %fd67, %fd66;
	ld.global.f64 	%fd69, [%rd9+8];
	mul.f64 	%fd70, %fd69, %fd60;
	ld.global.f64 	%fd71, [%rd9+16];
	mul.f64 	%fd72, %fd64, %fd71;
	sub.f64 	%fd73, %fd70, %fd72;
	ld.global.f64 	%fd74, [%rd9+24];
	mul.f64 	%fd75, %fd74, %fd73;
	sub.f64 	%fd76, %fd68, %fd75;
	mul.f64 	%fd77, %fd69, %fd63;
	mul.f64 	%fd78, %fd61, %fd71;
	sub.f64 	%fd79, %fd77, %fd78;
	ld.global.f64 	%fd80, [%rd9+48];
	fma.rn.f64 	%fd81, %fd80, %fd79, %fd76;
	mul.f64 	%fd82, %fd67, %fd60;
	mul.f64 	%fd83, %fd80, %fd71;
	sub.f64 	%fd84, %fd82, %fd83;
	add.f64 	%fd85, %fd66, %fd84;
	mul.f64 	%fd86, %fd67, %fd61;
	mul.f64 	%fd87, %fd74, %fd69;
	sub.f64 	%fd88, %fd86, %fd87;
	add.f64 	%fd89, %fd67, 0d0000000000000000;
	add.f64 	%fd90, %fd89, %fd61;
	add.f64 	%fd91, %fd90, %fd60;
	add.f64 	%fd92, %fd85, %fd88;
	neg.f64 	%fd93, %fd91;
	mul.f64 	%fd94, %fd92, 0d4008000000000000;
	mul.f64 	%fd95, %fd91, %fd91;
	sub.f64 	%fd96, %fd94, %fd95;
	div.rn.f64 	%fd97, %fd96, 0d4008000000000000;
	add.f64 	%fd98, %fd91, %fd91;
	mul.f64 	%fd99, %fd98, %fd91;
	mul.f64 	%fd100, %fd91, 0d4022000000000000;
	mul.f64 	%fd101, %fd92, %fd100;
	fma.rn.f64 	%fd102, %fd99, %fd93, %fd101;
	mul.f64 	%fd103, %fd81, 0d403B000000000000;
	sub.f64 	%fd104, %fd102, %fd103;
	div.rn.f64 	%fd105, %fd104, 0d403B000000000000;
	div.rn.f64 	%fd1, %fd91, 0d4008000000000000;
	div.rn.f64 	%fd106, %fd97, 0dC008000000000000;
	sqrt.rn.f64 	%fd107, %fd106;
	add.f64 	%fd2, %fd107, %fd107;
	mul.f64 	%fd108, %fd105, 0d4008000000000000;
	mul.f64 	%fd109, %fd97, %fd2;
	div.rn.f64 	%fd110, %fd108, %fd109;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd110;
	}
	abs.f64 	%fd3, %fd110;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd3;
	}
	setp.lt.s32 	%p2, %r24, 1071801958;
	@%p2 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_2;

$L__BB0_9:
	mul.f64 	%fd158, %fd3, %fd3;
	mov.f64 	%fd159, 0dBFB3823B180754AF;
	mov.f64 	%fd160, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd161, %fd160, %fd158, %fd159;
	mov.f64 	%fd162, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd163, %fd161, %fd158, %fd162;
	mov.f64 	%fd164, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd165, %fd163, %fd158, %fd164;
	mov.f64 	%fd166, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd167, %fd165, %fd158, %fd166;
	mov.f64 	%fd168, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd169, %fd167, %fd158, %fd168;
	mov.f64 	%fd170, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd171, %fd169, %fd158, %fd170;
	mov.f64 	%fd172, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd173, %fd171, %fd158, %fd172;
	mov.f64 	%fd174, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd175, %fd173, %fd158, %fd174;
	mov.f64 	%fd176, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd177, %fd175, %fd158, %fd176;
	mov.f64 	%fd178, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd179, %fd177, %fd158, %fd178;
	mov.f64 	%fd180, 0d3FB333333320F91B;
	fma.rn.f64 	%fd181, %fd179, %fd158, %fd180;
	mov.f64 	%fd182, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd183, %fd181, %fd158, %fd182;
	mul.f64 	%fd184, %fd158, %fd183;
	fma.rn.f64 	%fd11, %fd184, %fd3, %fd3;
	setp.lt.s32 	%p6, %r2, 0;
	@%p6 bra 	$L__BB0_11;

	mov.f64 	%fd185, 0dBC91A62633145C07;
	add.rn.f64 	%fd186, %fd11, %fd185;
	neg.f64 	%fd187, %fd186;
	mov.f64 	%fd188, 0d3FF921FB54442D18;
	add.rn.f64 	%fd274, %fd188, %fd187;
	bra.uni 	$L__BB0_12;

$L__BB0_2:
	mov.f64 	%fd111, 0d3FF0000000000000;
	sub.f64 	%fd4, %fd111, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd4;
	}
	setp.lt.s32 	%p3, %r3, 1;
	@%p3 bra 	$L__BB0_4;

	add.s32 	%r25, %r3, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd4;
	}
	mov.b64 	%fd112, {%r26, %r25};
	rsqrt.approx.ftz.f64 	%fd113, %fd112;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd113;
	}
	add.s32 	%r28, %r27, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r29, %temp}, %fd113;
	}
	mov.b64 	%fd114, {%r29, %r28};
	mul.f64 	%fd115, %fd112, %fd113;
	neg.f64 	%fd116, %fd115;
	fma.rn.f64 	%fd117, %fd115, %fd116, %fd112;
	fma.rn.f64 	%fd118, %fd117, %fd114, %fd115;
	neg.f64 	%fd119, %fd118;
	fma.rn.f64 	%fd120, %fd118, %fd119, %fd112;
	fma.rn.f64 	%fd122, %fd113, %fd119, %fd111;
	fma.rn.f64 	%fd123, %fd122, %fd114, %fd114;
	fma.rn.f64 	%fd124, %fd120, %fd123, %fd118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd124;
	}
	add.s32 	%r31, %r30, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd124;
	}
	mov.b64 	%fd125, {%r32, %r31};
	mov.f64 	%fd126, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd127, 0d3EC715B371155F70;
	fma.rn.f64 	%fd128, %fd127, %fd4, %fd126;
	mov.f64 	%fd129, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd130, %fd128, %fd4, %fd129;
	mov.f64 	%fd131, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd132, %fd130, %fd4, %fd131;
	mov.f64 	%fd133, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd134, %fd132, %fd4, %fd133;
	mov.f64 	%fd135, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd136, %fd134, %fd4, %fd135;
	mov.f64 	%fd137, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd138, %fd136, %fd4, %fd137;
	mov.f64 	%fd139, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd140, %fd138, %fd4, %fd139;
	mov.f64 	%fd141, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd142, %fd140, %fd4, %fd141;
	mov.f64 	%fd143, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd144, %fd142, %fd4, %fd143;
	mov.f64 	%fd145, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd146, %fd144, %fd4, %fd145;
	mov.f64 	%fd147, 0d3F9333333333329C;
	fma.rn.f64 	%fd148, %fd146, %fd4, %fd147;
	mov.f64 	%fd149, 0d3FB5555555555555;
	fma.rn.f64 	%fd150, %fd148, %fd4, %fd149;
	mul.f64 	%fd151, %fd4, %fd150;
	fma.rn.f64 	%fd274, %fd151, %fd125, %fd125;
	bra.uni 	$L__BB0_5;

$L__BB0_11:
	mov.f64 	%fd189, 0d3C91A62633145C07;
	add.rn.f64 	%fd190, %fd11, %fd189;
	mov.f64 	%fd191, 0d3FF921FB54442D18;
	add.rn.f64 	%fd274, %fd191, %fd190;
	bra.uni 	$L__BB0_12;

$L__BB0_4:
	mov.f64 	%fd152, 0d0000000000000000;
	mul.rn.f64 	%fd274, %fd3, %fd152;

$L__BB0_5:
	setp.gt.s32 	%p4, %r3, -1;
	@%p4 bra 	$L__BB0_7;

	mov.f64 	%fd153, 0d7FF0000000000000;
	mul.rn.f64 	%fd274, %fd274, %fd153;

$L__BB0_7:
	setp.gt.s32 	%p5, %r2, -1;
	@%p5 bra 	$L__BB0_12;

	mov.f64 	%fd154, 0dBCA1A62633145C07;
	add.rn.f64 	%fd155, %fd274, %fd154;
	neg.f64 	%fd156, %fd155;
	mov.f64 	%fd157, 0d400921FB54442D18;
	add.rn.f64 	%fd274, %fd157, %fd156;

$L__BB0_12:
	add.f64 	%fd192, %fd274, 0d0000000000000000;
	div.rn.f64 	%fd15, %fd192, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd15;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd15;
	}
	and.b32  	%r35, %r34, 2147483647;
	setp.eq.s32 	%p7, %r35, 2146435072;
	setp.eq.s32 	%p8, %r33, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_13;

$L__BB0_16:
	mov.f64 	%fd202, 0d0000000000000000;
	mul.rn.f64 	%fd276, %fd15, %fd202;
	mov.u32 	%r59, 1;
	bra.uni 	$L__BB0_17;

$L__BB0_13:
	mul.f64 	%fd193, %fd15, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r58, %fd193;
	st.local.u32 	[%rd1], %r58;
	cvt.rn.f64.s32 	%fd194, %r58;
	neg.f64 	%fd195, %fd194;
	mov.f64 	%fd196, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd197, %fd195, %fd196, %fd15;
	mov.f64 	%fd198, 0d3C91A62633145C00;
	fma.rn.f64 	%fd199, %fd195, %fd198, %fd197;
	mov.f64 	%fd200, 0d397B839A252049C0;
	fma.rn.f64 	%fd276, %fd195, %fd200, %fd199;
	abs.f64 	%fd201, %fd15;
	setp.ltu.f64 	%p10, %fd201, 0d41E0000000000000;
	@%p10 bra 	$L__BB0_15;

	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd15;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd6;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd276, [retval0+0];
	} // callseq 0
	ld.local.u32 	%r58, [%rd1];

$L__BB0_15:
	add.s32 	%r59, %r58, 1;

$L__BB0_17:
	and.b32  	%r37, %r59, 1;
	shl.b32 	%r38, %r59, 3;
	and.b32  	%r39, %r38, 8;
	setp.eq.s32 	%p11, %r37, 0;
	selp.f64 	%fd203, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p11;
	mul.wide.s32 	%rd11, %r39, 8;
	mov.u64 	%rd12, __cudart_sin_cos_coeffs;
	add.s64 	%rd13, %rd12, %rd11;
	ld.global.nc.f64 	%fd204, [%rd13+8];
	mul.rn.f64 	%fd21, %fd276, %fd276;
	fma.rn.f64 	%fd205, %fd203, %fd21, %fd204;
	ld.global.nc.f64 	%fd206, [%rd13+16];
	fma.rn.f64 	%fd207, %fd205, %fd21, %fd206;
	ld.global.nc.f64 	%fd208, [%rd13+24];
	fma.rn.f64 	%fd209, %fd207, %fd21, %fd208;
	ld.global.nc.f64 	%fd210, [%rd13+32];
	fma.rn.f64 	%fd211, %fd209, %fd21, %fd210;
	ld.global.nc.f64 	%fd212, [%rd13+40];
	fma.rn.f64 	%fd213, %fd211, %fd21, %fd212;
	ld.global.nc.f64 	%fd214, [%rd13+48];
	fma.rn.f64 	%fd22, %fd213, %fd21, %fd214;
	fma.rn.f64 	%fd278, %fd22, %fd276, %fd276;
	@%p11 bra 	$L__BB0_19;

	mov.f64 	%fd215, 0d3FF0000000000000;
	fma.rn.f64 	%fd278, %fd22, %fd21, %fd215;

$L__BB0_19:
	and.b32  	%r40, %r59, 2;
	setp.eq.s32 	%p12, %r40, 0;
	@%p12 bra 	$L__BB0_21;

	mov.f64 	%fd216, 0d0000000000000000;
	mov.f64 	%fd217, 0dBFF0000000000000;
	fma.rn.f64 	%fd278, %fd278, %fd217, %fd216;

$L__BB0_21:
	mul.lo.s32 	%r41, %r1, 3;
	cvta.to.global.u64 	%rd14, %rd5;
	mul.wide.s32 	%rd15, %r41, 8;
	add.s64 	%rd2, %rd14, %rd15;
	fma.rn.f64 	%fd218, %fd2, %fd278, %fd1;
	st.global.f64 	[%rd2], %fd218;
	add.f64 	%fd219, %fd274, 0d401921FB54442D18;
	div.rn.f64 	%fd28, %fd219, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd28;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd28;
	}
	and.b32  	%r44, %r43, 2147483647;
	setp.eq.s32 	%p13, %r44, 2146435072;
	setp.eq.s32 	%p14, %r42, 0;
	and.pred  	%p15, %p14, %p13;
	@%p15 bra 	$L__BB0_25;
	bra.uni 	$L__BB0_22;

$L__BB0_25:
	mov.f64 	%fd229, 0d0000000000000000;
	mul.rn.f64 	%fd280, %fd28, %fd229;
	mov.u32 	%r61, 1;
	bra.uni 	$L__BB0_26;

$L__BB0_22:
	mul.f64 	%fd220, %fd28, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r60, %fd220;
	st.local.u32 	[%rd1], %r60;
	cvt.rn.f64.s32 	%fd221, %r60;
	neg.f64 	%fd222, %fd221;
	mov.f64 	%fd223, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd224, %fd222, %fd223, %fd28;
	mov.f64 	%fd225, 0d3C91A62633145C00;
	fma.rn.f64 	%fd226, %fd222, %fd225, %fd224;
	mov.f64 	%fd227, 0d397B839A252049C0;
	fma.rn.f64 	%fd280, %fd222, %fd227, %fd226;
	abs.f64 	%fd228, %fd28;
	setp.ltu.f64 	%p16, %fd228, 0d41E0000000000000;
	@%p16 bra 	$L__BB0_24;

	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd28;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd6;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd280, [retval0+0];
	} // callseq 1
	ld.local.u32 	%r60, [%rd1];

$L__BB0_24:
	add.s32 	%r61, %r60, 1;

$L__BB0_26:
	and.b32  	%r46, %r61, 1;
	shl.b32 	%r47, %r61, 3;
	and.b32  	%r48, %r47, 8;
	setp.eq.s32 	%p17, %r46, 0;
	selp.f64 	%fd230, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p17;
	mul.wide.s32 	%rd17, %r48, 8;
	add.s64 	%rd19, %rd12, %rd17;
	ld.global.nc.f64 	%fd231, [%rd19+8];
	mul.rn.f64 	%fd34, %fd280, %fd280;
	fma.rn.f64 	%fd232, %fd230, %fd34, %fd231;
	ld.global.nc.f64 	%fd233, [%rd19+16];
	fma.rn.f64 	%fd234, %fd232, %fd34, %fd233;
	ld.global.nc.f64 	%fd235, [%rd19+24];
	fma.rn.f64 	%fd236, %fd234, %fd34, %fd235;
	ld.global.nc.f64 	%fd237, [%rd19+32];
	fma.rn.f64 	%fd238, %fd236, %fd34, %fd237;
	ld.global.nc.f64 	%fd239, [%rd19+40];
	fma.rn.f64 	%fd240, %fd238, %fd34, %fd239;
	ld.global.nc.f64 	%fd241, [%rd19+48];
	fma.rn.f64 	%fd35, %fd240, %fd34, %fd241;
	fma.rn.f64 	%fd282, %fd35, %fd280, %fd280;
	@%p17 bra 	$L__BB0_28;

	mov.f64 	%fd242, 0d3FF0000000000000;
	fma.rn.f64 	%fd282, %fd35, %fd34, %fd242;

$L__BB0_28:
	and.b32  	%r49, %r61, 2;
	setp.eq.s32 	%p18, %r49, 0;
	@%p18 bra 	$L__BB0_30;

	mov.f64 	%fd243, 0d0000000000000000;
	mov.f64 	%fd244, 0dBFF0000000000000;
	fma.rn.f64 	%fd282, %fd282, %fd244, %fd243;

$L__BB0_30:
	fma.rn.f64 	%fd245, %fd2, %fd282, %fd1;
	st.global.f64 	[%rd2+8], %fd245;
	add.f64 	%fd246, %fd274, 0d402921FB54442D18;
	div.rn.f64 	%fd41, %fd246, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r50, %temp}, %fd41;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd41;
	}
	and.b32  	%r52, %r51, 2147483647;
	setp.eq.s32 	%p19, %r52, 2146435072;
	setp.eq.s32 	%p20, %r50, 0;
	and.pred  	%p21, %p20, %p19;
	@%p21 bra 	$L__BB0_34;
	bra.uni 	$L__BB0_31;

$L__BB0_34:
	mov.f64 	%fd256, 0d0000000000000000;
	mul.rn.f64 	%fd284, %fd41, %fd256;
	mov.u32 	%r63, 1;
	bra.uni 	$L__BB0_35;

$L__BB0_31:
	mul.f64 	%fd247, %fd41, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r62, %fd247;
	st.local.u32 	[%rd1], %r62;
	cvt.rn.f64.s32 	%fd248, %r62;
	neg.f64 	%fd249, %fd248;
	mov.f64 	%fd250, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd251, %fd249, %fd250, %fd41;
	mov.f64 	%fd252, 0d3C91A62633145C00;
	fma.rn.f64 	%fd253, %fd249, %fd252, %fd251;
	mov.f64 	%fd254, 0d397B839A252049C0;
	fma.rn.f64 	%fd284, %fd249, %fd254, %fd253;
	abs.f64 	%fd255, %fd41;
	setp.ltu.f64 	%p22, %fd255, 0d41E0000000000000;
	@%p22 bra 	$L__BB0_33;

	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd41;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd6;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd284, [retval0+0];
	} // callseq 2
	ld.local.u32 	%r62, [%rd1];

$L__BB0_33:
	add.s32 	%r63, %r62, 1;

$L__BB0_35:
	and.b32  	%r54, %r63, 1;
	shl.b32 	%r55, %r63, 3;
	and.b32  	%r56, %r55, 8;
	setp.eq.s32 	%p23, %r54, 0;
	selp.f64 	%fd257, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p23;
	mul.wide.s32 	%rd21, %r56, 8;
	add.s64 	%rd23, %rd12, %rd21;
	ld.global.nc.f64 	%fd258, [%rd23+8];
	mul.rn.f64 	%fd47, %fd284, %fd284;
	fma.rn.f64 	%fd259, %fd257, %fd47, %fd258;
	ld.global.nc.f64 	%fd260, [%rd23+16];
	fma.rn.f64 	%fd261, %fd259, %fd47, %fd260;
	ld.global.nc.f64 	%fd262, [%rd23+24];
	fma.rn.f64 	%fd263, %fd261, %fd47, %fd262;
	ld.global.nc.f64 	%fd264, [%rd23+32];
	fma.rn.f64 	%fd265, %fd263, %fd47, %fd264;
	ld.global.nc.f64 	%fd266, [%rd23+40];
	fma.rn.f64 	%fd267, %fd265, %fd47, %fd266;
	ld.global.nc.f64 	%fd268, [%rd23+48];
	fma.rn.f64 	%fd48, %fd267, %fd47, %fd268;
	fma.rn.f64 	%fd286, %fd48, %fd284, %fd284;
	@%p23 bra 	$L__BB0_37;

	mov.f64 	%fd269, 0d3FF0000000000000;
	fma.rn.f64 	%fd286, %fd48, %fd47, %fd269;

$L__BB0_37:
	and.b32  	%r57, %r63, 2;
	setp.eq.s32 	%p24, %r57, 0;
	@%p24 bra 	$L__BB0_39;

	mov.f64 	%fd270, 0d0000000000000000;
	mov.f64 	%fd271, 0dBFF0000000000000;
	fma.rn.f64 	%fd286, %fd286, %fd271, %fd270;

$L__BB0_39:
	fma.rn.f64 	%fd289, %fd2, %fd286, %fd1;
	st.global.f64 	[%rd2+16], %fd289;
	ld.global.f64 	%fd55, [%rd2+8];
	ld.global.f64 	%fd288, [%rd2];
	setp.geu.f64 	%p25, %fd288, %fd55;
	mov.f64 	%fd287, %fd55;
	@%p25 bra 	$L__BB0_41;

	st.global.f64 	[%rd2], %fd55;
	st.global.f64 	[%rd2+8], %fd288;
	mov.f64 	%fd287, %fd288;
	mov.f64 	%fd288, %fd55;

$L__BB0_41:
	setp.geu.f64 	%p26, %fd288, %fd289;
	@%p26 bra 	$L__BB0_43;

	st.global.f64 	[%rd2], %fd289;
	st.global.f64 	[%rd2+16], %fd288;
	mov.f64 	%fd289, %fd288;

$L__BB0_43:
	setp.geu.f64 	%p27, %fd287, %fd289;
	@%p27 bra 	$L__BB0_45;

	st.global.f64 	[%rd2+8], %fd289;
	st.global.f64 	[%rd2+16], %fd287;

$L__BB0_45:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<33>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<80>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r12, %r11, %r10;
	mov.u32 	%r13, 15;
	sub.s32 	%r4, %r13, %r10;
	mov.u32 	%r14, 19;
	sub.s32 	%r15, %r14, %r10;
	setp.gt.s32 	%p2, %r12, 14;
	selp.b32 	%r5, 18, %r15, %p2;
	setp.gt.s32 	%p3, %r12, %r5;
	mov.u64 	%rd77, 0;
	mov.u32 	%r32, %r4;
	@%p3 bra 	$L__BB1_4;

	add.s32 	%r16, %r4, -15;
	mul.wide.s32 	%rd22, %r16, 8;
	mov.u64 	%rd23, __cudart_i2opi_d;
	add.s64 	%rd24, %rd23, %rd22;
	add.s64 	%rd75, %rd24, 120;
	mov.b64 	%rd25, %fd4;
	shl.b64 	%rd26, %rd25, 11;
	or.b64  	%rd3, %rd26, -9223372036854775808;
	mov.u64 	%rd74, %rd1;
	mov.u32 	%r32, %r4;

$L__BB1_3:
	.pragma "nounroll";
	ld.global.nc.u64 	%rd27, [%rd75];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd27;
	mov.b64 	{%blo,%bhi}, %rd3;
	mov.b64 	{%clo,%chi}, %rd77;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd28, {%r0,%r1};
	mov.b64 	%rd77, {%r2,%r3};
	}
	st.local.u64 	[%rd74], %rd28;
	add.s64 	%rd75, %rd75, 8;
	add.s64 	%rd74, %rd74, 8;
	add.s32 	%r32, %r32, 1;
	setp.lt.s32 	%p4, %r32, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	sub.s32 	%r17, %r32, %r4;
	mul.wide.s32 	%rd29, %r17, 8;
	add.s64 	%rd30, %rd1, %rd29;
	st.local.u64 	[%rd30], %rd77;
	ld.local.u64 	%rd79, [%rd1+16];
	ld.local.u64 	%rd78, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r18, 64;
	sub.s32 	%r19, %r18, %r9;
	shl.b64 	%rd31, %rd78, %r9;
	shr.u64 	%rd32, %rd79, %r19;
	or.b64  	%rd78, %rd31, %rd32;
	shl.b64 	%rd33, %rd79, %r9;
	ld.local.u64 	%rd34, [%rd1+8];
	shr.u64 	%rd35, %rd34, %r19;
	or.b64  	%rd79, %rd35, %rd33;

$L__BB1_6:
	and.b32  	%r20, %r1, -2147483648;
	shr.u64 	%rd36, %rd78, 62;
	cvt.u32.u64 	%r21, %rd36;
	shr.u64 	%rd37, %rd79, 62;
	shl.b64 	%rd38, %rd78, 2;
	or.b64  	%rd39, %rd37, %rd38;
	shr.u64 	%rd40, %rd78, 61;
	cvt.u32.u64 	%r22, %rd40;
	and.b32  	%r23, %r22, 1;
	add.s32 	%r24, %r23, %r21;
	neg.s32 	%r25, %r24;
	setp.eq.s32 	%p6, %r20, 0;
	selp.b32 	%r26, %r24, %r25, %p6;
	cvta.to.local.u64 	%rd41, %rd18;
	mov.u64 	%rd42, 0;
	st.local.u32 	[%rd41], %r26;
	setp.eq.s32 	%p7, %r23, 0;
	shl.b64 	%rd43, %rd79, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd42;
	mov.b64 	{%a2,%a3}, %rd42;
	mov.b64 	{%b0,%b1}, %rd43;
	mov.b64 	{%b2,%b3}, %rd39;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd44, {%r0,%r1};
	mov.b64 	%rd45, {%r2,%r3};
	}
	selp.b64 	%rd46, %rd39, %rd45, %p7;
	selp.b64 	%rd47, %rd43, %rd44, %p7;
	xor.b32  	%r27, %r20, -2147483648;
	selp.b32 	%r28, %r20, %r27, %p7;
	clz.b64 	%r29, %rd46;
	cvt.u64.u32 	%rd48, %r29;
	setp.eq.s64 	%p8, %rd48, 0;
	shl.b64 	%rd49, %rd46, %r29;
	mov.u64 	%rd50, 64;
	sub.s64 	%rd51, %rd50, %rd48;
	cvt.u32.u64 	%r30, %rd51;
	shr.u64 	%rd52, %rd47, %r30;
	or.b64  	%rd53, %rd52, %rd49;
	selp.b64 	%rd54, %rd46, %rd53, %p8;
	mov.u64 	%rd55, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd54;
	mov.b64 	{%blo,%bhi}, %rd55;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd56, {%r0,%r1};
	mov.b64 	%rd57, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd57, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd56;
	mov.b64 	{%a2,%a3}, %rd57;
	mov.b64 	{%b0,%b1}, %rd56;
	mov.b64 	{%b2,%b3}, %rd57;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd58, {%r0,%r1};
	mov.b64 	%rd59, {%r2,%r3};
	}
	selp.b64 	%rd60, %rd59, %rd57, %p9;
	selp.u64 	%rd61, 1, 0, %p9;
	add.s64 	%rd62, %rd48, %rd61;
	cvt.u64.u32 	%rd63, %r28;
	shl.b64 	%rd64, %rd63, 32;
	shl.b64 	%rd65, %rd62, 52;
	mov.u64 	%rd66, 4602678819172646912;
	sub.s64 	%rd67, %rd66, %rd65;
	add.s64 	%rd68, %rd60, 1;
	shr.u64 	%rd69, %rd68, 10;
	add.s64 	%rd70, %rd69, 1;
	shr.u64 	%rd71, %rd70, 1;
	add.s64 	%rd72, %rd67, %rd71;
	or.b64  	%rd73, %rd72, %rd64;
	mov.b64 	%fd4, %rd73;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}

