#! /home1/c/cis5710/tools/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home1/c/cis5710/tools/lib/ivl/system.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/v2005_math.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/va_math.vpi";
S_0x234d800 .scope module, "test_processor" "test_processor" 2 21;
 .timescale -9 -12;
v0x23b0a90_0 .var "clk", 0 0;
v0x23b0b50_0 .var/i "consecutive_stalls", 31 0;
v0x23b0c30_0 .net "cur_dmem_data", 15 0, L_0x23b3c00;  1 drivers
v0x23b0cd0_0 .net "cur_insn", 15 0, L_0x23b59a0;  1 drivers
o0x7f40b81a7478 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x23b0de0_0 .net "cur_pc", 15 0, o0x7f40b81a7478;  0 drivers
o0x7f40b81a7328 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x23b0ef0_0 .net "dmem_addr", 15 0, o0x7f40b81a7328;  0 drivers
o0x7f40b81a7388 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x23b0fb0_0 .net "dmem_towrite", 15 0, o0x7f40b81a7388;  0 drivers
o0x7f40b81a7418 .functor BUFZ 1, C4<z>; HiZ drive
v0x23b1070_0 .net "dmem_we", 0 0, o0x7f40b81a7418;  0 drivers
v0x23b1110_0 .net "dre", 0 0, L_0x23b3220;  1 drivers
v0x23b1240_0 .var/i "errors", 31 0;
v0x23b1320_0 .var "file_status", 15 0;
v0x23b1400_0 .net "gwe", 0 0, L_0x23b3350;  1 drivers
v0x23b14a0_0 .net "i1re", 0 0, L_0x23b2f70;  1 drivers
v0x23b1540_0 .net "i2re", 0 0, L_0x23b3030;  1 drivers
v0x23b15e0_0 .var/i "input_file", 31 0;
v0x23b16c0_0 .var/i "insns", 31 0;
v0x23b17a0_0 .var/i "num_cycles", 31 0;
v0x23b1880_0 .var/i "output_file", 31 0;
v0x23b1960_0 .var "rst", 0 0;
o0x7f40b81a7e98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x23b1a00_0 .net "test_dmem_addr", 15 0, o0x7f40b81a7e98;  0 drivers
o0x7f40b81a7ec8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x23b1ac0_0 .net "test_dmem_data", 15 0, o0x7f40b81a7ec8;  0 drivers
o0x7f40b81a7ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x23b1b60_0 .net "test_dmem_we", 0 0, o0x7f40b81a7ef8;  0 drivers
o0x7f40b81a7e38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x23b1c00_0 .net "test_insn", 15 0, o0x7f40b81a7e38;  0 drivers
o0x7f40b81a7f28 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x23b1ca0_0 .net "test_nzp_new_bits", 2 0, o0x7f40b81a7f28;  0 drivers
o0x7f40b81a7f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x23b1d40_0 .net "test_nzp_we", 0 0, o0x7f40b81a7f58;  0 drivers
o0x7f40b81a7e68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x23b1de0_0 .net "test_pc", 15 0, o0x7f40b81a7e68;  0 drivers
o0x7f40b81a7f88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x23b1eb0_0 .net "test_regfile_in", 15 0, o0x7f40b81a7f88;  0 drivers
o0x7f40b81a7fe8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x23b1f80_0 .net "test_regfile_reg", 2 0, o0x7f40b81a7fe8;  0 drivers
o0x7f40b81a7fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x23b2050_0 .net "test_regfile_we", 0 0, o0x7f40b81a7fb8;  0 drivers
o0x7f40b81a8018 .functor BUFZ 2, C4<zz>; HiZ drive
v0x23b2120_0 .net "test_stall", 1 0, o0x7f40b81a8018;  0 drivers
v0x23b21f0_0 .var/i "tests", 31 0;
v0x23b2290_0 .var "verify_dmem_addr", 15 0;
v0x23b2330_0 .var "verify_dmem_data", 15 0;
v0x23b2620_0 .var "verify_dmem_we", 0 0;
v0x23b26e0_0 .var "verify_insn", 15 0;
v0x23b27c0_0 .var "verify_nzp_new_bits", 2 0;
v0x23b28a0_0 .var "verify_nzp_we", 0 0;
v0x23b2960_0 .var "verify_pc", 15 0;
v0x23b2a40_0 .var "verify_regfile_in", 15 0;
v0x23b2b20_0 .var "verify_regfile_reg", 2 0;
v0x23b2c00_0 .var "verify_regfile_we", 0 0;
v0x23b2cc0_0 .var "verify_stall", 1 0;
v0x23b2da0_0 .net "vout_dummy", 15 0, L_0x23b4000;  1 drivers
S_0x235c490 .scope module, "memory" "lc4_memory" 2 81, 3 9 0, S_0x234d800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "idclk";
    .port_info 1 /INPUT 1 "i1re";
    .port_info 2 /INPUT 1 "i2re";
    .port_info 3 /INPUT 1 "dre";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 16 "i1addr";
    .port_info 7 /INPUT 16 "i2addr";
    .port_info 8 /OUTPUT 16 "i1out";
    .port_info 9 /OUTPUT 16 "i2out";
    .port_info 10 /INPUT 16 "daddr";
    .port_info 11 /INPUT 16 "din";
    .port_info 12 /OUTPUT 16 "dout";
    .port_info 13 /INPUT 1 "dwe";
    .port_info 14 /INPUT 16 "vaddr";
    .port_info 15 /OUTPUT 16 "vout";
    .port_info 16 /INPUT 1 "vclk";
L_0x23b59a0 .functor BUFZ 16, L_0x23b3910, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b5a30 .functor BUFZ 16, L_0x23b3a40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x23ac660_0 .net "daddr", 15 0, o0x7f40b81a7328;  alias, 0 drivers
v0x23ac740_0 .net "din", 15 0, o0x7f40b81a7388;  alias, 0 drivers
v0x23ac7e0_0 .net "dout", 15 0, L_0x23b3c00;  alias, 1 drivers
v0x23ac8e0_0 .net "dre", 0 0, L_0x23b3220;  alias, 1 drivers
v0x23ac9b0_0 .net "dwe", 0 0, o0x7f40b81a7418;  alias, 0 drivers
v0x23acaa0_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23acb40_0 .net "i1addr", 15 0, o0x7f40b81a7478;  alias, 0 drivers
v0x23acc10_0 .net "i1out", 15 0, L_0x23b59a0;  alias, 1 drivers
v0x23accb0_0 .net "i1out_delayed", 15 0, L_0x23b4ba0;  1 drivers
v0x23acd80_0 .net "i1out_not_delayed", 15 0, L_0x23b3910;  1 drivers
v0x23ace20_0 .net "i1re", 0 0, L_0x23b2f70;  alias, 1 drivers
L_0x7f40b815c690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x23acef0_0 .net "i2addr", 15 0, L_0x7f40b815c690;  1 drivers
v0x23acfc0_0 .net "i2out", 15 0, L_0x23b5a30;  1 drivers
v0x23ad060_0 .net "i2out_delayed", 15 0, L_0x23b58e0;  1 drivers
v0x23ad150_0 .net "i2out_not_delayed", 15 0, L_0x23b3a40;  1 drivers
v0x23ad1f0_0 .net "i2re", 0 0, L_0x23b3030;  alias, 1 drivers
v0x23ad2c0_0 .net "idclk", 0 0, v0x23b0a90_0;  1 drivers
v0x23ad360_0 .net "rst", 0 0, v0x23b1960_0;  1 drivers
L_0x7f40b815c6d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x23ad400_0 .net "vaddr", 15 0, L_0x7f40b815c6d8;  1 drivers
L_0x7f40b815c720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23ad4d0_0 .net "vclk", 0 0, L_0x7f40b815c720;  1 drivers
v0x23ad5a0_0 .net "vout", 15 0, L_0x23b4000;  alias, 1 drivers
S_0x235bb70 .scope module, "delayer1" "delay_eight_cycles" 3 53, 4 4 0, S_0x235c490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 16 "in_value";
    .port_info 4 /OUTPUT 16 "out_value";
P_0x23670c0 .param/l "n" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x23b4ba0 .functor BUFZ 16, L_0x23b4a10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x23a1b90_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a1c50_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a1d10_0 .net "in_value", 15 0, L_0x23b3910;  alias, 1 drivers
v0x23a1de0_0 .net "out_value", 15 0, L_0x23b4ba0;  alias, 1 drivers
v0x23a1e80_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a2080_0 .net "value_1_2", 15 0, L_0x23b40b0;  1 drivers
v0x23a2190_0 .net "value_2_3", 15 0, L_0x23b41c0;  1 drivers
v0x23a22a0_0 .net "value_3_4", 15 0, L_0x23b4360;  1 drivers
v0x23a23b0_0 .net "value_4_5", 15 0, L_0x23b4450;  1 drivers
v0x23a2470_0 .net "value_5_6", 15 0, L_0x23b45c0;  1 drivers
v0x23a2580_0 .net "value_6_7", 15 0, L_0x23b4730;  1 drivers
v0x23a2690_0 .net "value_7_8", 15 0, L_0x23b48a0;  1 drivers
v0x23a27a0_0 .net "value_8_9", 15 0, L_0x23b4a10;  1 drivers
S_0x2359c60 .scope module, "stage_1" "Nbit_reg" 4 21, 5 14 0, S_0x235bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x22ed4c0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x22ed500 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b40b0/d .functor BUFZ 16, v0x237aa50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b40b0 .delay 16 (1000,1000,1000) L_0x23b40b0/d;
v0x236b960_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x236a8f0_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x2369880_0 .net "in", 15 0, L_0x23b3910;  alias, 1 drivers
v0x2368810_0 .net "out", 15 0, L_0x23b40b0;  alias, 1 drivers
v0x237a9b0_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x237aa50_0 .var "state", 15 0;
L_0x7f40b815c210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x239d280_0 .net "we", 0 0, L_0x7f40b815c210;  1 drivers
E_0x22d6280 .event posedge, v0x236b960_0;
S_0x235cf60 .scope module, "stage_2" "Nbit_reg" 4 22, 5 14 0, S_0x235bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x238c5b0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x238c5f0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b41c0/d .functor BUFZ 16, v0x239daa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b41c0 .delay 16 (1000,1000,1000) L_0x23b41c0/d;
v0x239d670_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x239d740_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x239d810_0 .net "in", 15 0, L_0x23b40b0;  alias, 1 drivers
v0x239d910_0 .net "out", 15 0, L_0x23b41c0;  alias, 1 drivers
v0x239d9b0_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x239daa0_0 .var "state", 15 0;
L_0x7f40b815c258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x239db40_0 .net "we", 0 0, L_0x7f40b815c258;  1 drivers
S_0x235f840 .scope module, "stage_3" "Nbit_reg" 4 23, 5 14 0, S_0x235bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x239d4c0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x239d500 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b4360/d .functor BUFZ 16, v0x239e3f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b4360 .delay 16 (1000,1000,1000) L_0x23b4360/d;
v0x239df70_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x239e060_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x239e170_0 .net "in", 15 0, L_0x23b41c0;  alias, 1 drivers
v0x239e210_0 .net "out", 15 0, L_0x23b4360;  alias, 1 drivers
v0x239e2b0_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x239e3f0_0 .var "state", 15 0;
L_0x7f40b815c2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x239e4d0_0 .net "we", 0 0, L_0x7f40b815c2a0;  1 drivers
S_0x239e650 .scope module, "stage_4" "Nbit_reg" 4 24, 5 14 0, S_0x235bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x239dd90 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x239ddd0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b4450/d .functor BUFZ 16, v0x239ee10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b4450 .delay 16 (1000,1000,1000) L_0x23b4450/d;
v0x239ea00_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x239eac0_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x239eb80_0 .net "in", 15 0, L_0x23b4360;  alias, 1 drivers
v0x239ec80_0 .net "out", 15 0, L_0x23b4450;  alias, 1 drivers
v0x239ed20_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x239ee10_0 .var "state", 15 0;
L_0x7f40b815c2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x239eef0_0 .net "we", 0 0, L_0x7f40b815c2e8;  1 drivers
S_0x239f070 .scope module, "stage_5" "Nbit_reg" 4 25, 5 14 0, S_0x235bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x239e880 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x239e8c0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b45c0/d .functor BUFZ 16, v0x239f950_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b45c0 .delay 16 (1000,1000,1000) L_0x23b45c0/d;
v0x239f470_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x239f530_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x239f680_0 .net "in", 15 0, L_0x23b4450;  alias, 1 drivers
v0x239f780_0 .net "out", 15 0, L_0x23b45c0;  alias, 1 drivers
v0x239f820_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x239f950_0 .var "state", 15 0;
L_0x7f40b815c330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x239fa30_0 .net "we", 0 0, L_0x7f40b815c330;  1 drivers
S_0x239fbf0 .scope module, "stage_6" "Nbit_reg" 4 26, 5 14 0, S_0x235bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x239fd80 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x239fdc0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b4730/d .functor BUFZ 16, v0x23a03d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b4730 .delay 16 (1000,1000,1000) L_0x23b4730/d;
v0x23a0010_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a00d0_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a0190_0 .net "in", 15 0, L_0x23b45c0;  alias, 1 drivers
v0x23a0290_0 .net "out", 15 0, L_0x23b4730;  alias, 1 drivers
v0x23a0330_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a03d0_0 .var "state", 15 0;
L_0x7f40b815c378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a04b0_0 .net "we", 0 0, L_0x7f40b815c378;  1 drivers
S_0x23a0670 .scope module, "stage_7" "Nbit_reg" 4 27, 5 14 0, S_0x235bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x239fe60 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x239fea0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b48a0/d .functor BUFZ 16, v0x23a0e60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b48a0 .delay 16 (1000,1000,1000) L_0x23b48a0/d;
v0x23a0a50_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a0b10_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a0bd0_0 .net "in", 15 0, L_0x23b4730;  alias, 1 drivers
v0x23a0cd0_0 .net "out", 15 0, L_0x23b48a0;  alias, 1 drivers
v0x23a0d70_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a0e60_0 .var "state", 15 0;
L_0x7f40b815c3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a0f40_0 .net "we", 0 0, L_0x7f40b815c3c0;  1 drivers
S_0x23a1100 .scope module, "stage_8" "Nbit_reg" 4 28, 5 14 0, S_0x235bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x23a08a0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x23a08e0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b4a10/d .functor BUFZ 16, v0x23a18f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b4a10 .delay 16 (1000,1000,1000) L_0x23b4a10/d;
v0x23a14e0_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a15a0_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a1660_0 .net "in", 15 0, L_0x23b48a0;  alias, 1 drivers
v0x23a1760_0 .net "out", 15 0, L_0x23b4a10;  alias, 1 drivers
v0x23a1800_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a18f0_0 .var "state", 15 0;
L_0x7f40b815c408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a19d0_0 .net "we", 0 0, L_0x7f40b815c408;  1 drivers
S_0x23a28e0 .scope module, "delayer2" "delay_eight_cycles" 3 59, 4 4 0, S_0x235c490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 16 "in_value";
    .port_info 4 /OUTPUT 16 "out_value";
P_0x23a2ae0 .param/l "n" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x23b58e0 .functor BUFZ 16, L_0x23b5750, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x23a8280_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a8340_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a8400_0 .net "in_value", 15 0, L_0x23b3a40;  alias, 1 drivers
v0x23a84d0_0 .net "out_value", 15 0, L_0x23b58e0;  alias, 1 drivers
v0x23a8570_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a8660_0 .net "value_1_2", 15 0, L_0x23b4c60;  1 drivers
v0x23a8770_0 .net "value_2_3", 15 0, L_0x23b4da0;  1 drivers
v0x23a8880_0 .net "value_3_4", 15 0, L_0x23b4f10;  1 drivers
v0x23a8990_0 .net "value_4_5", 15 0, L_0x23b5190;  1 drivers
v0x23a8a50_0 .net "value_5_6", 15 0, L_0x23b5300;  1 drivers
v0x23a8b60_0 .net "value_6_7", 15 0, L_0x23b5470;  1 drivers
v0x23a8c70_0 .net "value_7_8", 15 0, L_0x23b55e0;  1 drivers
v0x23a8d80_0 .net "value_8_9", 15 0, L_0x23b5750;  1 drivers
S_0x23a2b80 .scope module, "stage_1" "Nbit_reg" 4 21, 5 14 0, S_0x23a28e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x239f5f0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x239f630 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b4c60/d .functor BUFZ 16, v0x23a3290_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b4c60 .delay 16 (1000,1000,1000) L_0x23b4c60/d;
v0x23a2ea0_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a2f60_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a3020_0 .net "in", 15 0, L_0x23b3a40;  alias, 1 drivers
v0x23a30c0_0 .net "out", 15 0, L_0x23b4c60;  alias, 1 drivers
v0x23a31a0_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a3290_0 .var "state", 15 0;
L_0x7f40b815c450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a3370_0 .net "we", 0 0, L_0x7f40b815c450;  1 drivers
S_0x23a3530 .scope module, "stage_2" "Nbit_reg" 4 22, 5 14 0, S_0x23a28e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x239f2f0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x239f330 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b4da0/d .functor BUFZ 16, v0x23a3c30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b4da0 .delay 16 (1000,1000,1000) L_0x23b4da0/d;
v0x23a3870_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a3910_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a39d0_0 .net "in", 15 0, L_0x23b4c60;  alias, 1 drivers
v0x23a3aa0_0 .net "out", 15 0, L_0x23b4da0;  alias, 1 drivers
v0x23a3b40_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a3c30_0 .var "state", 15 0;
L_0x7f40b815c498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a3d10_0 .net "we", 0 0, L_0x7f40b815c498;  1 drivers
S_0x23a3ed0 .scope module, "stage_3" "Nbit_reg" 4 23, 5 14 0, S_0x23a28e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x23a1330 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x23a1370 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b4f10/d .functor BUFZ 16, v0x23a46d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b4f10 .delay 16 (1000,1000,1000) L_0x23b4f10/d;
v0x23a42e0_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a4380_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a4440_0 .net "in", 15 0, L_0x23b4da0;  alias, 1 drivers
v0x23a4540_0 .net "out", 15 0, L_0x23b4f10;  alias, 1 drivers
v0x23a45e0_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a46d0_0 .var "state", 15 0;
L_0x7f40b815c4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a47b0_0 .net "we", 0 0, L_0x7f40b815c4e0;  1 drivers
S_0x23a4970 .scope module, "stage_4" "Nbit_reg" 4 24, 5 14 0, S_0x23a28e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x23a4100 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x23a4140 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b5190/d .functor BUFZ 16, v0x23a5160_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b5190 .delay 16 (1000,1000,1000) L_0x23b5190/d;
v0x23a4d50_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a4e10_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a4ed0_0 .net "in", 15 0, L_0x23b4f10;  alias, 1 drivers
v0x23a4fd0_0 .net "out", 15 0, L_0x23b5190;  alias, 1 drivers
v0x23a5070_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a5160_0 .var "state", 15 0;
L_0x7f40b815c528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a5240_0 .net "we", 0 0, L_0x7f40b815c528;  1 drivers
S_0x23a5400 .scope module, "stage_5" "Nbit_reg" 4 25, 5 14 0, S_0x23a28e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x23a4ba0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x23a4be0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b5300/d .functor BUFZ 16, v0x23a5c10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b5300 .delay 16 (1000,1000,1000) L_0x23b5300/d;
v0x23a5800_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a58c0_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a5980_0 .net "in", 15 0, L_0x23b5190;  alias, 1 drivers
v0x23a5a80_0 .net "out", 15 0, L_0x23b5300;  alias, 1 drivers
v0x23a5b20_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a5c10_0 .var "state", 15 0;
L_0x7f40b815c570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a5cf0_0 .net "we", 0 0, L_0x7f40b815c570;  1 drivers
S_0x23a5eb0 .scope module, "stage_6" "Nbit_reg" 4 26, 5 14 0, S_0x23a28e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x23a5680 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x23a56c0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b5470/d .functor BUFZ 16, v0x23a66a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b5470 .delay 16 (1000,1000,1000) L_0x23b5470/d;
v0x23a6290_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a6350_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a6410_0 .net "in", 15 0, L_0x23b5300;  alias, 1 drivers
v0x23a6510_0 .net "out", 15 0, L_0x23b5470;  alias, 1 drivers
v0x23a65b0_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a66a0_0 .var "state", 15 0;
L_0x7f40b815c5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a6780_0 .net "we", 0 0, L_0x7f40b815c5b8;  1 drivers
S_0x23a6940 .scope module, "stage_7" "Nbit_reg" 4 27, 5 14 0, S_0x23a28e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x23a60e0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x23a6120 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b55e0/d .functor BUFZ 16, v0x23a7130_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b55e0 .delay 16 (1000,1000,1000) L_0x23b55e0/d;
v0x23a6d20_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a6de0_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a6ea0_0 .net "in", 15 0, L_0x23b5470;  alias, 1 drivers
v0x23a6fa0_0 .net "out", 15 0, L_0x23b55e0;  alias, 1 drivers
v0x23a7040_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a7130_0 .var "state", 15 0;
L_0x7f40b815c600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a7210_0 .net "we", 0 0, L_0x7f40b815c600;  1 drivers
S_0x23a73d0 .scope module, "stage_8" "Nbit_reg" 4 28, 5 14 0, S_0x23a28e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x23a6b70 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x23a6bb0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x23b5750/d .functor BUFZ 16, v0x23a7fe0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b5750 .delay 16 (1000,1000,1000) L_0x23b5750/d;
v0x23a77b0_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23a7870_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23a7b40_0 .net "in", 15 0, L_0x23b55e0;  alias, 1 drivers
v0x23a7c40_0 .net "out", 15 0, L_0x23b5750;  alias, 1 drivers
v0x23a7ce0_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a7fe0_0 .var "state", 15 0;
L_0x7f40b815c648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a80c0_0 .net "we", 0 0, L_0x7f40b815c648;  1 drivers
S_0x23a8ec0 .scope module, "memory" "bram" 3 31, 6 8 0, S_0x235c490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "idclk";
    .port_info 1 /INPUT 1 "i1re";
    .port_info 2 /INPUT 1 "i2re";
    .port_info 3 /INPUT 1 "dre";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 16 "i1addr";
    .port_info 7 /INPUT 16 "i2addr";
    .port_info 8 /OUTPUT 16 "i1out";
    .port_info 9 /OUTPUT 16 "i2out";
    .port_info 10 /INPUT 16 "daddr";
    .port_info 11 /INPUT 16 "din";
    .port_info 12 /OUTPUT 16 "dout";
    .port_info 13 /INPUT 1 "dwe";
    .port_info 14 /INPUT 16 "vaddr";
    .port_info 15 /OUTPUT 16 "vout";
    .port_info 16 /INPUT 1 "vclk";
L_0x236a7d0 .functor OR 1, L_0x23b3220, L_0x23b3350, C4<0>, C4<0>;
L_0x2369760 .functor AND 1, o0x7f40b81a7418, L_0x236a7d0, C4<1>, C4<1>;
L_0x23686f0 .functor BUFZ 1, L_0x23b3030, C4<0>, C4<0>, C4<0>;
L_0x22b73e0 .functor BUFZ 1, L_0x23b3220, C4<0>, C4<0>, C4<0>;
L_0x23b3c00 .functor BUFZ 16, v0x23abc40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x23b4000 .functor BUFZ 16, L_0x23b3d20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x23aa700 .array "IDRAM", 0 65535, 15 0;
v0x23aa7e0 .array "VRAM", 0 16383, 15 0;
v0x23aa8a0_0 .net *"_ivl_1", 0 0, L_0x236a7d0;  1 drivers
v0x23aa940_0 .net *"_ivl_20", 15 0, L_0x23b3d20;  1 drivers
v0x23aaa20_0 .net *"_ivl_23", 13 0, L_0x23b3e20;  1 drivers
v0x23aab50_0 .net *"_ivl_24", 15 0, L_0x23b3f20;  1 drivers
L_0x7f40b815c1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x23aac30_0 .net *"_ivl_27", 1 0, L_0x7f40b815c1c8;  1 drivers
v0x23aad10_0 .net "daddr", 15 0, o0x7f40b81a7328;  alias, 0 drivers
v0x23aadf0_0 .net "data_we", 0 0, L_0x2369760;  1 drivers
v0x23aaeb0_0 .net "din", 15 0, o0x7f40b81a7388;  alias, 0 drivers
v0x23aaf90_0 .net "dout", 15 0, L_0x23b3c00;  alias, 1 drivers
v0x23ab070_0 .net "dre", 0 0, L_0x23b3220;  alias, 1 drivers
v0x23ab130_0 .net "dwe", 0 0, o0x7f40b81a7418;  alias, 0 drivers
v0x23ab1f0_0 .var/i "f", 31 0;
v0x23ab2d0_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23ab370_0 .net "i1addr", 15 0, o0x7f40b81a7478;  alias, 0 drivers
v0x23ab450_0 .net "i1out", 15 0, L_0x23b3910;  alias, 1 drivers
v0x23ab510_0 .net "i1out_latched", 15 0, L_0x237e390;  1 drivers
v0x23ab5d0_0 .net "i1re", 0 0, L_0x23b2f70;  alias, 1 drivers
v0x23ab670_0 .net "i1re_latched_one_cycle", 0 0, L_0x23686f0;  1 drivers
v0x23ab710_0 .net "i2addr", 15 0, L_0x7f40b815c690;  alias, 1 drivers
v0x23ab7d0_0 .net "i2out", 15 0, L_0x23b3a40;  alias, 1 drivers
v0x23ab8e0_0 .net "i2out_latched", 15 0, L_0x237f640;  1 drivers
v0x23ab9a0_0 .net "i2re", 0 0, L_0x23b3030;  alias, 1 drivers
v0x23aba40_0 .net "i2re_latched_one_cycle", 0 0, L_0x22b73e0;  1 drivers
v0x23abae0_0 .net "iaddr", 15 0, L_0x23b34e0;  1 drivers
v0x23abba0_0 .net "idclk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23abc40_0 .var "mem_out_d", 15 0;
v0x23abd20_0 .var "mem_out_i", 15 0;
v0x23abe30_0 .var "read_vaddr", 15 0;
v0x23abf10_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23abfb0_0 .net "vaddr", 15 0, L_0x7f40b815c6d8;  alias, 1 drivers
v0x23ac090_0 .net "vclk", 0 0, L_0x7f40b815c720;  alias, 1 drivers
v0x23ac360_0 .net "vout", 15 0, L_0x23b4000;  alias, 1 drivers
E_0x22d6b10 .event posedge, v0x23ac090_0;
L_0x23b34e0 .functor MUXZ 16, L_0x7f40b815c690, o0x7f40b81a7478, L_0x23b2f70, C4<>;
L_0x23b3910 .functor MUXZ 16, L_0x237e390, v0x23abd20_0, L_0x23686f0, C4<>;
L_0x23b3a40 .functor MUXZ 16, L_0x237f640, v0x23abd20_0, L_0x22b73e0, C4<>;
L_0x23b3d20 .array/port v0x23aa7e0, L_0x23b3f20;
L_0x23b3e20 .part v0x23abe30_0, 0, 14;
L_0x23b3f20 .concat [ 14 2 0 0], L_0x23b3e20, L_0x7f40b815c1c8;
S_0x23a9150 .scope module, "i1out_reg" "Nbit_reg" 6 92, 5 14 0, S_0x23a8ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x23a9350 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x23a9390 .param/l "r" 0 5 14, C4<0000000000000000>;
L_0x237e390/d .functor BUFZ 16, v0x23a9a20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x237e390 .delay 16 (1000,1000,1000) L_0x237e390/d;
v0x23a9660_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
L_0x7f40b815c138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a9720_0 .net "gwe", 0 0, L_0x7f40b815c138;  1 drivers
v0x23a97e0_0 .net "in", 15 0, v0x23abd20_0;  1 drivers
v0x23a98a0_0 .net "out", 15 0, L_0x237e390;  alias, 1 drivers
v0x23a9980_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23a9a20_0 .var "state", 15 0;
v0x23a9b00_0 .net "we", 0 0, L_0x23686f0;  alias, 1 drivers
S_0x23a9cc0 .scope module, "i2out_reg" "Nbit_reg" 6 93, 5 14 0, S_0x23a8ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x23a9430 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x23a9470 .param/l "r" 0 5 14, C4<0000000000000000>;
L_0x237f640/d .functor BUFZ 16, v0x23aa460_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x237f640 .delay 16 (1000,1000,1000) L_0x237f640/d;
v0x23aa0e0_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
L_0x7f40b815c180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23aa1a0_0 .net "gwe", 0 0, L_0x7f40b815c180;  1 drivers
v0x23aa260_0 .net "in", 15 0, v0x23abd20_0;  alias, 1 drivers
v0x23aa300_0 .net "out", 15 0, L_0x237f640;  alias, 1 drivers
v0x23aa3c0_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
v0x23aa460_0 .var "state", 15 0;
v0x23aa540_0 .net "we", 0 0, L_0x22b73e0;  alias, 1 drivers
S_0x23ad850 .scope task, "pinstr" "pinstr" 7 1, 7 1 0, S_0x234d800;
 .timescale -9 -12;
v0x23ada00_0 .var "insn", 15 0;
v0x23adae0_0 .var "op", 4 0;
TD_test_processor.pinstr ;
    %load/vec4 v0x23ada00_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %store/vec4 v0x23adae0_0, 0, 5;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 7 11 "$write", "NOP" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 7 12 "$write", "BRn %b", &PV<v0x23ada00_0, 0, 9> {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 7 13 "$write", "BRnz %b", &PV<v0x23ada00_0, 0, 9> {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 7 14 "$write", "BRnp %b", &PV<v0x23ada00_0, 0, 9> {0 0 0};
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 7 15 "$write", "BRz %b", &PV<v0x23ada00_0, 0, 9> {0 0 0};
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 7 16 "$write", "BRzp %b", &PV<v0x23ada00_0, 0, 9> {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 7 17 "$write", "BRp %b", &PV<v0x23ada00_0, 0, 9> {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 7 18 "$write", "BRnzp %b", &PV<v0x23ada00_0, 0, 9> {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 7 19 "$write", "???" {0 0 0};
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 7 24 "$write", "ADD R%d R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 7 25 "$write", "MUL R%d R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call 7 26 "$write", "SUB R%d R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 7 27 "$write", "DIV R%d R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
    %jmp T_0.27;
T_0.26 ;
    %vpi_call 7 28 "$write", "ADDI R%d R%d SEXT(%b)", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 5> {0 0 0};
T_0.27 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %load/vec4 v0x23ada00_0;
    %parti/s 2, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %vpi_call 7 33 "$write", "CMP R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 2, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 7 34 "$write", "CMPU R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 2, 7, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 7 35 "$write", "CMPI R%d SEXT(%b)", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 0, 7> {0 0 0};
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 2, 7, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %vpi_call 7 36 "$write", "CMPIU R%d %b", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 0, 7> {0 0 0};
T_0.36 ;
T_0.35 ;
T_0.33 ;
T_0.31 ;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %load/vec4 v0x23ada00_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 7 41 "$write", "JSR %b", &PV<v0x23ada00_0, 0, 11> {0 0 0};
    %jmp T_0.41;
T_0.40 ;
    %vpi_call 7 42 "$write", "JSRR R%d", &PV<v0x23ada00_0, 6, 3> {0 0 0};
T_0.41 ;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %vpi_call 7 47 "$write", "AND R%d R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %vpi_call 7 48 "$write", "NOT R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3> {0 0 0};
    %jmp T_0.47;
T_0.46 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %vpi_call 7 49 "$write", "OR R%d R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 7 50 "$write", "XOR R%d R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
    %jmp T_0.51;
T_0.50 ;
    %vpi_call 7 51 "$write", "ANDI R%d R%d SEXT(%b)", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 5> {0 0 0};
T_0.51 ;
T_0.49 ;
T_0.47 ;
T_0.45 ;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %vpi_call 7 55 "$write", "LDR R%d R%d SEXT(%b)", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 6> {0 0 0};
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 7 56 "$write", "STR R%d R%d SEXT(%b)", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 6> {0 0 0};
    %jmp T_0.55;
T_0.54 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_0.56, 4;
    %vpi_call 7 59 "$write", "RTI" {0 0 0};
    %jmp T_0.57;
T_0.56 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 7 62 "$write", "CONST R%d SEXT(%b)", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 0, 9> {0 0 0};
    %jmp T_0.59;
T_0.58 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %load/vec4 v0x23ada00_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.62, 4;
    %vpi_call 7 66 "$write", "SLL R%d R%d %b", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 4> {0 0 0};
    %jmp T_0.63;
T_0.62 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 7 67 "$write", "SRA R%d R%d %b", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 4> {0 0 0};
    %jmp T_0.65;
T_0.64 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 7 68 "$write", "SRL R%d R%d %b", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 4> {0 0 0};
    %jmp T_0.67;
T_0.66 ;
    %load/vec4 v0x23ada00_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.68, 4;
    %vpi_call 7 69 "$write", "MOD R%d R%d R%d", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 6, 3>, &PV<v0x23ada00_0, 0, 3> {0 0 0};
T_0.68 ;
T_0.67 ;
T_0.65 ;
T_0.63 ;
    %jmp T_0.61;
T_0.60 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %load/vec4 v0x23ada00_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %vpi_call 7 74 "$write", "JMPR R%d", &PV<v0x23ada00_0, 6, 3> {0 0 0};
    %jmp T_0.73;
T_0.72 ;
    %vpi_call 7 75 "$write", "JMP SEXT(%b)", &PV<v0x23ada00_0, 0, 11> {0 0 0};
T_0.73 ;
    %jmp T_0.71;
T_0.70 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 7 79 "$write", "HICONST R%d %b", &PV<v0x23ada00_0, 9, 3>, &PV<v0x23ada00_0, 0, 8> {0 0 0};
    %jmp T_0.75;
T_0.74 ;
    %load/vec4 v0x23adae0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.76, 4;
    %vpi_call 7 82 "$write", "TRAP %b", &PV<v0x23ada00_0, 0, 8> {0 0 0};
    %jmp T_0.77;
T_0.76 ;
    %vpi_call 7 85 "$write", "???" {0 0 0};
T_0.77 ;
T_0.75 ;
T_0.71 ;
T_0.61 ;
T_0.59 ;
T_0.57 ;
T_0.55 ;
T_0.53 ;
T_0.43 ;
T_0.39 ;
T_0.29 ;
T_0.19 ;
T_0.1 ;
    %end;
S_0x23adbc0 .scope task, "printPoints" "printPoints" 8 1, 8 1 0, S_0x234d800;
 .timescale -9 -12;
v0x23addd0_0 .var "actual", 31 0;
v0x23adeb0_0 .var "possible", 31 0;
TD_test_processor.printPoints ;
    %vpi_call 8 4 "$display", "<scorePossible>%d</scorePossible>", v0x23adeb0_0 {0 0 0};
    %vpi_call 8 5 "$display", "<scoreActual>%d</scoreActual>", v0x23addd0_0 {0 0 0};
    %end;
S_0x23adf90 .scope module, "proc_inst" "lc4_processor" 2 100, 9 8 0, S_0x234d800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "gwe";
    .port_info 3 /OUTPUT 16 "o_cur_pc";
    .port_info 4 /INPUT 16 "i_cur_insn";
    .port_info 5 /OUTPUT 16 "o_dmem_addr";
    .port_info 6 /INPUT 16 "i_cur_dmem_data";
    .port_info 7 /OUTPUT 1 "o_dmem_we";
    .port_info 8 /OUTPUT 16 "o_dmem_towrite";
    .port_info 9 /OUTPUT 2 "test_stall";
    .port_info 10 /OUTPUT 16 "test_cur_pc";
    .port_info 11 /OUTPUT 16 "test_cur_insn";
    .port_info 12 /OUTPUT 1 "test_regfile_we";
    .port_info 13 /OUTPUT 3 "test_regfile_wsel";
    .port_info 14 /OUTPUT 16 "test_regfile_data";
    .port_info 15 /OUTPUT 1 "test_nzp_we";
    .port_info 16 /OUTPUT 3 "test_nzp_new_bits";
    .port_info 17 /OUTPUT 1 "test_dmem_we";
    .port_info 18 /OUTPUT 16 "test_dmem_addr";
    .port_info 19 /OUTPUT 16 "test_dmem_data";
    .port_info 20 /INPUT 8 "switch_data";
    .port_info 21 /OUTPUT 8 "led_data";
v0x23ae3d0_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23ae490_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23ae550_0 .net "i_cur_dmem_data", 15 0, L_0x23b3c00;  alias, 1 drivers
v0x23ae670_0 .net "i_cur_insn", 15 0, L_0x23b59a0;  alias, 1 drivers
o0x7f40b81a7dd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x23ae710_0 .net "led_data", 7 0, o0x7f40b81a7dd8;  0 drivers
v0x23ae820_0 .net "o_cur_pc", 15 0, o0x7f40b81a7478;  alias, 0 drivers
v0x23ae930_0 .net "o_dmem_addr", 15 0, o0x7f40b81a7328;  alias, 0 drivers
v0x23aea40_0 .net "o_dmem_towrite", 15 0, o0x7f40b81a7388;  alias, 0 drivers
v0x23aeb50_0 .net "o_dmem_we", 0 0, o0x7f40b81a7418;  alias, 0 drivers
v0x23aebf0_0 .net "rst", 0 0, v0x23b1960_0;  alias, 1 drivers
L_0x7f40b815c768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x23aec90_0 .net "switch_data", 7 0, L_0x7f40b815c768;  1 drivers
v0x23aed70_0 .net "test_cur_insn", 15 0, o0x7f40b81a7e38;  alias, 0 drivers
v0x23aee50_0 .net "test_cur_pc", 15 0, o0x7f40b81a7e68;  alias, 0 drivers
v0x23aef30_0 .net "test_dmem_addr", 15 0, o0x7f40b81a7e98;  alias, 0 drivers
v0x23af010_0 .net "test_dmem_data", 15 0, o0x7f40b81a7ec8;  alias, 0 drivers
v0x23af0f0_0 .net "test_dmem_we", 0 0, o0x7f40b81a7ef8;  alias, 0 drivers
v0x23af1b0_0 .net "test_nzp_new_bits", 2 0, o0x7f40b81a7f28;  alias, 0 drivers
v0x23af290_0 .net "test_nzp_we", 0 0, o0x7f40b81a7f58;  alias, 0 drivers
v0x23af350_0 .net "test_regfile_data", 15 0, o0x7f40b81a7f88;  alias, 0 drivers
v0x23af430_0 .net "test_regfile_we", 0 0, o0x7f40b81a7fb8;  alias, 0 drivers
v0x23af4f0_0 .net "test_regfile_wsel", 2 0, o0x7f40b81a7fe8;  alias, 0 drivers
v0x23af5d0_0 .net "test_stall", 1 0, o0x7f40b81a8018;  alias, 0 drivers
E_0x23a9580 .event posedge, v0x236a8f0_0;
S_0x23af970 .scope module, "we_gen" "lc4_we_gen" 2 73, 10 20 0, S_0x234d800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "i1re";
    .port_info 2 /OUTPUT 1 "i2re";
    .port_info 3 /OUTPUT 1 "dre";
    .port_info 4 /OUTPUT 1 "gwe";
L_0x7f40b815c018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x23b01e0_0 .net/2u *"_ivl_0", 1 0, L_0x7f40b815c018;  1 drivers
L_0x7f40b815c0f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x23b02c0_0 .net/2u *"_ivl_12", 1 0, L_0x7f40b815c0f0;  1 drivers
L_0x7f40b815c060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x23b03a0_0 .net/2u *"_ivl_4", 1 0, L_0x7f40b815c060;  1 drivers
L_0x7f40b815c0a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x23b0460_0 .net/2u *"_ivl_8", 1 0, L_0x7f40b815c0a8;  1 drivers
v0x23b0540_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23b0630_0 .net "clk_counter", 1 0, L_0x236b840;  1 drivers
v0x23b06f0_0 .net "dre", 0 0, L_0x23b3220;  alias, 1 drivers
v0x23b07e0_0 .net "gwe", 0 0, L_0x23b3350;  alias, 1 drivers
v0x23b0880_0 .net "i1re", 0 0, L_0x23b2f70;  alias, 1 drivers
v0x23b0920_0 .net "i2re", 0 0, L_0x23b3030;  alias, 1 drivers
L_0x23b2f70 .cmp/eq 2, L_0x236b840, L_0x7f40b815c018;
L_0x23b3030 .cmp/eq 2, L_0x236b840, L_0x7f40b815c060;
L_0x23b3220 .cmp/eq 2, L_0x236b840, L_0x7f40b815c0a8;
L_0x23b3350 .cmp/eq 2, L_0x236b840, L_0x7f40b815c0f0;
S_0x23afc20 .scope module, "global_we_count" "count" 10 30, 10 6 0, S_0x23af970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 2 "out";
P_0x23afe20 .param/l "n" 0 10 6, +C4<00000000000000000000000000000010>;
L_0x236b840/d .functor BUFZ 2, v0x23b00c0_0, C4<00>, C4<00>, C4<00>;
L_0x236b840 .delay 2 (1000,1000,1000) L_0x236b840/d;
v0x23aff20_0 .net "clk", 0 0, v0x23b0a90_0;  alias, 1 drivers
v0x23affe0_0 .net "out", 1 0, L_0x236b840;  alias, 1 drivers
v0x23b00c0_0 .var "q", 1 0;
    .scope S_0x23afc20;
T_2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x23b00c0_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0x23afc20;
T_3 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23b00c0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x23b00c0_0;
    %addi 1, 0, 2;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x23b00c0_0, 0, 2;
    %jmp T_3;
    .thread T_3;
    .scope S_0x23a9150;
T_4 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a9720_0;
    %load/vec4 v0x23a9980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a9a20_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x23a9720_0;
    %load/vec4 v0x23a9b00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x23a97e0_0;
    %store/vec4 v0x23a9a20_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23a9cc0;
T_5 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23aa1a0_0;
    %load/vec4 v0x23aa3c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23aa460_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x23aa1a0_0;
    %load/vec4 v0x23aa540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x23aa260_0;
    %store/vec4 v0x23aa460_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x23a8ec0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23ab1f0_0, 0, 32;
    %vpi_call 6 45 "$info", "%s", "/mnt/castor/seas_home/l/lihzhao/cis571_lc4/lab4-pipeline/test_data/pipeline.hex" {0 0 0};
    %vpi_func 6 46 "$fopen" 32, "/mnt/castor/seas_home/l/lihzhao/cis571_lc4/lab4-pipeline/test_data/pipeline.hex", "r" {0 0 0};
    %store/vec4 v0x23ab1f0_0, 0, 32;
    %load/vec4 v0x23ab1f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 6 49 "$info", "Memory image file %s not found", "/mnt/castor/seas_home/l/lihzhao/cis571_lc4/lab4-pipeline/test_data/pipeline.hex" {0 0 0};
    %vpi_call 6 50 "$stop" {0 0 0};
T_6.0 ;
    %vpi_call 6 52 "$fclose", v0x23ab1f0_0 {0 0 0};
    %vpi_call 6 53 "$readmemh", "/mnt/castor/seas_home/l/lihzhao/cis571_lc4/lab4-pipeline/test_data/pipeline.hex", v0x23aa700, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23a8ec0;
T_7 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23aadf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x23aaeb0_0;
    %load/vec4 v0x23aad10_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x23aa700, 0, 4;
T_7.0 ;
    %load/vec4 v0x23aadf0_0;
    %load/vec4 v0x23aad10_0;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x23aad10_0;
    %parti/s 1, 14, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x23aaeb0_0;
    %load/vec4 v0x23aad10_0;
    %parti/s 14, 0, 2;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x23aa7e0, 0, 4;
T_7.2 ;
    %load/vec4 v0x23ab5d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x23ab9a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.4, 9;
    %load/vec4 v0x23abae0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x23aa700, 4;
    %assign/vec4 v0x23abd20_0, 0;
T_7.4 ;
    %load/vec4 v0x23ab070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x23aad10_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x23aa700, 4;
    %assign/vec4 v0x23abc40_0, 0;
T_7.6 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x23a8ec0;
T_8 ;
    %wait E_0x22d6b10;
    %load/vec4 v0x23abfb0_0;
    %assign/vec4 v0x23abe30_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2359c60;
T_9 ;
    %wait E_0x22d6280;
    %load/vec4 v0x236a8f0_0;
    %load/vec4 v0x237a9b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x237aa50_0, 0, 16;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x236a8f0_0;
    %load/vec4 v0x239d280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x2369880_0;
    %store/vec4 v0x237aa50_0, 0, 16;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x235cf60;
T_10 ;
    %wait E_0x22d6280;
    %load/vec4 v0x239d740_0;
    %load/vec4 v0x239d9b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x239daa0_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x239d740_0;
    %load/vec4 v0x239db40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x239d810_0;
    %store/vec4 v0x239daa0_0, 0, 16;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x235f840;
T_11 ;
    %wait E_0x22d6280;
    %load/vec4 v0x239e060_0;
    %load/vec4 v0x239e2b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x239e3f0_0, 0, 16;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x239e060_0;
    %load/vec4 v0x239e4d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x239e170_0;
    %store/vec4 v0x239e3f0_0, 0, 16;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x239e650;
T_12 ;
    %wait E_0x22d6280;
    %load/vec4 v0x239eac0_0;
    %load/vec4 v0x239ed20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x239ee10_0, 0, 16;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x239eac0_0;
    %load/vec4 v0x239eef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x239eb80_0;
    %store/vec4 v0x239ee10_0, 0, 16;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x239f070;
T_13 ;
    %wait E_0x22d6280;
    %load/vec4 v0x239f530_0;
    %load/vec4 v0x239f820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x239f950_0, 0, 16;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x239f530_0;
    %load/vec4 v0x239fa30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x239f680_0;
    %store/vec4 v0x239f950_0, 0, 16;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x239fbf0;
T_14 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a00d0_0;
    %load/vec4 v0x23a0330_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a03d0_0, 0, 16;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x23a00d0_0;
    %load/vec4 v0x23a04b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x23a0190_0;
    %store/vec4 v0x23a03d0_0, 0, 16;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x23a0670;
T_15 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a0b10_0;
    %load/vec4 v0x23a0d70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a0e60_0, 0, 16;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x23a0b10_0;
    %load/vec4 v0x23a0f40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x23a0bd0_0;
    %store/vec4 v0x23a0e60_0, 0, 16;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x23a1100;
T_16 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a15a0_0;
    %load/vec4 v0x23a1800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a18f0_0, 0, 16;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x23a15a0_0;
    %load/vec4 v0x23a19d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x23a1660_0;
    %store/vec4 v0x23a18f0_0, 0, 16;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x23a2b80;
T_17 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a2f60_0;
    %load/vec4 v0x23a31a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a3290_0, 0, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x23a2f60_0;
    %load/vec4 v0x23a3370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x23a3020_0;
    %store/vec4 v0x23a3290_0, 0, 16;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x23a3530;
T_18 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a3910_0;
    %load/vec4 v0x23a3b40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a3c30_0, 0, 16;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x23a3910_0;
    %load/vec4 v0x23a3d10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x23a39d0_0;
    %store/vec4 v0x23a3c30_0, 0, 16;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x23a3ed0;
T_19 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a4380_0;
    %load/vec4 v0x23a45e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a46d0_0, 0, 16;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x23a4380_0;
    %load/vec4 v0x23a47b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x23a4440_0;
    %store/vec4 v0x23a46d0_0, 0, 16;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x23a4970;
T_20 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a4e10_0;
    %load/vec4 v0x23a5070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a5160_0, 0, 16;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x23a4e10_0;
    %load/vec4 v0x23a5240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x23a4ed0_0;
    %store/vec4 v0x23a5160_0, 0, 16;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x23a5400;
T_21 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a58c0_0;
    %load/vec4 v0x23a5b20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a5c10_0, 0, 16;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x23a58c0_0;
    %load/vec4 v0x23a5cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x23a5980_0;
    %store/vec4 v0x23a5c10_0, 0, 16;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x23a5eb0;
T_22 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a6350_0;
    %load/vec4 v0x23a65b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a66a0_0, 0, 16;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x23a6350_0;
    %load/vec4 v0x23a6780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x23a6410_0;
    %store/vec4 v0x23a66a0_0, 0, 16;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x23a6940;
T_23 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a6de0_0;
    %load/vec4 v0x23a7040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a7130_0, 0, 16;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x23a6de0_0;
    %load/vec4 v0x23a7210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x23a6ea0_0;
    %store/vec4 v0x23a7130_0, 0, 16;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x23a73d0;
T_24 ;
    %wait E_0x22d6280;
    %load/vec4 v0x23a7870_0;
    %load/vec4 v0x23a7ce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x23a7fe0_0, 0, 16;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x23a7870_0;
    %load/vec4 v0x23a80c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x23a7b40_0;
    %store/vec4 v0x23a7fe0_0, 0, 16;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x23adf90;
T_25 ;
    %wait E_0x23a9580;
    %jmp T_25;
    .thread T_25;
    .scope S_0x234d800;
T_26 ;
    %delay 5000, 0;
    %load/vec4 v0x23b0a90_0;
    %inv;
    %assign/vec4 v0x23b0a90_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x234d800;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b0a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23b1960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23b16c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23b21f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23b17a0_0, 0, 32;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x23b1320_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23b0b50_0, 0, 32;
    %vpi_func 2 140 "$fopen" 32, "/mnt/castor/seas_home/l/lihzhao/cis571_lc4/lab4-pipeline/test_data/pipeline.ctrace", "r" {0 0 0};
    %store/vec4 v0x23b15e0_0, 0, 32;
    %load/vec4 v0x23b15e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 142 "$display", "Error opening file: %s", "/mnt/castor/seas_home/l/lihzhao/cis571_lc4/lab4-pipeline/test_data/pipeline.ctrace" {0 0 0};
    %vpi_call 2 143 "$finish" {0 0 0};
T_27.0 ;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b1960_0, 0, 1;
    %delay 32000, 0;
T_27.2 ;
    %vpi_func 2 161 "$fscanf" 32, v0x23b15e0_0, "%h %b %h %h %h %h %h %h %h %h %h", v0x23b2960_0, v0x23b26e0_0, v0x23b2cc0_0, v0x23b2c00_0, v0x23b2b20_0, v0x23b2a40_0, v0x23b28a0_0, v0x23b27c0_0, v0x23b2620_0, v0x23b2290_0, v0x23b2330_0 {0 0 0};
    %cmpi/e 11, 0, 32;
    %jmp/0xz T_27.3, 4;
    %load/vec4 v0x23b17a0_0;
    %pushi/vec4 10000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %vpi_call 2 175 "$display", "Cycle number: %d", v0x23b17a0_0 {0 0 0};
T_27.4 ;
    %load/vec4 v0x23b2cc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x23b16c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b16c0_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x23b1880_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %vpi_call 2 183 "$fdisplay", v0x23b1880_0, "%h %b %h %h %h %h %h %h %h %h %h", v0x23b2960_0, v0x23b26e0_0, v0x23b2cc0_0, v0x23b2c00_0, v0x23b2b20_0, v0x23b2a40_0, v0x23b28a0_0, v0x23b27c0_0, v0x23b2620_0, v0x23b2290_0, v0x23b2330_0 {0 0 0};
T_27.8 ;
    %load/vec4 v0x23b17a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b17a0_0, 0, 32;
    %delay 40000, 0;
    %load/vec4 v0x23b21f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b21f0_0, 0, 32;
    %load/vec4 v0x23b2cc0_0;
    %load/vec4 v0x23b2120_0;
    %cmp/ne;
    %jmp/0xz  T_27.10, 6;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.12, 5;
    %vpi_call 2 206 "$display", "Error at cycle %d: stall should be %h (but was %h)", v0x23b17a0_0, v0x23b2cc0_0, v0x23b2120_0 {0 0 0};
T_27.12 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.10 ;
    %load/vec4 v0x23b2120_0;
    %pad/u 3;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_27.14, 6;
    %load/vec4 v0x23b0b50_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.16, 5;
    %vpi_call 2 215 "$display", "Error at cycle %d: your pipeline has stalled for more than 5 cycles in a row, which should never happen. This might indicate your pipeline will be stuck stalling forever.", v0x23b17a0_0 {0 0 0};
    %load/vec4 v0x23b21f0_0;
    %store/vec4 v0x23adeb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23addd0_0, 0, 32;
    %fork TD_test_processor.printPoints, S_0x23adbc0;
    %join;
    %vpi_call 2 218 "$finish" {0 0 0};
T_27.16 ;
    %load/vec4 v0x23b0b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b0b50_0, 0, 32;
    %jmp T_27.15;
T_27.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23b0b50_0, 0, 32;
T_27.15 ;
    %load/vec4 v0x23b2cc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.18, 6;
    %load/vec4 v0x23b21f0_0;
    %addi 10, 0, 32;
    %store/vec4 v0x23b21f0_0, 0, 32;
    %load/vec4 v0x23b2960_0;
    %load/vec4 v0x23b1de0_0;
    %cmp/ne;
    %jmp/0xz  T_27.20, 6;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.22, 5;
    %vpi_call 2 258 "$display", "Error at cycle %d: pc should be %h (but was %h)", v0x23b17a0_0, v0x23b2960_0, v0x23b1de0_0 {0 0 0};
T_27.22 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.20 ;
    %load/vec4 v0x23b26e0_0;
    %load/vec4 v0x23b1c00_0;
    %cmp/ne;
    %jmp/0xz  T_27.24, 6;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.26, 5;
    %vpi_call 2 267 "$write", "Error at cycle %d: insn should be %h (", v0x23b17a0_0, v0x23b26e0_0 {0 0 0};
    %load/vec4 v0x23b26e0_0;
    %store/vec4 v0x23ada00_0, 0, 16;
    %fork TD_test_processor.pinstr, S_0x23ad850;
    %join;
    %vpi_call 2 269 "$write", ") but was %h (", v0x23b1c00_0 {0 0 0};
    %load/vec4 v0x23b1c00_0;
    %store/vec4 v0x23ada00_0, 0, 16;
    %fork TD_test_processor.pinstr, S_0x23ad850;
    %join;
    %vpi_call 2 271 "$display", ")" {0 0 0};
T_27.26 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.24 ;
    %load/vec4 v0x23b2c00_0;
    %load/vec4 v0x23b2050_0;
    %cmp/ne;
    %jmp/0xz  T_27.28, 6;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.30, 5;
    %vpi_call 2 279 "$display", "Error at cycle %d: regfile_we should be %h (but was %h)", v0x23b17a0_0, v0x23b2c00_0, v0x23b2050_0 {0 0 0};
T_27.30 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.28 ;
    %load/vec4 v0x23b2c00_0;
    %load/vec4 v0x23b2b20_0;
    %load/vec4 v0x23b1f80_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.32, 8;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.34, 5;
    %vpi_call 2 288 "$display", "Error at cycle %d: regfile_reg should be %h (but was %h)", v0x23b17a0_0, v0x23b2b20_0, v0x23b1f80_0 {0 0 0};
T_27.34 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.32 ;
    %load/vec4 v0x23b2c00_0;
    %load/vec4 v0x23b2a40_0;
    %load/vec4 v0x23b1eb0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.36, 8;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.38, 5;
    %vpi_call 2 297 "$display", "Error at cycle %d: regfile_in should be %h (but was %h)", v0x23b17a0_0, v0x23b2a40_0, v0x23b1eb0_0 {0 0 0};
T_27.38 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.36 ;
    %load/vec4 v0x23b28a0_0;
    %load/vec4 v0x23b1d40_0;
    %cmp/ne;
    %jmp/0xz  T_27.40, 6;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.42, 5;
    %vpi_call 2 306 "$display", "Error at cycle %d: nzp_we should be %h (but was %h)", v0x23b17a0_0, v0x23b28a0_0, v0x23b1d40_0 {0 0 0};
T_27.42 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.40 ;
    %load/vec4 v0x23b28a0_0;
    %load/vec4 v0x23b27c0_0;
    %load/vec4 v0x23b1ca0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.44, 8;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.46, 5;
    %vpi_call 2 315 "$display", "Error at cycle %d: nzp_new_bits should be %h (but was %h)", v0x23b17a0_0, v0x23b27c0_0, v0x23b1ca0_0 {0 0 0};
T_27.46 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.44 ;
    %load/vec4 v0x23b2620_0;
    %load/vec4 v0x23b1b60_0;
    %cmp/ne;
    %jmp/0xz  T_27.48, 6;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.50, 5;
    %vpi_call 2 324 "$display", "Error at cycle %d: dmem_we should be %h (but was %h)", v0x23b17a0_0, v0x23b2620_0, v0x23b1b60_0 {0 0 0};
T_27.50 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.48 ;
    %load/vec4 v0x23b2290_0;
    %load/vec4 v0x23b1a00_0;
    %cmp/ne;
    %jmp/0xz  T_27.52, 6;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.54, 5;
    %vpi_call 2 333 "$display", "Error at cycle %d: dmem_addr should be %h (but was %h)", v0x23b17a0_0, v0x23b2290_0, v0x23b1a00_0 {0 0 0};
T_27.54 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.52 ;
    %load/vec4 v0x23b2330_0;
    %load/vec4 v0x23b1ac0_0;
    %cmp/ne;
    %jmp/0xz  T_27.56, 6;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.58, 5;
    %vpi_call 2 342 "$display", "Error at cycle %d: dmem_data should be %h (but was %h)", v0x23b17a0_0, v0x23b2330_0, v0x23b1ac0_0 {0 0 0};
T_27.58 ;
    %load/vec4 v0x23b1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23b1240_0, 0, 32;
T_27.56 ;
T_27.18 ;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x23b1240_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.60, 8;
    %vpi_call 2 350 "$display", "Exiting after first error..." {0 0 0};
    %vpi_call 2 351 "$finish" {0 0 0};
T_27.60 ;
    %jmp T_27.2;
T_27.3 ;
    %load/vec4 v0x23b1240_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.62, 5;
    %load/vec4 v0x23b1240_0;
    %subi 15, 0, 32;
    %vpi_call 2 356 "$display", "Additional %d errors NOT printed.", S<0,vec4,s32> {1 0 0};
T_27.62 ;
    %load/vec4 v0x23b15e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.64, 4;
    %vpi_call 2 359 "$fclose", v0x23b15e0_0 {0 0 0};
T_27.64 ;
    %load/vec4 v0x23b1880_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.66, 4;
    %vpi_call 2 360 "$fclose", v0x23b1880_0 {0 0 0};
T_27.66 ;
    %vpi_call 2 362 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x23b21f0_0, v0x23b1240_0, "/mnt/castor/seas_home/l/lihzhao/cis571_lc4/lab4-pipeline/test_data/pipeline.ctrace" {0 0 0};
    %load/vec4 v0x23b21f0_0;
    %store/vec4 v0x23adeb0_0, 0, 32;
    %load/vec4 v0x23b21f0_0;
    %load/vec4 v0x23b1240_0;
    %sub;
    %store/vec4 v0x23addd0_0, 0, 32;
    %fork TD_test_processor.printPoints, S_0x23adbc0;
    %join;
    %vpi_call 2 366 "$display", "  Instructions:         %d", v0x23b16c0_0 {0 0 0};
    %vpi_call 2 367 "$display", "  Total Cycles:         %d", v0x23b17a0_0 {0 0 0};
    %load/vec4 v0x23b17a0_0;
    %muli 1000, 0, 32;
    %load/vec4 v0x23b16c0_0;
    %div/s;
    %vpi_call 2 368 "$display", "  CPI x 1000: %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x23b16c0_0;
    %muli 1000, 0, 32;
    %load/vec4 v0x23b17a0_0;
    %div/s;
    %vpi_call 2 369 "$display", "  IPC x 1000: %d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 371 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench_lc4_processor.v";
    "include/lc4_memory.v";
    "include/delay_eight_cycles.v";
    "include/register.v";
    "include/bram.v";
    "./include/lc4_prettyprint_errors.v";
    "./print_points.v";
    "lc4_pipeline.v";
    "include/clock_util.v";
