`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
// 
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
// 
// System configuration name is JTypeDecoderModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module JTypeDecoderModule_TopLevel (
// [BEGIN USER PORTS]
// [END USER PORTS]

	input  [31: 0] Instruction,
	output [6: 0] OpCode,
	output [4: 0] RD,
	output signed [31: 0] Imm
    );

// [BEGIN USER SIGNALS]
// [END USER SIGNALS]
localparam HiSignal = 1'b1;
localparam LoSignal = 1'b0;
wire  Zero = 1'b0;
wire  One = 1'b1;
wire  true = 1'b1;
wire  false = 1'b0;
wire  InstructionDecoders_L14F42T43_Expr = 1'b0;
wire  InstructionDecoders_L60F99T104_Expr = 1'b0;
wire  [32:1] Inputs_Instruction;
wire  [32:1] Bits;
wire signed  [32:1] ZeroU32;
wire  [7:1] InstructionDecoders_L15F38T48_Index;
wire  [5:1] InstructionDecoders_L59F34T45_Index;
wire  [21:1] InstructionDecoders_L60F35T105_Source;
wire  InstructionDecoders_L60F51T59_Index;
wire  [8:1] InstructionDecoders_L60F61T73_Index;
wire  InstructionDecoders_L60F75T83_Index;
wire  [10:1] InstructionDecoders_L60F85T97_Index;
wire signed  [21:1] InstructionDecoders_L60F35T114_SignChange;
wire signed  [32:1] InstructionDecoders_L60F35T126_Resize;
assign Inputs_Instruction = Instruction/*cast*/;
assign Bits = Inputs_Instruction/*cast*/;
assign ZeroU32 = { {31{1'b0}}, InstructionDecoders_L14F42T43_Expr }/*expand*/;
assign InstructionDecoders_L15F38T48_Index = Bits[7:1]/*cast*/;
assign OpCode = InstructionDecoders_L15F38T48_Index/*cast*/;
assign InstructionDecoders_L59F34T45_Index = Bits[12:8]/*cast*/;
assign RD = InstructionDecoders_L59F34T45_Index/*cast*/;
assign InstructionDecoders_L60F51T59_Index = Bits[32];
assign InstructionDecoders_L60F61T73_Index = Bits[20:13]/*cast*/;
assign InstructionDecoders_L60F75T83_Index = Bits[21];
assign InstructionDecoders_L60F85T97_Index = Bits[31:22]/*cast*/;
assign InstructionDecoders_L60F35T105_Source[1] = InstructionDecoders_L60F51T59_Index;
assign InstructionDecoders_L60F35T105_Source[2] = InstructionDecoders_L60F61T73_Index[1];
assign InstructionDecoders_L60F35T105_Source[3] = InstructionDecoders_L60F61T73_Index[2];
assign InstructionDecoders_L60F35T105_Source[4] = InstructionDecoders_L60F61T73_Index[3];
assign InstructionDecoders_L60F35T105_Source[5] = InstructionDecoders_L60F61T73_Index[4];
assign InstructionDecoders_L60F35T105_Source[6] = InstructionDecoders_L60F61T73_Index[5];
assign InstructionDecoders_L60F35T105_Source[7] = InstructionDecoders_L60F61T73_Index[6];
assign InstructionDecoders_L60F35T105_Source[8] = InstructionDecoders_L60F61T73_Index[7];
assign InstructionDecoders_L60F35T105_Source[9] = InstructionDecoders_L60F61T73_Index[8];
assign InstructionDecoders_L60F35T105_Source[10] = InstructionDecoders_L60F75T83_Index;
assign InstructionDecoders_L60F35T105_Source[11] = InstructionDecoders_L60F85T97_Index[1];
assign InstructionDecoders_L60F35T105_Source[12] = InstructionDecoders_L60F85T97_Index[2];
assign InstructionDecoders_L60F35T105_Source[13] = InstructionDecoders_L60F85T97_Index[3];
assign InstructionDecoders_L60F35T105_Source[14] = InstructionDecoders_L60F85T97_Index[4];
assign InstructionDecoders_L60F35T105_Source[15] = InstructionDecoders_L60F85T97_Index[5];
assign InstructionDecoders_L60F35T105_Source[16] = InstructionDecoders_L60F85T97_Index[6];
assign InstructionDecoders_L60F35T105_Source[17] = InstructionDecoders_L60F85T97_Index[7];
assign InstructionDecoders_L60F35T105_Source[18] = InstructionDecoders_L60F85T97_Index[8];
assign InstructionDecoders_L60F35T105_Source[19] = InstructionDecoders_L60F85T97_Index[9];
assign InstructionDecoders_L60F35T105_Source[20] = InstructionDecoders_L60F85T97_Index[10];
assign InstructionDecoders_L60F35T105_Source[21] = InstructionDecoders_L60F99T104_Expr;
assign InstructionDecoders_L60F35T114_SignChange = InstructionDecoders_L60F35T105_Source/*cast*/;
assign InstructionDecoders_L60F35T126_Resize = { {11{InstructionDecoders_L60F35T114_SignChange[21]}}, InstructionDecoders_L60F35T114_SignChange }/*expand*/;
assign Imm = InstructionDecoders_L60F35T126_Resize/*cast*/;
// [BEGIN USER ARCHITECTURE]
// [END USER ARCHITECTURE]
endmodule
