// Seed: 2414273533
module module_0 ();
  wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    output tri id_3
    , id_7,
    input wor id_4,
    input tri id_5
);
  wire id_8;
  wire id_9;
  assign id_7 = id_1;
  module_0 modCall_1 ();
  wire id_10;
endmodule
module module_2 #(
    parameter id_19 = 32'd27,
    parameter id_24 = 32'd50,
    parameter id_4  = 32'd84,
    parameter id_40 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire _id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  module_0 modCall_1 ();
  inout wire _id_19;
  input logic [7:0] id_18;
  input wire id_17;
  input wire id_16;
  output logic [7:0] id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : -1] id_28;
  always_latch release id_11;
  wire id_29;
  logic [7:0][id_24 : -1]
      id_30, id_31, id_32, id_33, id_34, id_35, id_36, id_37, id_38, id_39, _id_40, id_41;
  assign id_38[id_4 : id_40] = -1;
  wire id_42;
endmodule
