// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_loadDDR_data_2124 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem10_AWVALID,
        m_axi_gmem10_AWREADY,
        m_axi_gmem10_AWADDR,
        m_axi_gmem10_AWID,
        m_axi_gmem10_AWLEN,
        m_axi_gmem10_AWSIZE,
        m_axi_gmem10_AWBURST,
        m_axi_gmem10_AWLOCK,
        m_axi_gmem10_AWCACHE,
        m_axi_gmem10_AWPROT,
        m_axi_gmem10_AWQOS,
        m_axi_gmem10_AWREGION,
        m_axi_gmem10_AWUSER,
        m_axi_gmem10_WVALID,
        m_axi_gmem10_WREADY,
        m_axi_gmem10_WDATA,
        m_axi_gmem10_WSTRB,
        m_axi_gmem10_WLAST,
        m_axi_gmem10_WID,
        m_axi_gmem10_WUSER,
        m_axi_gmem10_ARVALID,
        m_axi_gmem10_ARREADY,
        m_axi_gmem10_ARADDR,
        m_axi_gmem10_ARID,
        m_axi_gmem10_ARLEN,
        m_axi_gmem10_ARSIZE,
        m_axi_gmem10_ARBURST,
        m_axi_gmem10_ARLOCK,
        m_axi_gmem10_ARCACHE,
        m_axi_gmem10_ARPROT,
        m_axi_gmem10_ARQOS,
        m_axi_gmem10_ARREGION,
        m_axi_gmem10_ARUSER,
        m_axi_gmem10_RVALID,
        m_axi_gmem10_RREADY,
        m_axi_gmem10_RDATA,
        m_axi_gmem10_RLAST,
        m_axi_gmem10_RID,
        m_axi_gmem10_RFIFONUM,
        m_axi_gmem10_RUSER,
        m_axi_gmem10_RRESP,
        m_axi_gmem10_BVALID,
        m_axi_gmem10_BREADY,
        m_axi_gmem10_BRESP,
        m_axi_gmem10_BID,
        m_axi_gmem10_BUSER,
        hasUpper_fifo_i_din,
        hasUpper_fifo_i_num_data_valid,
        hasUpper_fifo_i_fifo_cap,
        hasUpper_fifo_i_full_n,
        hasUpper_fifo_i_write,
        hasUpper,
        p_read
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem10_AWVALID;
input   m_axi_gmem10_AWREADY;
output  [63:0] m_axi_gmem10_AWADDR;
output  [0:0] m_axi_gmem10_AWID;
output  [31:0] m_axi_gmem10_AWLEN;
output  [2:0] m_axi_gmem10_AWSIZE;
output  [1:0] m_axi_gmem10_AWBURST;
output  [1:0] m_axi_gmem10_AWLOCK;
output  [3:0] m_axi_gmem10_AWCACHE;
output  [2:0] m_axi_gmem10_AWPROT;
output  [3:0] m_axi_gmem10_AWQOS;
output  [3:0] m_axi_gmem10_AWREGION;
output  [0:0] m_axi_gmem10_AWUSER;
output   m_axi_gmem10_WVALID;
input   m_axi_gmem10_WREADY;
output  [511:0] m_axi_gmem10_WDATA;
output  [63:0] m_axi_gmem10_WSTRB;
output   m_axi_gmem10_WLAST;
output  [0:0] m_axi_gmem10_WID;
output  [0:0] m_axi_gmem10_WUSER;
output   m_axi_gmem10_ARVALID;
input   m_axi_gmem10_ARREADY;
output  [63:0] m_axi_gmem10_ARADDR;
output  [0:0] m_axi_gmem10_ARID;
output  [31:0] m_axi_gmem10_ARLEN;
output  [2:0] m_axi_gmem10_ARSIZE;
output  [1:0] m_axi_gmem10_ARBURST;
output  [1:0] m_axi_gmem10_ARLOCK;
output  [3:0] m_axi_gmem10_ARCACHE;
output  [2:0] m_axi_gmem10_ARPROT;
output  [3:0] m_axi_gmem10_ARQOS;
output  [3:0] m_axi_gmem10_ARREGION;
output  [0:0] m_axi_gmem10_ARUSER;
input   m_axi_gmem10_RVALID;
output   m_axi_gmem10_RREADY;
input  [511:0] m_axi_gmem10_RDATA;
input   m_axi_gmem10_RLAST;
input  [0:0] m_axi_gmem10_RID;
input  [12:0] m_axi_gmem10_RFIFONUM;
input  [0:0] m_axi_gmem10_RUSER;
input  [1:0] m_axi_gmem10_RRESP;
input   m_axi_gmem10_BVALID;
output   m_axi_gmem10_BREADY;
input  [1:0] m_axi_gmem10_BRESP;
input  [0:0] m_axi_gmem10_BID;
input  [0:0] m_axi_gmem10_BUSER;
output  [511:0] hasUpper_fifo_i_din;
input  [2:0] hasUpper_fifo_i_num_data_valid;
input  [2:0] hasUpper_fifo_i_fifo_cap;
input   hasUpper_fifo_i_full_n;
output   hasUpper_fifo_i_write;
input  [63:0] hasUpper;
input  [31:0] p_read;

reg ap_idle;
reg m_axi_gmem10_ARVALID;
reg m_axi_gmem10_RREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] first_iter_0_reg_95;
reg    ap_block_state2_io;
reg   [0:0] icmp_ln58_1_reg_225;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter11_reg;
reg    ap_block_state13_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln58_1_fu_155_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem10_blk_n_AR;
wire    ap_block_pp0_stage0;
reg    gmem10_blk_n_R;
reg    hasUpper_fifo_i_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] hasUpper_read_reg_215;
wire   [63:0] zext_ln58_fu_129_p1;
reg   [63:0] zext_ln58_reg_220;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter1_reg;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter2_reg;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter3_reg;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter4_reg;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter5_reg;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter6_reg;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter7_reg;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter8_reg;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter9_reg;
reg   [0:0] icmp_ln58_1_reg_225_pp0_iter10_reg;
wire    ap_loop_init;
wire  signed [63:0] sext_ln58_fu_188_p1;
reg   [30:0] i_fu_60;
wire   [30:0] add_ln58_fu_161_p2;
reg   [30:0] ap_sig_allocacmp_i_load;
reg    ap_block_pp0_stage0_01001;
reg    hasUpper_fifo_i_write_local;
wire   [0:0] icmp_ln58_fu_111_p2;
wire   [30:0] trunc_ln58_fu_117_p1;
wire   [30:0] empty_fu_121_p3;
wire   [31:0] zext_ln54_fu_151_p1;
wire   [57:0] trunc_ln58_3_fu_179_p4;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_363;
reg    ap_condition_256;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 i_fu_60 = 31'd0;
end

Infeasi_Res_S2_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            first_iter_0_reg_95 <= 1'd1;
        end else if ((1'b1 == ap_condition_363)) begin
            first_iter_0_reg_95 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_256)) begin
        if ((icmp_ln58_1_fu_155_p2 == 1'd1)) begin
            i_fu_60 <= add_ln58_fu_161_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_60 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln58_1_reg_225_pp0_iter10_reg <= icmp_ln58_1_reg_225_pp0_iter9_reg;
        icmp_ln58_1_reg_225_pp0_iter11_reg <= icmp_ln58_1_reg_225_pp0_iter10_reg;
        icmp_ln58_1_reg_225_pp0_iter2_reg <= icmp_ln58_1_reg_225_pp0_iter1_reg;
        icmp_ln58_1_reg_225_pp0_iter3_reg <= icmp_ln58_1_reg_225_pp0_iter2_reg;
        icmp_ln58_1_reg_225_pp0_iter4_reg <= icmp_ln58_1_reg_225_pp0_iter3_reg;
        icmp_ln58_1_reg_225_pp0_iter5_reg <= icmp_ln58_1_reg_225_pp0_iter4_reg;
        icmp_ln58_1_reg_225_pp0_iter6_reg <= icmp_ln58_1_reg_225_pp0_iter5_reg;
        icmp_ln58_1_reg_225_pp0_iter7_reg <= icmp_ln58_1_reg_225_pp0_iter6_reg;
        icmp_ln58_1_reg_225_pp0_iter8_reg <= icmp_ln58_1_reg_225_pp0_iter7_reg;
        icmp_ln58_1_reg_225_pp0_iter9_reg <= icmp_ln58_1_reg_225_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        hasUpper_read_reg_215 <= hasUpper;
        icmp_ln58_1_reg_225 <= icmp_ln58_1_fu_155_p2;
        icmp_ln58_1_reg_225_pp0_iter1_reg <= icmp_ln58_1_reg_225;
        zext_ln58_reg_220[30 : 0] <= zext_ln58_fu_129_p1[30 : 0];
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln58_1_fu_155_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 31'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_60;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (first_iter_0_reg_95 == 1'd1))) begin
        gmem10_blk_n_AR = m_axi_gmem10_ARREADY;
    end else begin
        gmem10_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln58_1_reg_225_pp0_iter11_reg == 1'd1))) begin
        gmem10_blk_n_R = m_axi_gmem10_RVALID;
    end else begin
        gmem10_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln58_1_reg_225_pp0_iter11_reg == 1'd1))) begin
        hasUpper_fifo_i_blk_n = hasUpper_fifo_i_full_n;
    end else begin
        hasUpper_fifo_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln58_1_reg_225_pp0_iter11_reg == 1'd1))) begin
        hasUpper_fifo_i_write_local = 1'b1;
    end else begin
        hasUpper_fifo_i_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (first_iter_0_reg_95 == 1'd1))) begin
        m_axi_gmem10_ARVALID = 1'b1;
    end else begin
        m_axi_gmem10_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln58_1_reg_225_pp0_iter11_reg == 1'd1))) begin
        m_axi_gmem10_RREADY = 1'b1;
    end else begin
        m_axi_gmem10_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_fu_161_p2 = (ap_sig_allocacmp_i_load + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter12)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12 = (((hasUpper_fifo_i_full_n == 1'b0) & (icmp_ln58_1_reg_225_pp0_iter11_reg == 1'd1)) | ((icmp_ln58_1_reg_225_pp0_iter11_reg == 1'd1) & (m_axi_gmem10_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_io = ((m_axi_gmem10_ARREADY == 1'b0) & (first_iter_0_reg_95 == 1'd1));
end

always @ (*) begin
    ap_condition_256 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_363 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln58_1_reg_225 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign empty_fu_121_p3 = ((icmp_ln58_fu_111_p2[0:0] == 1'b1) ? trunc_ln58_fu_117_p1 : 31'd0);

assign hasUpper_fifo_i_din = m_axi_gmem10_RDATA;

assign hasUpper_fifo_i_write = hasUpper_fifo_i_write_local;

assign icmp_ln58_1_fu_155_p2 = (($signed(zext_ln54_fu_151_p1) < $signed(p_read)) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_111_p2 = (($signed(p_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign m_axi_gmem10_ARADDR = sext_ln58_fu_188_p1;

assign m_axi_gmem10_ARBURST = 2'd0;

assign m_axi_gmem10_ARCACHE = 4'd0;

assign m_axi_gmem10_ARID = 1'd0;

assign m_axi_gmem10_ARLEN = zext_ln58_reg_220;

assign m_axi_gmem10_ARLOCK = 2'd0;

assign m_axi_gmem10_ARPROT = 3'd0;

assign m_axi_gmem10_ARQOS = 4'd0;

assign m_axi_gmem10_ARREGION = 4'd0;

assign m_axi_gmem10_ARSIZE = 3'd0;

assign m_axi_gmem10_ARUSER = 1'd0;

assign m_axi_gmem10_AWADDR = 64'd0;

assign m_axi_gmem10_AWBURST = 2'd0;

assign m_axi_gmem10_AWCACHE = 4'd0;

assign m_axi_gmem10_AWID = 1'd0;

assign m_axi_gmem10_AWLEN = 32'd0;

assign m_axi_gmem10_AWLOCK = 2'd0;

assign m_axi_gmem10_AWPROT = 3'd0;

assign m_axi_gmem10_AWQOS = 4'd0;

assign m_axi_gmem10_AWREGION = 4'd0;

assign m_axi_gmem10_AWSIZE = 3'd0;

assign m_axi_gmem10_AWUSER = 1'd0;

assign m_axi_gmem10_AWVALID = 1'b0;

assign m_axi_gmem10_BREADY = 1'b0;

assign m_axi_gmem10_WDATA = 512'd0;

assign m_axi_gmem10_WID = 1'd0;

assign m_axi_gmem10_WLAST = 1'b0;

assign m_axi_gmem10_WSTRB = 64'd0;

assign m_axi_gmem10_WUSER = 1'd0;

assign m_axi_gmem10_WVALID = 1'b0;

assign sext_ln58_fu_188_p1 = $signed(trunc_ln58_3_fu_179_p4);

assign trunc_ln58_3_fu_179_p4 = {{hasUpper_read_reg_215[63:6]}};

assign trunc_ln58_fu_117_p1 = p_read[30:0];

assign zext_ln54_fu_151_p1 = ap_sig_allocacmp_i_load;

assign zext_ln58_fu_129_p1 = empty_fu_121_p3;

always @ (posedge ap_clk) begin
    zext_ln58_reg_220[63:31] <= 33'b000000000000000000000000000000000;
end

endmodule //Infeasi_Res_S2_loadDDR_data_2124
