#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Sep 12 16:22:07 2025
# Process ID: 45516
# Current directory: D:/6_xianyu/22_jesd_udp/code/V7_204b_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7048 D:\6_xianyu\22_jesd_udp\code\V7_204b_2\V7_204b.xpr
# Log file: D:/6_xianyu/22_jesd_udp/code/V7_204b_2/vivado.log
# Journal file: D:/6_xianyu/22_jesd_udp/code/V7_204b_2\vivado.jou
# Running On: llc, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 34052 MB
#-----------------------------------------------------------
start_gui
open_project D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/6_xianyu/22_jesd_udp/code/V7_204b_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.srcs/sources_1/ip_rtl/RTL8211_Config_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2220.008 ; gain = 360.227
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.srcs/utils_1/imports/synth_1/top_jesd204.dcp with file D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.runs/synth_1/JESD204_UDP_TOP.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Fri Sep 12 18:37:36 2025] Launched synth_1...
Run output will be captured here: D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.runs/synth_1/runme.log
[Fri Sep 12 18:37:36 2025] Launched impl_1...
Run output will be captured here: D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251129048
set_property PROGRAM.FILE {D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.runs/impl_1/JESD204_UDP_TOP.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.runs/impl_1/JESD204_UDP_TOP.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.runs/impl_1/JESD204_UDP_TOP.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.runs/impl_1/JESD204_UDP_TOP.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.runs/impl_1/JESD204_UDP_TOP.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.runs/impl_1/JESD204_UDP_TOP.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-13 14:52:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-13 14:52:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-13 15:09:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-13 15:09:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-13 15:09:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"top_jesd204_inst/ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-13 15:09:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/6_xianyu/22_jesd_udp/code/V7_204b_2/V7_204b.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251129048
