<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\SPI_MCP3202.v<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\gowin\clk_135.v<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\gowin\clk_81p.v<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\audio_clock_regeneration_packet.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\audio_info_frame.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\audio_sample_packet.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\auxiliary_video_information_info_frame.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\hdmi.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\packet_assembler.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\packet_picker.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\serializer.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\source_product_description_info_frame.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\hdmi\tmds_channel.sv<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\memory_controller.v<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\sdram.v<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958_top.v<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vram.v<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\ram.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_colordec.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_command.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_doublebuf.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_graphic123m.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_graphic4567.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_hvcounter.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_interrupt.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_linebuf.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_ntsc_pal.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_package.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_register.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_spinforam.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_sprite.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_ssg.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_text12.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_vga.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vdp_wait_control.vhd<br>
D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\vdp\vencode.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jul 12 02:45:16 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>v9958_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.778s, Peak memory usage = 422.875MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 1s, Peak memory usage = 422.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.279s, Peak memory usage = 422.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.733s, Peak memory usage = 422.875MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.18s, Peak memory usage = 422.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 422.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 422.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 422.875MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.685s, Peak memory usage = 422.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.112s, Peak memory usage = 422.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.13s, Peak memory usage = 422.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 11s, Elapsed time = 0h 0m 18s, Peak memory usage = 422.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.397s, Peak memory usage = 422.875MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.295s, Peak memory usage = 422.875MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 13s, Elapsed time = 0h 0m 22s, Peak memory usage = 422.875MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>37</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>94</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspBUFG</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2698</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>77</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1009</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>201</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>379</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>831</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4652</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>380</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1795</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2477</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>538</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>538</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5286(4700 LUTs, 538 ALUs, 8 SSRAMs) / 20736</td>
<td>26%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2698 / 15915</td>
<td>17%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2698 / 15915</td>
<td>17%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>6 / 46</td>
<td>14%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>clk_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_bufg_inst/I </td>
</tr>
<tr>
<td>clk_135_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_135_bufg_inst/I </td>
</tr>
<tr>
<td>clk_sdramp_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_sdramp_bufg_inst/I </td>
</tr>
<tr>
<td>clk_sdram_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_sdram_bufg_inst/I </td>
</tr>
<tr>
<td>clk_clock_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_clock_bufg_inst/I </td>
</tr>
<tr>
<td>clk_125_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_125_bufg_inst/I </td>
</tr>
<tr>
<td>clk_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_bufg_inst/O </td>
</tr>
<tr>
<td>O_sdram_clk_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_sdramp_bufg_inst/O </td>
</tr>
<tr>
<td>clk_sdram_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_sdram_bufg_inst/O </td>
</tr>
<tr>
<td>clk_audio_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_clock_bufg_inst/O </td>
</tr>
<tr>
<td>clk_125_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_125_bufg_inst/O </td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.0</td>
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.0</td>
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_135_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.5</td>
<td>0.000</td>
<td>7.407</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_135_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.0</td>
<td>0.000</td>
<td>11.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_135_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.0</td>
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.0</td>
<td>6.173</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.5</td>
<td>0.000</td>
<td>12.346</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.0(MHz)</td>
<td>360.0(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_w</td>
<td>100.0(MHz)</td>
<td>114.5(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>O_sdram_clk_d</td>
<td>100.0(MHz)</td>
<td>478.9(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_sdram_w</td>
<td>100.0(MHz)</td>
<td>208.7(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_audio_w</td>
<td>100.0(MHz)</td>
<td>530.1(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk_125_w</td>
<td>100.0(MHz)</td>
<td>234.7(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125_w[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>630.492</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rst_n_s0/CLK</td>
</tr>
<tr>
<td>630.724</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>rst_n_s0/Q</td>
</tr>
<tr>
<td>630.961</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>631.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>reset_n_w_s0/F</td>
</tr>
<tr>
<td>631.715</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n303_s9/I1</td>
</tr>
<tr>
<td>632.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>SPI_MCP3202/n303_s9/F</td>
</tr>
<tr>
<td>632.507</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n292_s6/I3</td>
</tr>
<tr>
<td>632.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>SPI_MCP3202/n292_s6/F</td>
</tr>
<tr>
<td>633.115</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n298_s6/I3</td>
</tr>
<tr>
<td>633.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>SPI_MCP3202/n298_s6/F</td>
</tr>
<tr>
<td>633.723</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n299_s5/I1</td>
</tr>
<tr>
<td>634.293</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>SPI_MCP3202/n299_s5/F</td>
</tr>
<tr>
<td>634.473</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_2_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_125_w</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>clk_125_bufg_inst/O</td>
</tr>
<tr>
<td>630.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_2_s0/CLK</td>
</tr>
<tr>
<td>630.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>SPI_MCP3202/r_DATA_2_s0</td>
</tr>
<tr>
<td>630.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.384, 59.884%; route: 1.365, 34.288%; tC2Q: 0.232, 5.828%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125_w[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>630.492</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rst_n_s0/CLK</td>
</tr>
<tr>
<td>630.724</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>rst_n_s0/Q</td>
</tr>
<tr>
<td>630.961</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>631.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>reset_n_w_s0/F</td>
</tr>
<tr>
<td>631.715</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n303_s9/I1</td>
</tr>
<tr>
<td>632.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>SPI_MCP3202/n303_s9/F</td>
</tr>
<tr>
<td>632.507</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n292_s6/I3</td>
</tr>
<tr>
<td>632.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>SPI_MCP3202/n292_s6/F</td>
</tr>
<tr>
<td>633.115</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n298_s6/I3</td>
</tr>
<tr>
<td>633.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>SPI_MCP3202/n298_s6/F</td>
</tr>
<tr>
<td>633.723</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n298_s5/I1</td>
</tr>
<tr>
<td>634.293</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>SPI_MCP3202/n298_s5/F</td>
</tr>
<tr>
<td>634.473</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_3_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_125_w</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>clk_125_bufg_inst/O</td>
</tr>
<tr>
<td>630.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_3_s0/CLK</td>
</tr>
<tr>
<td>630.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>SPI_MCP3202/r_DATA_3_s0</td>
</tr>
<tr>
<td>630.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.384, 59.884%; route: 1.365, 34.288%; tC2Q: 0.232, 5.828%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125_w[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>630.492</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rst_n_s0/CLK</td>
</tr>
<tr>
<td>630.724</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>rst_n_s0/Q</td>
</tr>
<tr>
<td>630.961</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>631.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>reset_n_w_s0/F</td>
</tr>
<tr>
<td>631.715</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n303_s9/I1</td>
</tr>
<tr>
<td>632.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>SPI_MCP3202/n303_s9/F</td>
</tr>
<tr>
<td>632.507</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n292_s6/I3</td>
</tr>
<tr>
<td>632.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>SPI_MCP3202/n292_s6/F</td>
</tr>
<tr>
<td>633.115</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n293_s7/I3</td>
</tr>
<tr>
<td>633.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>SPI_MCP3202/n293_s7/F</td>
</tr>
<tr>
<td>633.723</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n297_s5/I1</td>
</tr>
<tr>
<td>634.293</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>SPI_MCP3202/n297_s5/F</td>
</tr>
<tr>
<td>634.473</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_4_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_125_w</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>clk_125_bufg_inst/O</td>
</tr>
<tr>
<td>630.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>630.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
<tr>
<td>630.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.384, 59.884%; route: 1.365, 34.288%; tC2Q: 0.232, 5.828%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125_w[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>630.492</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rst_n_s0/CLK</td>
</tr>
<tr>
<td>630.724</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>rst_n_s0/Q</td>
</tr>
<tr>
<td>630.961</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>631.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>reset_n_w_s0/F</td>
</tr>
<tr>
<td>631.715</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n303_s9/I1</td>
</tr>
<tr>
<td>632.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>SPI_MCP3202/n303_s9/F</td>
</tr>
<tr>
<td>632.507</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n292_s6/I3</td>
</tr>
<tr>
<td>632.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>SPI_MCP3202/n292_s6/F</td>
</tr>
<tr>
<td>633.115</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n294_s6/I3</td>
</tr>
<tr>
<td>633.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>SPI_MCP3202/n294_s6/F</td>
</tr>
<tr>
<td>633.723</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n295_s5/I1</td>
</tr>
<tr>
<td>634.293</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>SPI_MCP3202/n295_s5/F</td>
</tr>
<tr>
<td>634.473</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_6_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_125_w</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>clk_125_bufg_inst/O</td>
</tr>
<tr>
<td>630.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>630.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>SPI_MCP3202/r_DATA_6_s0</td>
</tr>
<tr>
<td>630.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.384, 59.884%; route: 1.365, 34.288%; tC2Q: 0.232, 5.828%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125_w[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>630.492</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rst_n_s0/CLK</td>
</tr>
<tr>
<td>630.724</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>rst_n_s0/Q</td>
</tr>
<tr>
<td>630.961</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>631.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>reset_n_w_s0/F</td>
</tr>
<tr>
<td>631.715</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n303_s9/I1</td>
</tr>
<tr>
<td>632.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>SPI_MCP3202/n303_s9/F</td>
</tr>
<tr>
<td>632.507</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n292_s6/I3</td>
</tr>
<tr>
<td>632.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>SPI_MCP3202/n292_s6/F</td>
</tr>
<tr>
<td>633.115</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n294_s6/I3</td>
</tr>
<tr>
<td>633.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>SPI_MCP3202/n294_s6/F</td>
</tr>
<tr>
<td>633.723</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>SPI_MCP3202/n294_s5/I1</td>
</tr>
<tr>
<td>634.293</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>SPI_MCP3202/n294_s5/F</td>
</tr>
<tr>
<td>634.473</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_7_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_125_w</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>clk_125_bufg_inst/O</td>
</tr>
<tr>
<td>630.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_7_s0/CLK</td>
</tr>
<tr>
<td>630.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
<tr>
<td>630.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.384, 59.884%; route: 1.365, 34.288%; tC2Q: 0.232, 5.828%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
