/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [5:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = in_data[57] ? celloutsig_0_5z : celloutsig_0_2z[1];
  assign celloutsig_0_11z = celloutsig_0_8z ? celloutsig_0_6z[1] : celloutsig_0_2z[4];
  assign celloutsig_0_23z = ~celloutsig_0_18z[4];
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_1_3z[9:5], celloutsig_1_13z };
  reg [2:0] _07_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 3'h0;
    else _07_ <= celloutsig_1_14z[2:0];
  assign out_data[98:96] = _07_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[85:77] / { 1'h1, in_data[82:75] };
  assign celloutsig_0_18z = { celloutsig_0_3z[7:2], celloutsig_0_16z, celloutsig_0_11z } / { 1'h1, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_6z[4:0], celloutsig_0_7z, celloutsig_0_1z } / { 1'h1, celloutsig_0_3z[6], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_7z = { in_data[191], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } === { celloutsig_1_6z[3:1], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_0z[5:0], celloutsig_0_0z } >= { in_data[43:37], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[167:165] >= in_data[186:184];
  assign celloutsig_1_5z = { in_data[180:166], celloutsig_1_1z } >= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_10z[9:3] && { in_data[187:182], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_6z && { celloutsig_0_0z[7:6], celloutsig_0_4z };
  assign celloutsig_1_12z = celloutsig_1_6z[0] & ~(celloutsig_1_6z[1]);
  assign celloutsig_1_2z = in_data[125] & ~(in_data[177]);
  assign celloutsig_1_14z = { celloutsig_1_11z[10:1], celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[9:0] };
  assign celloutsig_1_3z = { in_data[134:126], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } * { in_data[118:107], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_5z ? { celloutsig_1_4z, celloutsig_1_0z, 1'h1, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z } : { celloutsig_1_3z[9], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_4z = - celloutsig_0_3z[6:2];
  assign celloutsig_1_18z = { celloutsig_1_14z[4:1], celloutsig_1_12z } !== { _00_[2], celloutsig_1_17z };
  assign celloutsig_0_15z = { celloutsig_0_0z[8:6], _01_, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z } !== { in_data[45:34], celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[191:183] !== in_data[155:147];
  assign celloutsig_0_10z = ~ celloutsig_0_4z;
  assign celloutsig_1_8z = ~ { celloutsig_1_3z[10:9], celloutsig_1_4z };
  assign celloutsig_0_13z = | celloutsig_0_0z[3:0];
  assign celloutsig_0_16z = ~^ { celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_7z, _01_, celloutsig_0_15z };
  assign celloutsig_0_3z = in_data[94:87] << in_data[94:87];
  assign celloutsig_1_10z = { in_data[185:175], celloutsig_1_7z, celloutsig_1_2z } << { celloutsig_1_3z[6], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_17z = { in_data[191:189], celloutsig_1_1z } << celloutsig_1_6z[3:0];
  assign celloutsig_0_24z = { celloutsig_0_6z[6:3], celloutsig_0_13z, celloutsig_0_12z } << { celloutsig_0_14z[5:1], celloutsig_0_10z };
  assign celloutsig_0_2z = { in_data[66:62], celloutsig_0_1z } <<< in_data[32:25];
  assign celloutsig_1_6z = { in_data[126], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } - { celloutsig_1_3z[4:1], celloutsig_1_2z };
  assign celloutsig_0_6z = in_data[20:14] ~^ { celloutsig_0_0z[8:3], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_3z[7:4], celloutsig_0_11z } ~^ _01_[5:1];
  assign celloutsig_0_1z = in_data[83:81] ~^ celloutsig_0_0z[6:4];
  assign { out_data[128], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
