# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab03.srcs/sources_1/new/xc3_bcd_case.sv" \
"../../../../Lab03.srcs/sources_1/new/xs3_bcd_cond.sv" \
"../../../../Lab03.srcs/sources_1/new/xs3_bcd_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
