TimeQuest Timing Analyzer report for Display
Sat Jun 03 22:27:14 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50'
 13. Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 14. Slow 1200mV 85C Model Setup: 'clr'
 15. Slow 1200mV 85C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'
 16. Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 17. Slow 1200mV 85C Model Hold: 'clk_50'
 18. Slow 1200mV 85C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'
 19. Slow 1200mV 85C Model Hold: 'clr'
 20. Slow 1200mV 85C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
 21. Slow 1200mV 85C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clr'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'clk_50'
 57. Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 58. Slow 1200mV 0C Model Setup: 'clr'
 59. Slow 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'
 60. Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 61. Slow 1200mV 0C Model Hold: 'clk_50'
 62. Slow 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'
 63. Slow 1200mV 0C Model Hold: 'clr'
 64. Slow 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
 65. Slow 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clr'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 94. Fast 1200mV 0C Model Setup Summary
 95. Fast 1200mV 0C Model Hold Summary
 96. Fast 1200mV 0C Model Recovery Summary
 97. Fast 1200mV 0C Model Removal Summary
 98. Fast 1200mV 0C Model Minimum Pulse Width Summary
 99. Fast 1200mV 0C Model Setup: 'clk_50'
100. Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
101. Fast 1200mV 0C Model Setup: 'clr'
102. Fast 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'
103. Fast 1200mV 0C Model Hold: 'clk_50'
104. Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
105. Fast 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'
106. Fast 1200mV 0C Model Hold: 'clr'
107. Fast 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
108. Fast 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'clr'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'
113. Setup Times
114. Hold Times
115. Clock to Output Times
116. Minimum Clock to Output Times
117. MTBF Summary
118. Synchronizer Summary
119. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
137. Multicorner Timing Analysis Summary
138. Setup Times
139. Hold Times
140. Clock to Output Times
141. Minimum Clock to Output Times
142. Board Trace Model Assignments
143. Input Transition Times
144. Signal Integrity Metrics (Slow 1200mv 0c Model)
145. Signal Integrity Metrics (Slow 1200mv 85c Model)
146. Signal Integrity Metrics (Fast 1200mv 0c Model)
147. Setup Transfers
148. Hold Transfers
149. Recovery Transfers
150. Removal Transfers
151. Report TCCS
152. Report RSKM
153. Unconstrained Paths
154. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Display                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk_50                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                            ;
; clk_800hz:clk_800hz|clk_800hz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_800hz:clk_800hz|clk_800hz }     ;
; clock_100hz:clock_100hz|clk_100hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_100hz:clock_100hz|clk_100hz } ;
; clr                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clr }                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 217.06 MHz ; 217.06 MHz      ; clk_50                            ;                                                ;
; 242.78 MHz ; 242.78 MHz      ; clock_100hz:clock_100hz|clk_100hz ;                                                ;
; 277.85 MHz ; 270.78 MHz      ; clk_800hz:clk_800hz|clk_800hz     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.607 ; -129.899      ;
; clock_100hz:clock_100hz|clk_100hz ; -3.119 ; -112.185      ;
; clr                               ; -2.911 ; -80.038       ;
; clk_800hz:clk_800hz|clk_800hz     ; -2.599 ; -85.394       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.061 ; 0.000         ;
; clk_50                            ; 0.392 ; 0.000         ;
; clk_800hz:clk_800hz|clk_800hz     ; 0.404 ; 0.000         ;
; clr                               ; 1.909 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -1.051 ; -56.896       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                     ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.731 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -103.230      ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -2.693 ; -161.363      ;
; clk_800hz:clk_800hz|clk_800hz     ; -2.693 ; -82.185       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.607 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.528      ;
; -3.493 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.414      ;
; -3.488 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.406      ;
; -3.458 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.376      ;
; -3.449 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.367      ;
; -3.440 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.361      ;
; -3.422 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.340      ;
; -3.384 ; clk_800hz:clk_800hz|counter[7]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.302      ;
; -3.382 ; clk_800hz:clk_800hz|counter[6]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.300      ;
; -3.345 ; clk_800hz:clk_800hz|counter[23]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.266      ;
; -3.272 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.193      ;
; -3.228 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.146      ;
; -3.227 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.148      ;
; -3.221 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 4.134      ;
; -3.208 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 4.121      ;
; -3.188 ; clk_800hz:clk_800hz|counter[16]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.109      ;
; -3.187 ; clk_800hz:clk_800hz|counter[22]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.108      ;
; -3.184 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 4.097      ;
; -3.181 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.102      ;
; -3.171 ; clk_800hz:clk_800hz|counter[10]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.089      ;
; -3.103 ; clk_800hz:clk_800hz|counter[12]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.020      ;
; -3.100 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 4.013      ;
; -3.096 ; clk_800hz:clk_800hz|counter[3]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.014      ;
; -3.092 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 4.005      ;
; -3.060 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.981      ;
; -3.007 ; clk_800hz:clk_800hz|counter[20]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.928      ;
; -2.995 ; clk_800hz:clk_800hz|counter[9]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.913      ;
; -2.985 ; clk_800hz:clk_800hz|counter[11]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.902      ;
; -2.968 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.881      ;
; -2.889 ; clk_800hz:clk_800hz|counter[21]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.810      ;
; -2.883 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.804      ;
; -2.883 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.796      ;
; -2.879 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.792      ;
; -2.821 ; clk_800hz:clk_800hz|counter[8]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.739      ;
; -2.817 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.730      ;
; -2.811 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.727      ;
; -2.800 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.086     ; 3.712      ;
; -2.774 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.687      ;
; -2.727 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.640      ;
; -2.718 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.631      ;
; -2.671 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.587      ;
; -2.636 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.553      ;
; -2.629 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.546      ;
; -2.554 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.471      ;
; -2.554 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.471      ;
; -2.551 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.467      ;
; -2.541 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.458      ;
; -2.541 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.458      ;
; -2.530 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.446      ;
; -2.517 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.434      ;
; -2.517 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.434      ;
; -2.513 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.430      ;
; -2.512 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.429      ;
; -2.496 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.412      ;
; -2.453 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.367      ;
; -2.453 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.367      ;
; -2.452 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.366      ;
; -2.446 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.366      ;
; -2.446 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[4]      ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.366      ;
; -2.442 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.358      ;
; -2.440 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.354      ;
; -2.440 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.354      ;
; -2.439 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.353      ;
; -2.431 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.347      ;
; -2.425 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.342      ;
; -2.425 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.342      ;
; -2.422 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.335      ;
; -2.422 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.335      ;
; -2.417 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.334      ;
; -2.416 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.333      ;
; -2.416 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.330      ;
; -2.416 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.330      ;
; -2.415 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.329      ;
; -2.409 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.322      ;
; -2.409 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.322      ;
; -2.408 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.325      ;
; -2.407 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.324      ;
; -2.394 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.312      ;
; -2.388 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.302      ;
; -2.387 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.301      ;
; -2.385 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.299      ;
; -2.385 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.298      ;
; -2.385 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.298      ;
; -2.384 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.298      ;
; -2.378 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.291      ;
; -2.377 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.290      ;
; -2.376 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.293      ;
; -2.376 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.293      ;
; -2.369 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.086     ; 3.281      ;
; -2.365 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.278      ;
; -2.358 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.272      ;
; -2.357 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.271      ;
; -2.347 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.263      ;
; -2.346 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.266      ;
; -2.346 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[4]      ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.266      ;
; -2.343 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.257      ;
; -2.342 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.256      ;
; -2.337 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.257      ;
; -2.337 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[4]      ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.257      ;
; -2.331 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.244      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.428      ;
; -3.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.428      ;
; -3.118 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.433      ;
; -3.107 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.416      ;
; -3.107 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.416      ;
; -3.106 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.421      ;
; -3.098 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.407      ;
; -3.098 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.407      ;
; -3.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.412      ;
; -3.082 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.391      ;
; -3.082 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.391      ;
; -3.081 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.396      ;
; -2.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.251      ;
; -2.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.251      ;
; -2.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.256      ;
; -2.924 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.233      ;
; -2.924 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.233      ;
; -2.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.237      ;
; -2.902 ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.222      ;
; -2.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.142      ;
; -2.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.142      ;
; -2.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.147      ;
; -2.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.116      ;
; -2.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.116      ;
; -2.806 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.121      ;
; -2.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.114      ;
; -2.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.114      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.119      ;
; -2.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.101      ;
; -2.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.101      ;
; -2.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.106      ;
; -2.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 4.088      ;
; -2.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 4.088      ;
; -2.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.093      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.073      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.073      ;
; -2.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 4.078      ;
; -2.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.061      ;
; -2.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.061      ;
; -2.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 4.066      ;
; -2.739 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.056      ;
; -2.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.052      ;
; -2.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.052      ;
; -2.731 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 4.057      ;
; -2.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.039      ;
; -2.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.039      ;
; -2.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.043      ;
; -2.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.031      ;
; -2.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 4.031      ;
; -2.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 4.035      ;
; -2.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.036      ;
; -2.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.036      ;
; -2.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 4.041      ;
; -2.675 ; lfsr:lfsr|q[16]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.280      ; 3.993      ;
; -2.644 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.292      ; 3.974      ;
; -2.642 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.970      ;
; -2.642 ; lfsr:lfsr|q[23]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.293      ; 3.973      ;
; -2.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.953      ;
; -2.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.273      ; 3.953      ;
; -2.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.958      ;
; -2.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.500      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.497      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.497      ;
; -2.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.896      ;
; -2.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.896      ;
; -2.575 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 3.901      ;
; -2.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.490      ;
; -2.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.486      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.484      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.483      ;
; -2.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.884      ;
; -2.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.884      ;
; -2.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 3.888      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 3.869      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.271      ; 3.869      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.477      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.477      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.873      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.475      ;
; -2.556 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.474      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.468      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.466      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.466      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.466      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.466      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.466      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.466      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.466      ;
; -2.543 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.461      ;
; -2.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.258      ; 3.838      ;
; -2.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.258      ; 3.838      ;
; -2.541 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.264      ; 3.843      ;
; -2.541 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.459      ;
; -2.540 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.458      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.454      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.454      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.454      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.454      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.454      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.080     ; 3.454      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clr'                                                                                                               ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.911 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.230     ; 0.858      ;
; -2.797 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.229     ; 0.867      ;
; -2.776 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.231     ; 0.723      ;
; -2.721 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.103     ; 0.929      ;
; -2.659 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.235     ; 0.721      ;
; -2.626 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.216     ; 0.996      ;
; -2.602 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.344     ; 0.708      ;
; -2.592 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.321     ; 0.715      ;
; -2.577 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.321     ; 0.707      ;
; -2.567 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.286     ; 0.730      ;
; -2.563 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.302     ; 0.717      ;
; -2.548 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.286     ; 0.718      ;
; -2.547 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.300     ; 0.705      ;
; -2.542 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.285     ; 0.708      ;
; -2.517 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.217     ; 0.894      ;
; -2.502 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.214     ; 0.867      ;
; -2.498 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.217     ; 0.869      ;
; -2.486 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.089     ; 0.706      ;
; -2.478 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.196     ; 0.731      ;
; -2.443 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.229     ; 0.707      ;
; -2.407 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.102     ; 0.754      ;
; -2.406 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.003     ; 0.716      ;
; -2.382 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.103     ; 0.728      ;
; -2.381 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.133     ; 0.707      ;
; -2.365 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.100     ; 0.720      ;
; -2.354 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.100     ; 0.720      ;
; -2.352 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.101     ; 0.706      ;
; -2.298 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.040     ; 0.706      ;
; -2.297 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.034     ; 0.721      ;
; -2.288 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.041     ; 0.708      ;
; -2.284 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.021     ; 0.718      ;
; -2.272 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.021     ; 0.706      ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.520      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.520      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.520      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.516      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.516      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.516      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.516      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.516      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.508      ;
; -2.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.502      ;
; -2.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.502      ;
; -2.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.501      ;
; -2.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.501      ;
; -2.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.501      ;
; -2.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.501      ;
; -2.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.494      ;
; -2.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.494      ;
; -2.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.494      ;
; -2.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.494      ;
; -2.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.493      ;
; -2.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.493      ;
; -2.561 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.482      ;
; -2.561 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.482      ;
; -2.561 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.482      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.477      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.477      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.477      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.477      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.477      ;
; -2.554 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.475      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.472      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.472      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.472      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.468      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.468      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.468      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.468      ;
; -2.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.468      ;
; -2.546 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.467      ;
; -2.546 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.467      ;
; -2.546 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.467      ;
; -2.546 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.467      ;
; -2.545 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.466      ;
; -2.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.454      ;
; -2.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.454      ;
; -2.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.639      ;
; -2.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.639      ;
; -2.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.639      ;
; -2.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.639      ;
; -2.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.453      ;
; -2.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.446      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.620      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.620      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.620      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.620      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.432      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.432      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.432      ;
; -2.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.427      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.611      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.611      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.611      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.611      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.603      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.603      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.603      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.603      ;
; -2.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.385      ;
; -2.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.377      ;
; -2.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.377      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.563      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.563      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.563      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.185      ; 3.563      ;
; -2.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.346      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.339      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.339      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.339      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.339      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.339      ;
; -2.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.337      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.325      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.325      ;
; -2.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.324      ;
; -2.394 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.080     ; 3.312      ;
; -2.394 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.080     ; 3.312      ;
; -2.394 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.080     ; 3.312      ;
; -2.394 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.080     ; 3.312      ;
; -2.394 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.080     ; 3.312      ;
; -2.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.310      ;
; -2.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.077     ; 3.310      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.061 ; lfsr:lfsr|data_out[3]~81                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.231      ; 1.008      ;
; 0.158 ; lfsr:lfsr|data_out[24]~65                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.286      ; 1.160      ;
; 0.164 ; lfsr:lfsr|data_out[20]~113                                                                                                                         ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.286      ; 1.166      ;
; 0.170 ; lfsr:lfsr|data_out[19]~89                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.285      ; 1.171      ;
; 0.184 ; lfsr:lfsr|data_out[16]~61                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.302      ; 1.202      ;
; 0.187 ; lfsr:lfsr|data_out[17]~37                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.300      ; 1.203      ;
; 0.194 ; lfsr:lfsr|data_out[27]~93                                                                                                                          ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.321      ; 1.231      ;
; 0.203 ; lfsr:lfsr|data_out[43]~101                                                                                                                         ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.217      ; 1.136      ;
; 0.208 ; lfsr:lfsr|data_out[50]~25                                                                                                                          ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.103      ; 1.027      ;
; 0.217 ; lfsr:lfsr|data_out[48]~77                                                                                                                          ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.101      ; 1.034      ;
; 0.219 ; lfsr:lfsr|data_out[1]~29                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.102      ; 1.037      ;
; 0.234 ; lfsr:lfsr|data_out[8]~57                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.021      ; 0.971      ;
; 0.239 ; lfsr:lfsr|data_out[26]~13                                                                                                                          ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.320      ; 1.275      ;
; 0.240 ; lfsr:lfsr|data_out[4]~105                                                                                                                          ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.229      ; 1.185      ;
; 0.244 ; lfsr:lfsr|data_out[12]~109                                                                                                                         ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.344      ; 1.304      ;
; 0.256 ; lfsr:lfsr|data_out[28]~117                                                                                                                         ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.235      ; 1.207      ;
; 0.260 ; lfsr:lfsr|data_out[49]~53                                                                                                                          ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.100      ; 1.076      ;
; 0.275 ; lfsr:lfsr|data_out[32]~69                                                                                                                          ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.133      ; 1.124      ;
; 0.277 ; lfsr:lfsr|data_out[33]~45                                                                                                                          ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.034      ; 1.027      ;
; 0.286 ; lfsr:lfsr|data_out[44]~125                                                                                                                         ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.103      ; 1.105      ;
; 0.301 ; lfsr:lfsr|data_out[9]~33                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.196      ; 1.213      ;
; 0.303 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.021      ; 1.040      ;
; 0.306 ; lfsr:lfsr|data_out[34]~17                                                                                                                          ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.041      ; 1.063      ;
; 0.346 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.231      ; 1.293      ;
; 0.350 ; lfsr:lfsr|data_out[42]~21                                                                                                                          ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.216      ; 1.282      ;
; 0.353 ; lfsr:lfsr|data_out[36]~121                                                                                                                         ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.089      ; 1.158      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.434      ; 1.039      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.096      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.434      ; 1.058      ;
; 0.405 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.688      ;
; 0.452 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; lfsr:lfsr|q[17]                                                                                                                                    ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.716      ;
; 0.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.716      ;
; 0.454 ; lfsr:lfsr|q[20]                                                                                                                                    ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.718      ;
; 0.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.719      ;
; 0.458 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.723      ;
; 0.459 ; lfsr:lfsr|q[5]                                                                                                                                     ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.723      ;
; 0.567 ; lfsr:lfsr|data_out[35]~97                                                                                                                          ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.040      ; 1.323      ;
; 0.571 ; lfsr:lfsr|data_out[40]~73                                                                                                                          ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.217      ; 1.504      ;
; 0.572 ; lfsr:lfsr|data_out[11]~85                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.229      ; 1.517      ;
; 0.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.840      ;
; 0.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.853      ;
; 0.600 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.864      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.879      ;
; 0.627 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.891      ;
; 0.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 0.893      ;
; 0.633 ; lfsr:lfsr|q[26]                                                                                                                                    ; lfsr:lfsr|q[25]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.897      ;
; 0.640 ; lfsr:lfsr|q[27]                                                                                                                                    ; lfsr:lfsr|q[26]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.904      ;
; 0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.906      ;
; 0.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.434      ; 1.315      ;
; 0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.925      ;
; 0.662 ; lfsr:lfsr|q[28]                                                                                                                                    ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.926      ;
; 0.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.937      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.335      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.434      ; 1.340      ;
; 0.692 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.100      ; 1.508      ;
; 0.697 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.962      ;
; 0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.961      ;
; 0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.423      ; 1.355      ;
; 0.714 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.978      ;
; 0.724 ; lfsr:lfsr|data_out[41]~49                                                                                                                          ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.214      ; 1.654      ;
; 0.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.002      ;
; 0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.423      ; 1.387      ;
; 0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.019      ;
; 0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.025      ;
; 0.760 ; lfsr:lfsr|q[22]                                                                                                                                    ; lfsr:lfsr|q[21]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.024      ;
; 0.765 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.570      ; 4.587      ;
; 0.772 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.036      ;
; 0.772 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.036      ;
; 0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.040      ;
; 0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.423      ; 1.422      ;
; 0.800 ; lfsr:lfsr|q[29]                                                                                                                                    ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.064      ;
; 0.809 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.074      ;
; 0.811 ; lfsr:lfsr|data_out[25]~41                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.003      ; 1.530      ;
; 0.816 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.083      ;
; 0.817 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.082      ;
; 0.822 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.559      ; 4.633      ;
; 0.826 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.090      ;
; 0.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.095      ;
; 0.833 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.098      ;
; 0.834 ; lfsr:lfsr|q[23]                                                                                                                                    ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.098      ;
; 0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.100      ;
; 0.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.333     ; 0.696      ;
; 0.844 ; lfsr:lfsr|q[21]                                                                                                                                    ; lfsr:lfsr|q[20]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.108      ;
; 0.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.110      ;
; 0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.115      ;
; 0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.116      ;
; 0.853 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.118      ;
; 0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.392 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.096      ; 0.674      ;
; 0.404 ; transmitter:uart_Tx|Tx                                                                                                 ; transmitter:uart_Tx|Tx                   ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.441 ; clk_800hz:clk_800hz|counter[25]                                                                                        ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.708      ;
; 0.441 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.708      ;
; 0.524 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.334      ; 1.074      ;
; 0.549 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 3.076      ; 4.073      ;
; 0.557 ; clk_800hz:clk_800hz|clk_800hz                                                                                          ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 3.082      ; 4.087      ;
; 0.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.334      ; 1.147      ;
; 0.641 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.914      ;
; 0.654 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; clk_800hz:clk_800hz|counter[3]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.355      ; 1.227      ;
; 0.656 ; clk_800hz:clk_800hz|counter[19]                                                                                        ; clk_800hz:clk_800hz|counter[19]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_800hz:clk_800hz|counter[10]                                                                                        ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clk_800hz:clk_800hz|counter[18]                                                                                        ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_800hz:clk_800hz|counter[16]                                                                                        ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_800hz:clk_800hz|counter[15]                                                                                        ; clk_800hz:clk_800hz|counter[15]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_800hz:clk_800hz|counter[8]                                                                                         ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_800hz:clk_800hz|counter[7]                                                                                         ; clk_800hz:clk_800hz|counter[7]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_800hz:clk_800hz|counter[5]                                                                                         ; clk_800hz:clk_800hz|counter[5]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clk_800hz:clk_800hz|counter[24]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clk_800hz:clk_800hz|counter[17]                                                                                        ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; clk_800hz:clk_800hz|counter[23]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; clk_800hz:clk_800hz|counter[6]                                                                                         ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.929      ;
; 0.674 ; clock_100hz:clock_100hz|counter[1]                                                                                     ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.941      ;
; 0.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.355      ; 1.264      ;
; 0.697 ; clk_800hz:clk_800hz|counter[0]                                                                                         ; clk_800hz:clk_800hz|counter[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.964      ;
; 0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7] ; transmitter:uart_Tx|data[7]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.334      ; 1.339      ;
; 0.835 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.510      ; 1.531      ;
; 0.857 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.122      ;
; 0.863 ; clk_800hz:clk_800hz|counter[0]                                                                                         ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.129      ;
; 0.881 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0] ; transmitter:uart_Tx|data[0]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.355      ; 1.452      ;
; 0.891 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.158      ;
; 0.904 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.171      ;
; 0.904 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.171      ;
; 0.906 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.171      ;
; 0.956 ; baudrate:uart_baud|tx_acc[0]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.510      ; 1.652      ;
; 0.959 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.229      ;
; 0.969 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                            ; clk_50      ; 0.000        ; 0.077      ; 1.232      ;
; 0.970 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.237      ;
; 0.972 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.237      ;
; 0.972 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; clk_800hz:clk_800hz|counter[1]                                                                                         ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_800hz:clk_800hz|counter[19]                                                                                        ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_800hz:clk_800hz|counter[15]                                                                                        ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_800hz:clk_800hz|counter[7]                                                                                         ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_800hz:clk_800hz|counter[5]                                                                                         ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[5]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; clk_800hz:clk_800hz|counter[17]                                                                                        ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clk_800hz:clk_800hz|counter[9]                                                                                         ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clk_800hz:clk_800hz|counter[23]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.978 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; clock_100hz:clock_100hz|counter[5]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.246      ;
; 0.979 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; baudrate:uart_baud|tx_acc[0]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.245      ;
; 0.980 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.247      ;
; 0.983 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; -0.500       ; 3.076      ; 4.008      ;
; 0.984 ; clk_800hz:clk_800hz|counter[18]                                                                                        ; clk_800hz:clk_800hz|counter[19]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; clk_800hz:clk_800hz|counter[16]                                                                                        ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; clk_800hz:clk_800hz|counter[24]                                                                                        ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.252      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.687      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.696      ;
; 0.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.725      ;
; 0.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.363      ; 1.058      ;
; 0.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.363      ; 1.062      ;
; 0.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.364      ; 1.072      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.363      ; 1.072      ;
; 0.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.363      ; 1.075      ;
; 0.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.364      ; 1.079      ;
; 0.541 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.363      ; 1.126      ;
; 0.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.363      ; 1.127      ;
; 0.592 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 0.856      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 0.886      ;
; 0.640 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.905      ;
; 0.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 0.907      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.924      ;
; 0.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.927      ;
; 0.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.931      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.934      ;
; 0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.940      ;
; 0.681 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.946      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.949      ;
; 0.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.967      ;
; 0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.975      ;
; 0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.975      ;
; 0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.984      ;
; 0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.363      ; 1.345      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.030      ;
; 0.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.037      ;
; 0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.046      ;
; 0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.341      ; 1.351      ;
; 0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.341      ; 1.367      ;
; 0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.342      ; 1.369      ;
; 0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.342      ; 1.386      ;
; 0.835 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.341      ; 1.398      ;
; 0.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.341      ; 1.403      ;
; 0.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.108      ;
; 0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.080      ; 1.114      ;
; 0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.342      ; 1.413      ;
; 0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.080      ; 1.121      ;
; 0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.341      ; 1.437      ;
; 0.904 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.167      ;
; 0.913 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.177      ;
; 0.913 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.178      ;
; 0.915 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.178      ;
; 0.920 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.183      ;
; 0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.191      ;
; 0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.199      ;
; 0.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.212      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.216      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.226      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.228      ;
; 0.963 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.228      ;
; 0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.241      ;
; 0.982 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.247      ;
; 1.012 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.275      ;
; 1.035 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.300      ;
; 1.043 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.308      ;
; 1.051 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.315      ;
; 1.057 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.365      ; 1.644      ;
; 1.060 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.324      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.332      ;
; 1.073 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.072      ; 1.331      ;
; 1.074 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.338      ;
; 1.078 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.361      ; 1.625      ;
; 1.078 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.361      ; 1.625      ;
; 1.078 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.361      ; 1.625      ;
; 1.078 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.361      ; 1.625      ;
; 1.078 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.343      ;
; 1.079 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.344      ;
; 1.079 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.344      ;
; 1.082 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.347      ;
; 1.093 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.357      ;
; 1.096 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.341      ; 1.659      ;
; 1.096 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.360      ;
; 1.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.362      ;
; 1.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.072      ; 1.359      ;
; 1.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.072      ; 1.369      ;
; 1.114 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.364      ; 1.700      ;
; 1.117 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.381      ;
; 1.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.072      ; 1.391      ;
; 1.162 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.341      ; 1.725      ;
; 1.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.080      ; 1.498      ;
; 1.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.080      ; 1.499      ;
; 1.234 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.080      ; 1.500      ;
; 1.234 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.080      ; 1.500      ;
; 1.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.363      ; 1.838      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.607      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clr'                                                                                                               ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 1.909 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.787     ; 0.652      ;
; 1.928 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.811     ; 0.647      ;
; 1.935 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.811     ; 0.654      ;
; 1.949 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.832     ; 0.647      ;
; 1.952 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.833     ; 0.649      ;
; 1.954 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.826     ; 0.658      ;
; 1.999 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.882     ; 0.647      ;
; 2.012 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.895     ; 0.647      ;
; 2.019 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.894     ; 0.655      ;
; 2.020 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.895     ; 0.655      ;
; 2.020 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.896     ; 0.654      ;
; 2.036 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.897     ; 0.669      ;
; 2.046 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.928     ; 0.648      ;
; 2.122 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.004     ; 0.648      ;
; 2.128 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.995     ; 0.663      ;
; 2.151 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.023     ; 0.658      ;
; 2.153 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.027     ; 0.656      ;
; 2.204 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.086     ; 0.648      ;
; 2.212 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.087     ; 0.655      ;
; 2.219 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.103     ; 0.646      ;
; 2.219 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.087     ; 0.662      ;
; 2.224 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.985     ; 0.769      ;
; 2.227 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.104     ; 0.653      ;
; 2.230 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.898     ; 0.862      ;
; 2.243 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.125     ; 0.648      ;
; 2.248 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.125     ; 0.653      ;
; 2.253 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.013     ; 0.770      ;
; 2.257 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.016     ; 0.771      ;
; 2.268 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.149     ; 0.649      ;
; 2.271 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.016     ; 0.785      ;
; 2.307 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.023     ; 0.814      ;
; 2.345 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.015     ; 0.860      ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                               ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -1.051 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.592      ;
; -1.051 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.592      ;
; -1.051 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.592      ;
; -1.051 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.592      ;
; -1.051 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.592      ;
; -1.051 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.592      ;
; -1.042 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.585      ;
; -1.042 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.585      ;
; -1.042 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.585      ;
; -0.960 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.504      ;
; -0.960 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.504      ;
; -0.886 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.886 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.056      ; 4.430      ;
; -0.884 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.884 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.884 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.884 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.884 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.884 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.884 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.884 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.884 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.884 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.429      ;
; -0.879 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.420      ;
; -0.879 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.420      ;
; -0.879 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.420      ;
; -0.879 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.053      ; 4.420      ;
; -0.868 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.414      ;
; -0.868 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.414      ;
; -0.868 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.414      ;
; -0.868 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.414      ;
; -0.868 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.414      ;
; -0.868 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.414      ;
; -0.845 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.054      ; 4.387      ;
; -0.845 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.054      ; 4.387      ;
; -0.845 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.054      ; 4.387      ;
; -0.845 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.054      ; 4.387      ;
; -0.845 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.054      ; 4.387      ;
; -0.845 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.054      ; 4.387      ;
; -0.842 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.385      ;
; -0.842 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.385      ;
; -0.842 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.385      ;
; -0.842 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.385      ;
; -0.842 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.385      ;
; -0.842 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.385      ;
; -0.818 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.059      ; 4.365      ;
; -0.818 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.059      ; 4.365      ;
; -0.818 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.059      ; 4.365      ;
; -0.818 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.059      ; 4.365      ;
; -0.818 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.059      ; 4.365      ;
; -0.818 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.059      ; 4.365      ;
; -0.801 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.347      ;
; -0.801 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.347      ;
; -0.801 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.347      ;
; -0.801 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.058      ; 4.347      ;
; -0.458 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.499      ;
; -0.458 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.499      ;
; -0.458 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.499      ;
; -0.458 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.499      ;
; -0.458 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.499      ;
; -0.458 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.499      ;
; -0.450 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.493      ;
; -0.450 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.493      ;
; -0.450 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.493      ;
; -0.418 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.462      ;
; -0.418 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.462      ;
; -0.340 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.340 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.056      ; 4.384      ;
; -0.337 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.337 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.337 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.337 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.337 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.337 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.337 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.337 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.337 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.337 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.382      ;
; -0.332 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.373      ;
; -0.332 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.373      ;
; -0.332 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.373      ;
; -0.332 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.053      ; 4.373      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                               ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.731 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.205      ; 4.152      ;
; 0.731 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.205      ; 4.152      ;
; 0.731 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.205      ; 4.152      ;
; 0.731 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.205      ; 4.152      ;
; 0.752 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.174      ;
; 0.752 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.174      ;
; 0.752 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.174      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.174      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.174      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.174      ;
; 0.755 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.173      ;
; 0.755 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.173      ;
; 0.755 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.173      ;
; 0.755 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.173      ;
; 0.755 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.173      ;
; 0.755 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.173      ;
; 0.759 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.176      ;
; 0.759 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.176      ;
; 0.759 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.176      ;
; 0.759 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.176      ;
; 0.759 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.176      ;
; 0.759 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.176      ;
; 0.789 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.211      ;
; 0.789 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.211      ;
; 0.789 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.211      ;
; 0.789 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.211      ;
; 0.789 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.211      ;
; 0.789 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.206      ; 4.211      ;
; 0.795 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.212      ;
; 0.795 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.212      ;
; 0.795 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.212      ;
; 0.795 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.201      ; 4.212      ;
; 0.800 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.800 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.800 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.800 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.800 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.800 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.800 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.800 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.800 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.800 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.220      ;
; 0.804 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.804 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.223      ;
; 0.878 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.297      ;
; 0.878 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.297      ;
; 0.908 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.327      ;
; 0.908 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.327      ;
; 0.908 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.203      ; 4.327      ;
; 0.917 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.200      ; 4.333      ;
; 0.917 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.200      ; 4.333      ;
; 0.917 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.200      ; 4.333      ;
; 0.917 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.200      ; 4.333      ;
; 0.917 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.200      ; 4.333      ;
; 0.917 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.200      ; 4.333      ;
; 1.269 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.205      ; 4.190      ;
; 1.269 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.205      ; 4.190      ;
; 1.269 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.205      ; 4.190      ;
; 1.269 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.205      ; 4.190      ;
; 1.286 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.208      ;
; 1.286 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.208      ;
; 1.286 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.208      ;
; 1.286 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.208      ;
; 1.286 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.208      ;
; 1.286 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.208      ;
; 1.308 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.226      ;
; 1.308 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.226      ;
; 1.308 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.226      ;
; 1.308 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.226      ;
; 1.308 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.226      ;
; 1.308 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.226      ;
; 1.312 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.229      ;
; 1.312 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.229      ;
; 1.312 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.229      ;
; 1.312 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.229      ;
; 1.312 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.229      ;
; 1.312 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.229      ;
; 1.333 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.255      ;
; 1.333 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.255      ;
; 1.333 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.255      ;
; 1.333 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.255      ;
; 1.333 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.255      ;
; 1.333 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.206      ; 4.255      ;
; 1.343 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.260      ;
; 1.343 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.260      ;
; 1.343 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.260      ;
; 1.343 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.201      ; 4.260      ;
; 1.348 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.204      ; 4.268      ;
; 1.348 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.204      ; 4.268      ;
; 1.348 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.204      ; 4.268      ;
; 1.348 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.204      ; 4.268      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[1]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                         ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                 ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~33|datac   ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~81|dataa   ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~89|datac  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa    ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~113|datac ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~65|datac  ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~105|datab  ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~85|datab  ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 0.426  ; 0.426        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[26]~13|datac  ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[27]~93|datac  ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~41|dataa  ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[32]~69|datac  ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[36]~121|datac ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[41]~49|datad  ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[40]~73|datad  ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[42]~21|datad  ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[43]~101|datad ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[33]~45|datac  ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[34]~17|datac  ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[35]~97|datac  ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac   ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~29|datac   ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                 ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.546  ; 0.546        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|datac   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.548  ; 0.548        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~29|datac   ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[34]~17|datac  ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[35]~97|datac  ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[33]~45|datac  ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[32]~69|datac  ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[40]~73|datad  ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[41]~49|datad  ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[42]~21|datad  ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[43]~101|datad ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[36]~121|datac ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                            ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[16]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[17]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[18]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[19]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[20]                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.228  ; 0.463        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; 0.228  ; 0.463        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; 0.228  ; 0.463        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; 0.228  ; 0.463        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; 0.229  ; 0.464        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; 0.229  ; 0.464        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; 0.229  ; 0.464        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; 0.229  ; 0.464        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; 0.229  ; 0.464        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; 3.543 ; 3.891 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; 3.753 ; 4.174 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 4.125 ; 4.533 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.764 ; 1.818 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; -1.840 ; -2.189 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; -2.011 ; -2.409 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -2.497 ; -2.860 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.795 ; -0.810 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 11.378 ; 11.081 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.813  ; 7.767  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 15.268 ; 15.451 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 12.320 ; 12.441 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.740 ; 11.870 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.921 ; 11.016 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.650 ; 11.770 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.523 ; 10.682 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.213  ; 9.184  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.346  ; 9.274  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.355 ; 11.427 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.740 ; 11.870 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.705 ; 10.617 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.491 ; 10.469 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.228 ; 10.108 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.566  ; 9.501  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.534  ; 9.496  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.968  ; 8.868  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.505 ; 10.544 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.705 ; 10.617 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.952  ; 8.896  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.253  ; 8.206  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.655  ; 8.620  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.632  ; 8.540  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.952  ; 8.896  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.731  ; 8.655  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.778  ; 8.735  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.736  ; 8.765  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.268 ; 11.304 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.763  ; 8.676  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.277  ; 9.170  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.268 ; 11.304 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.170  ; 9.061  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.768  ; 9.701  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.650  ; 9.529  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.343  ; 9.388  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.939 ; 11.842 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.085 ; 9.960  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.495  ; 9.443  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.037 ; 10.993 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.939 ; 11.842 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.955 ; 10.847 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.758  ; 9.783  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.618 ; 10.632 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.738 ; 11.736 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.400 ; 10.296 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.738 ; 11.736 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.026 ; 10.935 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.136 ; 11.057 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.318 ; 11.275 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.895 ; 10.765 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.350 ; 11.491 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 13.364 ; 13.438 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.205 ; 11.139 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.743 ; 12.785 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.532 ; 10.520 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.411 ; 10.367 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.100 ; 11.103 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 13.364 ; 13.438 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.325 ; 11.390 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.706 ; 11.673 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.889  ; 9.925  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.573  ; 9.630  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.348 ; 10.326 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.716 ; 10.695 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.706 ; 11.673 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.825 ; 10.764 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.849 ; 10.858 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 11.024 ; 10.737 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.549  ; 7.503  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 13.008 ; 13.204 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 10.941 ; 11.025 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.622  ; 8.581  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.268 ; 10.329 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.033 ; 11.182 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.927  ; 10.021 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.622  ; 8.581  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.741  ; 8.713  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.729 ; 10.828 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.042 ; 11.197 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.604  ; 7.572  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.837  ; 8.789  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.228  ; 8.134  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.236  ; 8.083  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.145  ; 8.074  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.604  ; 7.572  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.132  ; 9.185  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.299  ; 9.247  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.001  ; 6.933  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.001  ; 6.933  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.102  ; 7.046  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.318  ; 7.222  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.894  ; 7.807  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.724  ; 7.627  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.732  ; 7.660  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.666  ; 7.727  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.871  ; 7.802  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.871  ; 7.802  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.380  ; 8.283  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.057 ; 10.049 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.322  ; 8.229  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.253  ; 8.157  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.415  ; 8.316  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.481  ; 8.577  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.436  ; 8.308  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.690  ; 8.574  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.436  ; 8.308  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.030 ; 9.985  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.840 ; 10.747 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.288 ; 10.170 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.660  ; 8.641  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.564  ; 9.624  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.952  ; 8.929  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.952  ; 8.929  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.292 ; 10.328 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.632  ; 9.478  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.638  ; 9.598  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.859  ; 9.873  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.402  ; 9.401  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.890  ; 10.018 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.968  ; 8.915  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.766  ; 9.655  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.241 ; 11.242 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.103  ; 9.194  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.968  ; 8.915  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.715  ; 9.602  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.890 ; 11.924 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.885  ; 9.967  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.442  ; 8.449  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.683  ; 8.692  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.442  ; 8.449  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.039  ; 9.032  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.717  ; 9.687  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.726 ; 10.681 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.802  ; 9.845  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.833  ; 9.871  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -4.070         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.972       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -3.098       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.845         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.763       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -3.082       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.657         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.733       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.924       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.655         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.925       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.730       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.629         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.907       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.722       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.586         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.781       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.805       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.518         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.958       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.560       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.315         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.906       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.409       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.129         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.549       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.580       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.030         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.482       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.548       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.841         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.299       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.542       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.765         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.541       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.224       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.732         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.517       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.215       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.628         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.573       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.055       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.258         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.130        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.388       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.134         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.016       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.118       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.086         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.189       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -1.897       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.904         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.047       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.857       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 238.21 MHz ; 238.21 MHz      ; clk_50                            ;                                                ;
; 264.48 MHz ; 264.48 MHz      ; clock_100hz:clock_100hz|clk_100hz ;                                                ;
; 302.66 MHz ; 274.05 MHz      ; clk_800hz:clk_800hz|clk_800hz     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.198 ; -109.824      ;
; clock_100hz:clock_100hz|clk_100hz ; -2.781 ; -93.112       ;
; clr                               ; -2.569 ; -70.119       ;
; clk_800hz:clk_800hz|clk_800hz     ; -2.304 ; -73.902       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.105 ; 0.000         ;
; clk_50                            ; 0.351 ; 0.000         ;
; clk_800hz:clk_800hz|clk_800hz     ; 0.356 ; 0.000         ;
; clr                               ; 1.761 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.928 ; -49.982       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                      ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.787 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -103.230      ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -2.649 ; -161.099      ;
; clk_800hz:clk_800hz|clk_800hz     ; -2.649 ; -81.745       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.198 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 4.128      ;
; -3.103 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 4.033      ;
; -3.067 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.997      ;
; -3.052 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.979      ;
; -3.045 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.972      ;
; -3.029 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.956      ;
; -3.023 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.950      ;
; -2.992 ; clk_800hz:clk_800hz|counter[23]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.922      ;
; -2.987 ; clk_800hz:clk_800hz|counter[6]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.914      ;
; -2.985 ; clk_800hz:clk_800hz|counter[7]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.912      ;
; -2.881 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.811      ;
; -2.879 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.802      ;
; -2.868 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.791      ;
; -2.857 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.787      ;
; -2.856 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.779      ;
; -2.855 ; clk_800hz:clk_800hz|counter[22]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.785      ;
; -2.844 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.771      ;
; -2.815 ; clk_800hz:clk_800hz|counter[10]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.742      ;
; -2.805 ; clk_800hz:clk_800hz|counter[16]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.735      ;
; -2.805 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.735      ;
; -2.773 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.696      ;
; -2.744 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.674      ;
; -2.734 ; clk_800hz:clk_800hz|counter[3]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.661      ;
; -2.723 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.646      ;
; -2.712 ; clk_800hz:clk_800hz|counter[12]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.638      ;
; -2.702 ; clk_800hz:clk_800hz|counter[20]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.632      ;
; -2.616 ; clk_800hz:clk_800hz|counter[9]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.543      ;
; -2.606 ; clk_800hz:clk_800hz|counter[11]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.532      ;
; -2.606 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.529      ;
; -2.592 ; clk_800hz:clk_800hz|counter[21]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.522      ;
; -2.581 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.504      ;
; -2.579 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.502      ;
; -2.555 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.485      ;
; -2.510 ; clk_800hz:clk_800hz|counter[8]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.437      ;
; -2.505 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.431      ;
; -2.492 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.415      ;
; -2.490 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.413      ;
; -2.467 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.389      ;
; -2.450 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.373      ;
; -2.392 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.315      ;
; -2.386 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.312      ;
; -2.306 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.233      ;
; -2.301 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.228      ;
; -2.265 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.191      ;
; -2.255 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.181      ;
; -2.255 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.182      ;
; -2.255 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.182      ;
; -2.254 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.180      ;
; -2.244 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.171      ;
; -2.244 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.171      ;
; -2.232 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.159      ;
; -2.232 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.159      ;
; -2.214 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.140      ;
; -2.208 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.134      ;
; -2.185 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.115      ;
; -2.184 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[4]      ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.114      ;
; -2.157 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.081      ;
; -2.157 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.081      ;
; -2.157 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.081      ;
; -2.149 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.076      ;
; -2.149 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.076      ;
; -2.148 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.074      ;
; -2.146 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.070      ;
; -2.146 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.070      ;
; -2.146 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.070      ;
; -2.134 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.058      ;
; -2.134 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.058      ;
; -2.134 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.058      ;
; -2.124 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.050      ;
; -2.123 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.049      ;
; -2.123 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.049      ;
; -2.118 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.041      ;
; -2.118 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.041      ;
; -2.117 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.043      ;
; -2.116 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.042      ;
; -2.107 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.030      ;
; -2.107 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.030      ;
; -2.097 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.020      ;
; -2.096 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.019      ;
; -2.095 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.018      ;
; -2.095 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.018      ;
; -2.088 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.011      ;
; -2.087 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.010      ;
; -2.084 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.010      ;
; -2.067 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.994      ;
; -2.067 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.994      ;
; -2.067 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.994      ;
; -2.058 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 2.981      ;
; -2.057 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 2.980      ;
; -2.054 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 2.984      ;
; -2.054 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 2.976      ;
; -2.053 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[4]      ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 2.983      ;
; -2.051 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 2.975      ;
; -2.051 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 2.975      ;
; -2.051 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 2.975      ;
; -2.051 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 2.974      ;
; -2.050 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 2.973      ;
; -2.049 ; clk_800hz:clk_800hz|counter[23]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 2.975      ;
; -2.048 ; clk_800hz:clk_800hz|counter[23]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 2.974      ;
; -2.047 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 2.977      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 4.049      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 4.044      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 4.044      ;
; -2.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 4.040      ;
; -2.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 4.035      ;
; -2.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 4.035      ;
; -2.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 4.030      ;
; -2.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 4.025      ;
; -2.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 4.025      ;
; -2.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 4.020      ;
; -2.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 4.015      ;
; -2.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 4.015      ;
; -2.632 ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.244      ; 3.906      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 3.887      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.882      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.882      ;
; -2.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 3.835      ;
; -2.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.830      ;
; -2.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.830      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 3.790      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.785      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.785      ;
; -2.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 3.773      ;
; -2.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.768      ;
; -2.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.768      ;
; -2.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 3.765      ;
; -2.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.760      ;
; -2.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.760      ;
; -2.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 3.760      ;
; -2.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.755      ;
; -2.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.755      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.240      ; 3.741      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.235      ; 3.736      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.235      ; 3.736      ;
; -2.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.721      ;
; -2.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.716      ;
; -2.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.716      ;
; -2.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.712      ;
; -2.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.707      ;
; -2.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.707      ;
; -2.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.702      ;
; -2.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.697      ;
; -2.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.697      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.692      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.687      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.687      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 3.677      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.672      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.672      ;
; -2.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 3.676      ;
; -2.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.671      ;
; -2.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.671      ;
; -2.386 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.241      ; 3.657      ;
; -2.377 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.253      ; 3.660      ;
; -2.366 ; lfsr:lfsr|q[16]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.639      ;
; -2.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.240      ; 3.617      ;
; -2.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.235      ; 3.612      ;
; -2.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.235      ; 3.612      ;
; -2.328 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.255      ; 3.613      ;
; -2.326 ; lfsr:lfsr|q[23]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.256      ; 3.612      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.208      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.206      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.205      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.559      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.554      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.554      ;
; -2.278 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.204      ;
; -2.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.199      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.197      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.196      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.195      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.189      ;
; -2.261 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.187      ;
; -2.260 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.186      ;
; -2.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.185      ;
; -2.257 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.238      ; 3.525      ;
; -2.257 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.520      ;
; -2.257 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.233      ; 3.520      ;
; -2.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.180      ;
; -2.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.180      ;
; -2.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.180      ;
; -2.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.180      ;
; -2.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.180      ;
; -2.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.180      ;
; -2.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.180      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.179      ;
; -2.251 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.177      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.176      ;
; -2.249 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.175      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.171      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.171      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.171      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.171      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.171      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.171      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.171      ;
; -2.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.224      ; 3.497      ;
; -2.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.219      ; 3.492      ;
; -2.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.219      ; 3.492      ;
; -2.239 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.514      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clr'                                                                                                                ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.569 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.086     ; 0.782      ;
; -2.460 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.084     ; 0.786      ;
; -2.442 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.086     ; 0.654      ;
; -2.376 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.970     ; 0.831      ;
; -2.333 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.089     ; 0.652      ;
; -2.299 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.073     ; 0.895      ;
; -2.279 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.184     ; 0.641      ;
; -2.269 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.162     ; 0.647      ;
; -2.255 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.162     ; 0.640      ;
; -2.249 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.133     ; 0.660      ;
; -2.247 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.149     ; 0.648      ;
; -2.233 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.147     ; 0.638      ;
; -2.233 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.133     ; 0.650      ;
; -2.227 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.132     ; 0.641      ;
; -2.205 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.073     ; 0.810      ;
; -2.194 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.071     ; 0.787      ;
; -2.190 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.074     ; 0.788      ;
; -2.179 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.955     ; 0.639      ;
; -2.168 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.052     ; 0.661      ;
; -2.150 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.086     ; 0.640      ;
; -2.112 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.886     ; 0.647      ;
; -2.107 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.967     ; 0.684      ;
; -2.083 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.968     ; 0.659      ;
; -2.079 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.994     ; 0.640      ;
; -2.070 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.967     ; 0.652      ;
; -2.057 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.967     ; 0.639      ;
; -2.055 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.965     ; 0.651      ;
; -2.011 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.910     ; 0.653      ;
; -2.009 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.915     ; 0.639      ;
; -2.001 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.916     ; 0.641      ;
; -1.994 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.894     ; 0.649      ;
; -1.984 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.893     ; 0.640      ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.235      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.235      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.235      ;
; -2.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.217      ;
; -2.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.217      ;
; -2.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.217      ;
; -2.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.205      ;
; -2.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.205      ;
; -2.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.204      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.202      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.202      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.202      ;
; -2.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.190      ;
; -2.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.190      ;
; -2.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.190      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.187      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.187      ;
; -2.255 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.186      ;
; -2.255 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.186      ;
; -2.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.172      ;
; -2.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.172      ;
; -2.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.172      ;
; -2.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.172      ;
; -2.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.172      ;
; -2.241 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.172      ;
; -2.241 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.172      ;
; -2.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.170      ;
; -2.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.170      ;
; -2.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.170      ;
; -2.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.170      ;
; -2.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.170      ;
; -2.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.171      ;
; -2.237 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.168      ;
; -2.235 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.165      ;
; -2.235 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.165      ;
; -2.235 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.165      ;
; -2.235 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.165      ;
; -2.235 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.165      ;
; -2.229 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.160      ;
; -2.229 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.160      ;
; -2.228 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.159      ;
; -2.227 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.158      ;
; -2.227 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.158      ;
; -2.227 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.158      ;
; -2.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.154      ;
; -2.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.154      ;
; -2.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.154      ;
; -2.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.154      ;
; -2.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.154      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.312      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.312      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.312      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.312      ;
; -2.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.153      ;
; -2.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.141      ;
; -2.205 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.294      ;
; -2.205 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.294      ;
; -2.205 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.294      ;
; -2.205 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.294      ;
; -2.197 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.128      ;
; -2.197 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.128      ;
; -2.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.127      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.124      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.124      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.124      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.124      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.124      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.279      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.279      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.279      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.279      ;
; -2.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.109      ;
; -2.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.267      ;
; -2.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.267      ;
; -2.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.267      ;
; -2.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.267      ;
; -2.146 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.235      ;
; -2.146 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.235      ;
; -2.146 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.235      ;
; -2.146 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.158      ; 3.235      ;
; -2.116 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.047      ;
; -2.116 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.047      ;
; -2.116 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.068     ; 3.047      ;
; -2.113 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.043      ;
; -2.113 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.043      ;
; -2.113 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.043      ;
; -2.109 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.039      ;
; -2.108 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.038      ;
; -2.103 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.033      ;
; -2.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.163      ; 3.290      ;
; -2.091 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.021      ;
; -2.087 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.017      ;
; -2.087 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.017      ;
; -2.087 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.017      ;
; -2.087 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.017      ;
; -2.087 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.069     ; 3.017      ;
; -2.086 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.014      ;
; -2.086 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.014      ;
; -2.086 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.014      ;
; -2.086 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.014      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.105 ; lfsr:lfsr|data_out[3]~81                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.086      ; 0.892      ;
; 0.198 ; lfsr:lfsr|data_out[24]~65                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.133      ; 1.032      ;
; 0.202 ; lfsr:lfsr|data_out[20]~113                                                                                                                         ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.133      ; 1.036      ;
; 0.208 ; lfsr:lfsr|data_out[19]~89                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.132      ; 1.041      ;
; 0.210 ; lfsr:lfsr|data_out[16]~61                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.149      ; 1.060      ;
; 0.220 ; lfsr:lfsr|data_out[17]~37                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.147      ; 1.068      ;
; 0.234 ; lfsr:lfsr|data_out[27]~93                                                                                                                          ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.162      ; 1.097      ;
; 0.239 ; lfsr:lfsr|data_out[50]~25                                                                                                                          ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.968      ; 0.908      ;
; 0.245 ; lfsr:lfsr|data_out[48]~77                                                                                                                          ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.967      ; 0.913      ;
; 0.250 ; lfsr:lfsr|data_out[1]~29                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.967      ; 0.918      ;
; 0.254 ; lfsr:lfsr|data_out[43]~101                                                                                                                         ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.072      ; 1.027      ;
; 0.265 ; lfsr:lfsr|data_out[8]~57                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.894      ; 0.860      ;
; 0.277 ; lfsr:lfsr|data_out[12]~109                                                                                                                         ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.184      ; 1.162      ;
; 0.280 ; lfsr:lfsr|data_out[4]~105                                                                                                                          ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.084      ; 1.065      ;
; 0.284 ; lfsr:lfsr|data_out[28]~117                                                                                                                         ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.089      ; 1.074      ;
; 0.287 ; lfsr:lfsr|data_out[49]~53                                                                                                                          ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.967      ; 0.955      ;
; 0.293 ; lfsr:lfsr|data_out[26]~13                                                                                                                          ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.162      ; 1.156      ;
; 0.302 ; lfsr:lfsr|data_out[33]~45                                                                                                                          ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.910      ; 0.913      ;
; 0.307 ; lfsr:lfsr|data_out[44]~125                                                                                                                         ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.970      ; 0.978      ;
; 0.324 ; lfsr:lfsr|data_out[9]~33                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.052      ; 1.077      ;
; 0.324 ; lfsr:lfsr|data_out[32]~69                                                                                                                          ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.995      ; 1.020      ;
; 0.325 ; lfsr:lfsr|data_out[34]~17                                                                                                                          ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.916      ; 0.942      ;
; 0.329 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.893      ; 0.923      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.355 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.369 ; lfsr:lfsr|data_out[42]~21                                                                                                                          ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.072      ; 1.142      ;
; 0.371 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.086      ; 1.158      ;
; 0.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 0.967      ;
; 0.380 ; lfsr:lfsr|data_out[36]~121                                                                                                                         ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.955      ; 1.036      ;
; 0.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.624      ;
; 0.394 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 0.984      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.649      ;
; 0.408 ; lfsr:lfsr|q[17]                                                                                                                                    ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.650      ;
; 0.409 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.651      ;
; 0.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.651      ;
; 0.410 ; lfsr:lfsr|q[20]                                                                                                                                    ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.652      ;
; 0.413 ; lfsr:lfsr|q[5]                                                                                                                                     ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.655      ;
; 0.414 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.656      ;
; 0.521 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.763      ;
; 0.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.784      ;
; 0.553 ; lfsr:lfsr|data_out[35]~97                                                                                                                          ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.915      ; 1.169      ;
; 0.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.799      ;
; 0.569 ; lfsr:lfsr|data_out[40]~73                                                                                                                          ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.074      ; 1.344      ;
; 0.570 ; lfsr:lfsr|data_out[11]~85                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.086      ; 1.357      ;
; 0.571 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.813      ;
; 0.572 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.814      ;
; 0.578 ; lfsr:lfsr|q[26]                                                                                                                                    ; lfsr:lfsr|q[25]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.820      ;
; 0.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.823      ;
; 0.583 ; lfsr:lfsr|q[27]                                                                                                                                    ; lfsr:lfsr|q[26]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.826      ;
; 0.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.847      ;
; 0.611 ; lfsr:lfsr|q[28]                                                                                                                                    ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.853      ;
; 0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.856      ;
; 0.629 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 1.219      ;
; 0.637 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.879      ;
; 0.637 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.879      ;
; 0.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.891      ;
; 0.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.391      ; 1.243      ;
; 0.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 1.242      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.924      ;
; 0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.927      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.376      ; 1.265      ;
; 0.691 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.965      ; 1.357      ;
; 0.706 ; lfsr:lfsr|q[22]                                                                                                                                    ; lfsr:lfsr|q[21]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.948      ;
; 0.709 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.951      ;
; 0.709 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.953      ;
; 0.710 ; lfsr:lfsr|data_out[41]~49                                                                                                                          ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.071      ; 1.482      ;
; 0.711 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.953      ;
; 0.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.961      ;
; 0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.376      ; 1.295      ;
; 0.732 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.977      ;
; 0.734 ; lfsr:lfsr|q[29]                                                                                                                                    ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.976      ;
; 0.746 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.988      ;
; 0.748 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.990      ;
; 0.750 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.992      ;
; 0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.376      ; 1.329      ;
; 0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.003      ;
; 0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.014      ;
; 0.772 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.014      ;
; 0.772 ; lfsr:lfsr|q[23]                                                                                                                                    ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.014      ;
; 0.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.305     ; 0.639      ;
; 0.775 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.017      ;
; 0.779 ; lfsr:lfsr|q[21]                                                                                                                                    ; lfsr:lfsr|q[20]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.021      ;
; 0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.391      ; 1.371      ;
; 0.781 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.068      ; 1.020      ;
; 0.783 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.025      ;
; 0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.025      ;
; 0.784 ; lfsr:lfsr|data_out[25]~41                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.886      ; 1.371      ;
; 0.790 ; lfsr:lfsr|q[29]                                                                                                                                    ; lfsr:lfsr|q[28]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.032      ;
; 0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.032      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.351 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.086      ; 0.608      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; transmitter:uart_Tx|Tx                                                                                                 ; transmitter:uart_Tx|Tx                   ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 0.597      ;
; 0.399 ; clk_800hz:clk_800hz|counter[25]                                                                                        ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.643      ;
; 0.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.336      ; 0.964      ;
; 0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.336      ; 1.034      ;
; 0.531 ; clk_800hz:clk_800hz|clk_800hz                                                                                          ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 2.798      ; 3.743      ;
; 0.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.359      ; 1.095      ;
; 0.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.359      ; 1.127      ;
; 0.572 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 2.792      ; 3.778      ;
; 0.587 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.834      ;
; 0.594 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.835      ;
; 0.598 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; clk_800hz:clk_800hz|counter[19]                                                                                        ; clk_800hz:clk_800hz|counter[19]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clk_800hz:clk_800hz|counter[16]                                                                                        ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clk_800hz:clk_800hz|counter[10]                                                                                        ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clk_800hz:clk_800hz|counter[3]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; clk_800hz:clk_800hz|counter[24]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clk_800hz:clk_800hz|counter[18]                                                                                        ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clk_800hz:clk_800hz|counter[8]                                                                                         ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; clk_800hz:clk_800hz|counter[15]                                                                                        ; clk_800hz:clk_800hz|counter[15]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; clk_800hz:clk_800hz|counter[17]                                                                                        ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; clk_800hz:clk_800hz|counter[7]                                                                                         ; clk_800hz:clk_800hz|counter[7]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_800hz:clk_800hz|counter[5]                                                                                         ; clk_800hz:clk_800hz|counter[5]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; clk_800hz:clk_800hz|counter[23]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; clk_800hz:clk_800hz|counter[6]                                                                                         ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.849      ;
; 0.619 ; clock_100hz:clock_100hz|counter[1]                                                                                     ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.862      ;
; 0.637 ; clk_800hz:clk_800hz|counter[0]                                                                                         ; clk_800hz:clk_800hz|counter[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.880      ;
; 0.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7] ; transmitter:uart_Tx|data[7]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.336      ; 1.204      ;
; 0.740 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.467      ; 1.378      ;
; 0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0] ; transmitter:uart_Tx|data[0]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.359      ; 1.310      ;
; 0.797 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 1.037      ;
; 0.797 ; clk_800hz:clk_800hz|counter[0]                                                                                         ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.039      ;
; 0.824 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.066      ;
; 0.836 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.077      ;
; 0.837 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.079      ;
; 0.837 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.079      ;
; 0.850 ; baudrate:uart_baud|tx_acc[0]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.467      ; 1.488      ;
; 0.871 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; -0.500       ; 2.792      ; 3.577      ;
; 0.873 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.116      ;
; 0.876 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.118      ;
; 0.878 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.123      ;
; 0.879 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; clock_100hz:clock_100hz|counter[5]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.123      ;
; 0.884 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; clk_800hz:clk_800hz|counter[19]                                                                                        ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.129      ;
; 0.886 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.128      ;
; 0.887 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; clk_800hz:clk_800hz|counter[16]                                                                                        ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; clk_800hz:clk_800hz|counter[24]                                                                                        ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clk_800hz:clk_800hz|counter[15]                                                                                        ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clk_800hz:clk_800hz|counter[1]                                                                                         ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clk_800hz:clk_800hz|counter[18]                                                                                        ; clk_800hz:clk_800hz|counter[19]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; clk_800hz:clk_800hz|counter[17]                                                                                        ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; clk_800hz:clk_800hz|counter[7]                                                                                         ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_800hz:clk_800hz|counter[5]                                                                                         ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; clk_800hz:clk_800hz|counter[23]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; clk_800hz:clk_800hz|counter[9]                                                                                         ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_100hz:clock_100hz|counter[13]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.134      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.624      ;
; 0.398 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.639      ;
; 0.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.658      ;
; 0.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.319      ; 0.984      ;
; 0.467 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.319      ; 0.987      ;
; 0.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.319      ; 0.995      ;
; 0.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.320      ; 0.999      ;
; 0.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.319      ; 1.003      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.320      ; 1.008      ;
; 0.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.319      ; 1.052      ;
; 0.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.319      ; 1.052      ;
; 0.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.788      ;
; 0.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.813      ;
; 0.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.828      ;
; 0.592 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.832      ;
; 0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.845      ;
; 0.606 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.847      ;
; 0.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.850      ;
; 0.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.853      ;
; 0.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.859      ;
; 0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.864      ;
; 0.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.867      ;
; 0.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.886      ;
; 0.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.892      ;
; 0.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.893      ;
; 0.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.899      ;
; 0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.319      ; 1.227      ;
; 0.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.952      ;
; 0.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.952      ;
; 0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.970      ;
; 0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.295      ; 1.255      ;
; 0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.295      ; 1.265      ;
; 0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.296      ; 1.276      ;
; 0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.024      ;
; 0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.027      ;
; 0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.296      ; 1.284      ;
; 0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.295      ; 1.288      ;
; 0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.034      ;
; 0.809 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.295      ; 1.305      ;
; 0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.296      ; 1.314      ;
; 0.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.068      ; 1.057      ;
; 0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.067      ;
; 0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.068      ; 1.067      ;
; 0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.074      ;
; 0.835 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.068      ; 1.074      ;
; 0.841 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.295      ; 1.337      ;
; 0.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.084      ;
; 0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.068      ; 1.087      ;
; 0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.095      ;
; 0.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.068      ; 1.103      ;
; 0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.108      ;
; 0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.109      ;
; 0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.109      ;
; 0.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.118      ;
; 0.891 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.132      ;
; 0.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.136      ;
; 0.940 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.068      ; 1.179      ;
; 0.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.188      ;
; 0.954 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.195      ;
; 0.963 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.203      ;
; 0.965 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.321      ; 1.487      ;
; 0.966 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.207      ;
; 0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.217      ;
; 0.979 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.220      ;
; 0.980 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.221      ;
; 0.980 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.221      ;
; 0.981 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.221      ;
; 0.983 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.223      ;
; 0.984 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.316      ; 1.468      ;
; 0.984 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.316      ; 1.468      ;
; 0.984 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.316      ; 1.468      ;
; 0.984 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.316      ; 1.468      ;
; 0.998 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.233      ;
; 1.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.249      ;
; 1.012 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.295      ; 1.508      ;
; 1.012 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.252      ;
; 1.012 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.253      ;
; 1.019 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.259      ;
; 1.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.262      ;
; 1.036 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.271      ;
; 1.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.320      ; 1.565      ;
; 1.054 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.289      ;
; 1.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.295      ; 1.572      ;
; 1.123 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.365      ;
; 1.128 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.370      ;
; 1.129 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.371      ;
; 1.129 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.371      ;
; 1.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.319      ; 1.685      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.465      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clr'                                                                                                                ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 1.761 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.691     ; 0.600      ;
; 1.771 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.705     ; 0.596      ;
; 1.777 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.705     ; 0.602      ;
; 1.793 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.728     ; 0.595      ;
; 1.796 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.729     ; 0.597      ;
; 1.798 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.722     ; 0.606      ;
; 1.835 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.769     ; 0.596      ;
; 1.848 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.782     ; 0.596      ;
; 1.848 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.782     ; 0.596      ;
; 1.853 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.780     ; 0.603      ;
; 1.855 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.781     ; 0.604      ;
; 1.866 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.782     ; 0.614      ;
; 1.877 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.810     ; 0.597      ;
; 1.949 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.883     ; 0.596      ;
; 1.950 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.870     ; 0.610      ;
; 1.975 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.900     ; 0.605      ;
; 1.978 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.904     ; 0.604      ;
; 2.020 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.953     ; 0.597      ;
; 2.028 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.955     ; 0.603      ;
; 2.033 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.954     ; 0.609      ;
; 2.034 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.969     ; 0.595      ;
; 2.037 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.862     ; 0.705      ;
; 2.041 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.970     ; 0.601      ;
; 2.051 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.984     ; 0.597      ;
; 2.055 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.984     ; 0.601      ;
; 2.057 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.784     ; 0.803      ;
; 2.065 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.889     ; 0.706      ;
; 2.069 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.892     ; 0.707      ;
; 2.074 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.007     ; 0.597      ;
; 2.083 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.892     ; 0.721      ;
; 2.117 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.899     ; 0.748      ;
; 2.147 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.891     ; 0.786      ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.928 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.749      ; 4.166      ;
; -0.928 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.749      ; 4.166      ;
; -0.928 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.749      ; 4.166      ;
; -0.928 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.749      ; 4.166      ;
; -0.928 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.749      ; 4.166      ;
; -0.928 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.749      ; 4.166      ;
; -0.919 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.751      ; 4.159      ;
; -0.919 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.751      ; 4.159      ;
; -0.919 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.751      ; 4.159      ;
; -0.850 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.754      ; 4.093      ;
; -0.850 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.754      ; 4.093      ;
; -0.777 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.777 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.752      ; 4.018      ;
; -0.775 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.775 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.775 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.775 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.775 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.775 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.775 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.775 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.775 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.775 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 4.017      ;
; -0.774 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.751      ; 4.014      ;
; -0.774 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.751      ; 4.014      ;
; -0.774 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.751      ; 4.014      ;
; -0.774 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.751      ; 4.014      ;
; -0.761 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.754      ; 4.004      ;
; -0.761 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.754      ; 4.004      ;
; -0.761 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.754      ; 4.004      ;
; -0.761 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.754      ; 4.004      ;
; -0.761 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.754      ; 4.004      ;
; -0.761 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.754      ; 4.004      ;
; -0.739 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.978      ;
; -0.739 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.978      ;
; -0.739 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.978      ;
; -0.739 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.978      ;
; -0.739 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.978      ;
; -0.739 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.978      ;
; -0.737 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.976      ;
; -0.737 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.976      ;
; -0.737 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.976      ;
; -0.737 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.976      ;
; -0.737 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.976      ;
; -0.737 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.976      ;
; -0.721 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.755      ; 3.965      ;
; -0.721 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.755      ; 3.965      ;
; -0.721 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.755      ; 3.965      ;
; -0.721 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.755      ; 3.965      ;
; -0.721 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.755      ; 3.965      ;
; -0.721 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.755      ; 3.965      ;
; -0.704 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 3.946      ;
; -0.704 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 3.946      ;
; -0.704 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 3.946      ;
; -0.704 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.753      ; 3.946      ;
; -0.461 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.749      ; 4.199      ;
; -0.461 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.749      ; 4.199      ;
; -0.461 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.749      ; 4.199      ;
; -0.461 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.749      ; 4.199      ;
; -0.461 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.749      ; 4.199      ;
; -0.461 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.749      ; 4.199      ;
; -0.453 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.751      ; 4.193      ;
; -0.453 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.751      ; 4.193      ;
; -0.453 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.751      ; 4.193      ;
; -0.414 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.754      ; 4.157      ;
; -0.414 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.754      ; 4.157      ;
; -0.351 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.351 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.752      ; 4.092      ;
; -0.348 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.348 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.348 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.348 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.348 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.348 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.348 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.348 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.348 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.348 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.753      ; 4.090      ;
; -0.339 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.754      ; 4.082      ;
; -0.339 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.754      ; 4.082      ;
; -0.339 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.754      ; 4.082      ;
; -0.339 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.751      ; 4.079      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.787 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.874      ;
; 0.787 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.874      ;
; 0.787 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.874      ;
; 0.787 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.874      ;
; 0.806 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.888      ; 3.895      ;
; 0.806 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.888      ; 3.895      ;
; 0.806 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.888      ; 3.895      ;
; 0.806 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.888      ; 3.895      ;
; 0.806 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.888      ; 3.895      ;
; 0.806 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.888      ; 3.895      ;
; 0.820 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.904      ;
; 0.820 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.904      ;
; 0.820 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.904      ;
; 0.820 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.904      ;
; 0.820 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.904      ;
; 0.820 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.904      ;
; 0.822 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.906      ;
; 0.822 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.906      ;
; 0.822 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.906      ;
; 0.822 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.906      ;
; 0.822 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.906      ;
; 0.822 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.883      ; 3.906      ;
; 0.845 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.887      ; 3.933      ;
; 0.845 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.887      ; 3.933      ;
; 0.845 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.887      ; 3.933      ;
; 0.845 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.887      ; 3.933      ;
; 0.845 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.887      ; 3.933      ;
; 0.845 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.887      ; 3.933      ;
; 0.846 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.884      ; 3.931      ;
; 0.846 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.884      ; 3.931      ;
; 0.846 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.884      ; 3.931      ;
; 0.846 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.884      ; 3.931      ;
; 0.855 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.855 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.855 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.855 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.855 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.855 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.855 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.855 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.855 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.855 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.886      ; 3.942      ;
; 0.858 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.858 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.885      ; 3.944      ;
; 0.918 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.887      ; 4.006      ;
; 0.918 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.887      ; 4.006      ;
; 0.955 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.884      ; 4.040      ;
; 0.955 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.884      ; 4.040      ;
; 0.955 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.884      ; 4.040      ;
; 0.963 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.882      ; 4.046      ;
; 0.963 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.882      ; 4.046      ;
; 0.963 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.882      ; 4.046      ;
; 0.963 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.882      ; 4.046      ;
; 0.963 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.882      ; 4.046      ;
; 0.963 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.882      ; 4.046      ;
; 1.216 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.886      ; 3.803      ;
; 1.216 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.886      ; 3.803      ;
; 1.216 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.886      ; 3.803      ;
; 1.216 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.886      ; 3.803      ;
; 1.232 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.888      ; 3.821      ;
; 1.232 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.888      ; 3.821      ;
; 1.232 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.888      ; 3.821      ;
; 1.232 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.888      ; 3.821      ;
; 1.232 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.888      ; 3.821      ;
; 1.232 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.888      ; 3.821      ;
; 1.248 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.832      ;
; 1.248 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.832      ;
; 1.248 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.832      ;
; 1.248 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.832      ;
; 1.248 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.832      ;
; 1.248 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.832      ;
; 1.250 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.834      ;
; 1.250 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.834      ;
; 1.250 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.834      ;
; 1.250 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.834      ;
; 1.250 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.834      ;
; 1.250 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.883      ; 3.834      ;
; 1.271 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.887      ; 3.859      ;
; 1.271 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.887      ; 3.859      ;
; 1.271 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.887      ; 3.859      ;
; 1.271 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.887      ; 3.859      ;
; 1.271 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.887      ; 3.859      ;
; 1.271 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.887      ; 3.859      ;
; 1.283 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.884      ; 3.868      ;
; 1.283 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.884      ; 3.868      ;
; 1.283 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.884      ; 3.868      ;
; 1.283 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.884      ; 3.868      ;
; 1.284 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.886      ; 3.871      ;
; 1.284 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.886      ; 3.871      ;
; 1.284 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.886      ; 3.871      ;
; 1.284 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.886      ; 3.871      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]           ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clr'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                         ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[32]~69|datac  ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[36]~121|datac ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~41|dataa  ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~33|datac   ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~89|datac  ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~65|datac  ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[34]~17|datac  ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[35]~97|datac  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|datac   ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~29|datac   ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~113|datac ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa    ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[33]~45|datac  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~81|dataa   ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~105|datab  ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~85|datab  ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[26]~13|datac  ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[27]~93|datac  ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[40]~73|datad  ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[41]~49|datad  ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[42]~21|datad  ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[43]~101|datad ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac   ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac   ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[43]~101|datad ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[40]~73|datad  ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[41]~49|datad  ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[42]~21|datad  ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~85|datab  ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[26]~13|datac  ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[27]~93|datac  ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac   ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~29|datac   ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~105|datab  ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa    ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[33]~45|datac  ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[34]~17|datac  ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[35]~97|datac  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[16]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[17]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[18]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[19]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[20]                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.243  ; 0.476        ; 0.233          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; 0.243  ; 0.476        ; 0.233          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; 0.243  ; 0.476        ; 0.233          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; 0.243  ; 0.476        ; 0.233          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; 3.154 ; 3.404 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; 3.421 ; 3.637 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.762 ; 3.962 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.716 ; 1.666 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; -1.632 ; -1.839 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; -1.808 ; -2.056 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -2.260 ; -2.457 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.825 ; -0.758 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 10.141 ; 10.038 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.062  ; 6.980  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 13.662 ; 14.131 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 11.028 ; 11.332 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.534 ; 10.796 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.915  ; 9.867  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.507 ; 10.469 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.528  ; 9.556  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.304  ; 8.211  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.426  ; 8.329  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.219 ; 10.194 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.534 ; 10.796 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.523  ; 9.560  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.498  ; 9.443  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.320  ; 9.117  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.677  ; 8.506  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.652  ; 8.500  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.079  ; 7.987  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.452  ; 9.381  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.523  ; 9.560  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.128  ; 8.027  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.461  ; 7.391  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.859  ; 7.707  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.785  ; 7.688  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.128  ; 8.027  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.926  ; 7.802  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.893  ; 7.889  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.894  ; 7.961  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.162 ; 10.050 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.880  ; 7.827  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.365  ; 8.276  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.162 ; 10.050 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.259  ; 8.146  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.811  ; 8.754  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.720  ; 8.568  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.357  ; 8.502  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.901 ; 10.663 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.150  ; 8.975  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.622  ; 8.445  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.075 ; 9.894  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.901 ; 10.663 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.005 ; 9.714  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.873  ; 8.746  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.537  ; 9.694  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.672 ; 10.619 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.501  ; 9.389  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.672 ; 10.619 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.086 ; 9.960  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.192 ; 10.074 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.206 ; 10.270 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.977  ; 9.808  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.335 ; 10.551 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 12.164 ; 11.974 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.226 ; 9.975  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.639 ; 11.454 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.510  ; 9.495  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.439  ; 9.332  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.117 ; 9.946  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 12.164 ; 11.974 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.193 ; 10.341 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.721 ; 10.441 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.947  ; 8.872  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.665  ; 8.617  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.355  ; 9.272  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.697  ; 9.596  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.721 ; 10.441 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.811  ; 9.671  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.719  ; 9.852  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 9.810  ; 9.709  ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 6.807  ; 6.728  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 11.643 ; 12.073 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 9.772  ; 10.044 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.783  ; 7.677  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.330  ; 9.257  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.956  ; 9.930  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.001  ; 8.968  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.783  ; 7.677  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.893  ; 7.801  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.666  ; 9.638  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.915  ; 10.196 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.861  ; 6.752  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.980  ; 7.847  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.436  ; 7.264  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.425  ; 7.237  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.372  ; 7.226  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 6.861  ; 6.752  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.189  ; 8.140  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.266  ; 8.297  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.286  ; 6.181  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 6.286  ; 6.181  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.374  ; 6.287  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.581  ; 6.444  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.127  ; 7.000  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 6.934  ; 6.842  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.974  ; 6.872  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.879  ; 6.971  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.101  ; 6.990  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.101  ; 6.990  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.555  ; 7.424  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.053  ; 8.911  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.511  ; 7.373  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.441  ; 7.286  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.597  ; 7.424  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.598  ; 7.754  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.605  ; 7.413  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.856  ; 7.656  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.605  ; 7.413  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.114  ; 8.960  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.896  ; 9.632  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.369  ; 9.107  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.823  ; 7.707  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.571  ; 8.734  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.108  ; 7.961  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.108  ; 7.961  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.274  ; 9.193  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.626  ; 8.562  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.733  ; 8.635  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.971  ; 8.809  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.541  ; 8.381  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.923  ; 9.104  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.108  ; 7.978  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.866  ; 8.651  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.253 ; 10.071 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.235  ; 8.212  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.108  ; 7.978  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.784  ; 8.608  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.771 ; 10.623 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.868  ; 9.044  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.611  ; 7.542  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.841  ; 7.753  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.611  ; 7.542  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.169  ; 8.073  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.811  ; 8.697  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.805  ; 9.537  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.905  ; 8.781  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.819  ; 8.969  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.554         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.792       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.762       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.362         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.610       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.752       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.159         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.750       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.409       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.151         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.584       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.567       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.143         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.735       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.408       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.630       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.497       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.035         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.778       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.257       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.878         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.736       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.142       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.685         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.399       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.286       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.563         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.336       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.227       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.419         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.176       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.243       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.321         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.391       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.930       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.301         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.372       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.929       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.200         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.420       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.780       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.894         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.219        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.113       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.774         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.093        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -1.867       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.740         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.076       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -1.664       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.496         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.065        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.561       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -1.329 ; -26.844       ;
; clock_100hz:clock_100hz|clk_100hz ; -1.150 ; -21.692       ;
; clr                               ; -0.890 ; -21.461       ;
; clk_800hz:clk_800hz|clk_800hz     ; -0.752 ; -22.032       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clk_50                            ; 0.028 ; 0.000         ;
; clock_100hz:clock_100hz|clk_100hz ; 0.162 ; 0.000         ;
; clk_800hz:clk_800hz|clk_800hz     ; 0.183 ; 0.000         ;
; clr                               ; 0.847 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.755 ; -42.175       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                      ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.266 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -85.985       ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -1.000 ; -119.000      ;
; clk_800hz:clk_800hz|clk_800hz     ; -1.000 ; -53.000       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.329 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.276      ;
; -1.266 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.211      ;
; -1.248 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.193      ;
; -1.219 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.166      ;
; -1.211 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.158      ;
; -1.210 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.155      ;
; -1.190 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.135      ;
; -1.174 ; clk_800hz:clk_800hz|counter[6]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.119      ;
; -1.171 ; clk_800hz:clk_800hz|counter[7]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.116      ;
; -1.162 ; clk_800hz:clk_800hz|counter[23]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.109      ;
; -1.139 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.086      ;
; -1.120 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.067      ;
; -1.106 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.051      ;
; -1.085 ; clk_800hz:clk_800hz|counter[22]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.032      ;
; -1.083 ; clk_800hz:clk_800hz|counter[16]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.030      ;
; -1.082 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.029      ;
; -1.067 ; clk_800hz:clk_800hz|counter[10]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.012      ;
; -1.056 ; clk_800hz:clk_800hz|counter[12]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.001      ;
; -1.050 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.993      ;
; -1.046 ; clk_800hz:clk_800hz|counter[3]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.991      ;
; -1.046 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.989      ;
; -1.045 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.992      ;
; -1.044 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.987      ;
; -1.041 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.984      ;
; -1.018 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.961      ;
; -1.013 ; clk_800hz:clk_800hz|counter[9]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.958      ;
; -1.005 ; clk_800hz:clk_800hz|counter[11]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.950      ;
; -0.998 ; clk_800hz:clk_800hz|counter[20]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.945      ;
; -0.973 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.916      ;
; -0.947 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.894      ;
; -0.941 ; clk_800hz:clk_800hz|counter[21]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.888      ;
; -0.907 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.850      ;
; -0.901 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.844      ;
; -0.899 ; clk_800hz:clk_800hz|counter[8]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.844      ;
; -0.887 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.830      ;
; -0.878 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.821      ;
; -0.865 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.808      ;
; -0.864 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.807      ;
; -0.856 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.799      ;
; -0.846 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.791      ;
; -0.792 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.738      ;
; -0.791 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.737      ;
; -0.769 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.714      ;
; -0.755 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.700      ;
; -0.755 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.700      ;
; -0.746 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.691      ;
; -0.717 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.664      ;
; -0.717 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|counter[4]      ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.664      ;
; -0.711 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.656      ;
; -0.702 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.647      ;
; -0.698 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.643      ;
; -0.694 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.639      ;
; -0.694 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.639      ;
; -0.692 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.635      ;
; -0.692 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.635      ;
; -0.692 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.637      ;
; -0.692 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.637      ;
; -0.689 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.634      ;
; -0.689 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.634      ;
; -0.684 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.629      ;
; -0.683 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.626      ;
; -0.674 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.617      ;
; -0.674 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.617      ;
; -0.671 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.616      ;
; -0.666 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.611      ;
; -0.666 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.611      ;
; -0.666 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.611      ;
; -0.663 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.606      ;
; -0.654 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.599      ;
; -0.654 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[4]      ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.599      ;
; -0.648 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.591      ;
; -0.648 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.591      ;
; -0.645 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.588      ;
; -0.645 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.588      ;
; -0.645 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.590      ;
; -0.645 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.590      ;
; -0.644 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.587      ;
; -0.644 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.587      ;
; -0.642 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.585      ;
; -0.642 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.585      ;
; -0.642 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.585      ;
; -0.641 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.584      ;
; -0.640 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.583      ;
; -0.640 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.583      ;
; -0.640 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.583      ;
; -0.639 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.582      ;
; -0.639 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.582      ;
; -0.637 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.582      ;
; -0.637 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.582      ;
; -0.636 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.581      ;
; -0.636 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[4]      ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.581      ;
; -0.636 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.579      ;
; -0.636 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.579      ;
; -0.636 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.579      ;
; -0.636 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.579      ;
; -0.636 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.579      ;
; -0.634 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.577      ;
; -0.634 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.577      ;
; -0.634 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.577      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.150 ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 2.286      ;
; -1.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.208      ;
; -1.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.208      ;
; -1.078 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.209      ;
; -1.066 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.194      ;
; -1.066 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.194      ;
; -1.064 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.192      ;
; -1.064 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.192      ;
; -1.064 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.195      ;
; -1.063 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.191      ;
; -1.063 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.191      ;
; -1.062 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.193      ;
; -1.061 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.192      ;
; -1.030 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.125      ; 2.164      ;
; -0.999 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.127      ;
; -0.999 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.127      ;
; -0.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.128      ;
; -0.992 ; lfsr:lfsr|q[16]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.126      ; 2.127      ;
; -0.991 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.119      ;
; -0.991 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.119      ;
; -0.989 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 2.138      ;
; -0.989 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.120      ;
; -0.979 ; lfsr:lfsr|q[23]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.130      ;
; -0.973 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.124      ;
; -0.943 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.723      ; 3.165      ;
; -0.937 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.065      ;
; -0.937 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.065      ;
; -0.935 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.066      ;
; -0.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.055      ;
; -0.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.055      ;
; -0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.054      ;
; -0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.054      ;
; -0.925 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.056      ;
; -0.924 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.055      ;
; -0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.121      ; 2.053      ;
; -0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.121      ; 2.053      ;
; -0.923 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.738      ; 3.160      ;
; -0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.124      ; 2.054      ;
; -0.919 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.047      ;
; -0.919 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.047      ;
; -0.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.048      ;
; -0.904 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.032      ;
; -0.904 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.032      ;
; -0.902 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.033      ;
; -0.900 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.028      ;
; -0.900 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 2.028      ;
; -0.898 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.126      ; 2.033      ;
; -0.898 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 2.029      ;
; -0.874 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.126      ; 2.009      ;
; -0.870 ; lfsr:lfsr|q[19]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 2.006      ;
; -0.870 ; lfsr:lfsr|data_out[26]~13                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 0.424      ; 1.793      ;
; -0.866 ; lfsr:lfsr|q[17]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.126      ; 2.001      ;
; -0.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 2.007      ;
; -0.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 2.007      ;
; -0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.137      ; 2.008      ;
; -0.861 ; lfsr:lfsr|q[12]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.126      ; 1.996      ;
; -0.857 ; lfsr:lfsr|q[18]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 2.008      ;
; -0.853 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.126      ; 1.988      ;
; -0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.107      ; 1.968      ;
; -0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.107      ; 1.968      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.121      ; 1.981      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.121      ; 1.981      ;
; -0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.110      ; 1.969      ;
; -0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.993      ;
; -0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.993      ;
; -0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.124      ; 1.982      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.991      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.991      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.137      ; 1.994      ;
; -0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.990      ;
; -0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.990      ;
; -0.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.137      ; 1.992      ;
; -0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.137      ; 1.991      ;
; -0.832 ; lfsr:lfsr|q[24]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 1.968      ;
; -0.831 ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.968      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 1.945      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.119      ; 1.945      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.122      ; 1.946      ;
; -0.810 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 1.946      ;
; -0.808 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.141      ; 1.958      ;
; -0.808 ; lfsr:lfsr|q[25]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 1.944      ;
; -0.808 ; lfsr:lfsr|data_out[4]~105                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 0.365      ; 1.672      ;
; -0.804 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 0.374      ; 1.677      ;
; -0.802 ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.141      ; 1.952      ;
; -0.798 ; lfsr:lfsr|q[31]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.935      ;
; -0.797 ; lfsr:lfsr|data_out[28]~117                                                                                                                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 0.389      ; 1.685      ;
; -0.796 ; lfsr:lfsr|q[20]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.129      ; 1.934      ;
; -0.796 ; lfsr:lfsr|q[30]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.933      ;
; -0.795 ; lfsr:lfsr|data_out[36]~121                                                                                                                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 0.314      ; 1.608      ;
; -0.793 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 1.929      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.926      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.926      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.137      ; 1.927      ;
; -0.779 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.125      ; 1.913      ;
; -0.778 ; lfsr:lfsr|q[4]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.126      ; 1.913      ;
; -0.777 ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.127      ; 1.913      ;
; -0.777 ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.128      ; 1.914      ;
; -0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.918      ;
; -0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.918      ;
; -0.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.137      ; 1.919      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clr'                                                                                                                ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -0.890 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.312     ; 0.416      ;
; -0.817 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.312     ; 0.345      ;
; -0.811 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.307     ; 0.407      ;
; -0.795 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.244     ; 0.456      ;
; -0.753 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.312     ; 0.344      ;
; -0.734 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.378     ; 0.336      ;
; -0.725 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.288     ; 0.479      ;
; -0.722 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.359     ; 0.338      ;
; -0.714 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.359     ; 0.335      ;
; -0.712 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.353     ; 0.340      ;
; -0.705 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.338     ; 0.347      ;
; -0.702 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.351     ; 0.333      ;
; -0.699 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.339     ; 0.341      ;
; -0.695 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.338     ; 0.337      ;
; -0.672 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.238     ; 0.334      ;
; -0.663 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.289     ; 0.421      ;
; -0.660 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.291     ; 0.349      ;
; -0.655 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.290     ; 0.408      ;
; -0.651 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.286     ; 0.406      ;
; -0.642 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.311     ; 0.335      ;
; -0.617 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.241     ; 0.356      ;
; -0.616 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.190     ; 0.339      ;
; -0.612 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.262     ; 0.336      ;
; -0.607 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.243     ; 0.345      ;
; -0.604 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.241     ; 0.343      ;
; -0.595 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.241     ; 0.334      ;
; -0.595 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.240     ; 0.342      ;
; -0.567 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.204     ; 0.345      ;
; -0.563 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.210     ; 0.333      ;
; -0.561 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.211     ; 0.337      ;
; -0.557 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.195     ; 0.342      ;
; -0.550 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.195     ; 0.335      ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.700      ;
; -0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.700      ;
; -0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.700      ;
; -0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.700      ;
; -0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.700      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.701      ;
; -0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.700      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.699      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.698      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.698      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.698      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.696      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.696      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.696      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.696      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.696      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.697      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.696      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.696      ;
; -0.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.695      ;
; -0.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.695      ;
; -0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.694      ;
; -0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.694      ;
; -0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.694      ;
; -0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.694      ;
; -0.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.693      ;
; -0.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.693      ;
; -0.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.693      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.775      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.775      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.775      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.775      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.771      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.771      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.771      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.771      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.770      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.770      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.770      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.770      ;
; -0.733 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.683      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.680      ;
; -0.731 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.681      ;
; -0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.680      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.679      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.679      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.679      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.678      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.678      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.678      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.678      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.678      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.678      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.678      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.755      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.755      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.755      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.755      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.755      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.755      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.755      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.755      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.663      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.663      ;
; -0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.794      ;
; -0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.790      ;
; -0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.789      ;
; -0.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.639      ;
; -0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.635      ;
; -0.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.634      ;
; -0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.774      ;
; -0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.080      ; 1.774      ;
; -0.671 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.619      ;
; -0.671 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.619      ;
; -0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.609      ;
; -0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.609      ;
; -0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.609      ;
; -0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.609      ;
; -0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.039     ; 1.609      ;
; -0.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.037     ; 1.610      ;
; -0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.040     ; 1.606      ;
; -0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.040     ; 1.606      ;
; -0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.040     ; 1.606      ;
; -0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.040     ; 1.606      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.028 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 1.646      ; 1.893      ;
; 0.114 ; clk_800hz:clk_800hz|clk_800hz                                                                                          ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 1.649      ; 1.982      ;
; 0.183 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; transmitter:uart_Tx|Tx                                                                                                 ; transmitter:uart_Tx|Tx                   ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.307      ;
; 0.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.188      ; 0.498      ;
; 0.199 ; clk_800hz:clk_800hz|counter[25]                                                                                        ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.188      ; 0.522      ;
; 0.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.210      ; 0.592      ;
; 0.283 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.210      ; 0.607      ;
; 0.293 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; clk_800hz:clk_800hz|counter[3]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; clk_800hz:clk_800hz|counter[19]                                                                                        ; clk_800hz:clk_800hz|counter[19]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_800hz:clk_800hz|counter[10]                                                                                        ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clk_800hz:clk_800hz|counter[24]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_800hz:clk_800hz|counter[18]                                                                                        ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_800hz:clk_800hz|counter[17]                                                                                        ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_800hz:clk_800hz|counter[16]                                                                                        ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_800hz:clk_800hz|counter[15]                                                                                        ; clk_800hz:clk_800hz|counter[15]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_800hz:clk_800hz|counter[8]                                                                                         ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_800hz:clk_800hz|counter[7]                                                                                         ; clk_800hz:clk_800hz|counter[7]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_800hz:clk_800hz|counter[5]                                                                                         ; clk_800hz:clk_800hz|counter[5]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; clk_800hz:clk_800hz|counter[23]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_800hz:clk_800hz|counter[6]                                                                                         ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.428      ;
; 0.306 ; clock_100hz:clock_100hz|counter[1]                                                                                     ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.432      ;
; 0.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7] ; transmitter:uart_Tx|data[7]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.188      ; 0.619      ;
; 0.320 ; clk_800hz:clk_800hz|counter[0]                                                                                         ; clk_800hz:clk_800hz|counter[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.446      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0] ; transmitter:uart_Tx|data[0]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.210      ; 0.681      ;
; 0.385 ; clk_800hz:clk_800hz|counter[0]                                                                                         ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.511      ;
; 0.387 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.510      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.041      ; 0.527      ;
; 0.409 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.041      ; 0.534      ;
; 0.411 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.041      ; 0.536      ;
; 0.411 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.534      ;
; 0.419 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.241      ; 0.744      ;
; 0.437 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3] ; transmitter:uart_Tx|data[3]              ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 0.210      ; 0.761      ;
; 0.437 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                            ; clk_50      ; 0.000        ; 0.037      ; 0.558      ;
; 0.442 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.568      ;
; 0.444 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.570      ;
; 0.447 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clk_800hz:clk_800hz|counter[19]                                                                                        ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; clk_800hz:clk_800hz|counter[1]                                                                                         ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_800hz:clk_800hz|counter[17]                                                                                        ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_800hz:clk_800hz|counter[15]                                                                                        ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_800hz:clk_800hz|counter[7]                                                                                         ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_800hz:clk_800hz|counter[5]                                                                                         ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clk_800hz:clk_800hz|counter[23]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clk_800hz:clk_800hz|counter[9]                                                                                         ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; clock_100hz:clock_100hz|counter[5]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; baudrate:uart_baud|tx_acc[7]                                                                                           ; baudrate:uart_baud|tx_acc[7]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|counter[18]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[5]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.579      ;
; 0.456 ; clk_800hz:clk_800hz|counter[9]                                                                                         ; clk_800hz:clk_800hz|counter[9]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.582      ;
; 0.457 ; clk_800hz:clk_800hz|counter[13]                                                                                        ; clk_800hz:clk_800hz|counter[13]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; clock_100hz:clock_100hz|counter[5]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.583      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.162 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.488      ;
; 0.171 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.497      ;
; 0.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.315      ;
; 0.206 ; lfsr:lfsr|q[17]                                                                                                                                    ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.330      ;
; 0.207 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.330      ;
; 0.207 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.331      ;
; 0.209 ; lfsr:lfsr|q[20]                                                                                                                                    ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.332      ;
; 0.209 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.333      ;
; 0.210 ; lfsr:lfsr|q[5]                                                                                                                                     ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.333      ;
; 0.210 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.333      ;
; 0.238 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.821      ; 2.193      ;
; 0.260 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.384      ;
; 0.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.805      ; 2.203      ;
; 0.265 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.389      ;
; 0.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.396      ;
; 0.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.399      ;
; 0.278 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.401      ;
; 0.283 ; lfsr:lfsr|q[26]                                                                                                                                    ; lfsr:lfsr|q[25]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.406      ;
; 0.285 ; lfsr:lfsr|q[27]                                                                                                                                    ; lfsr:lfsr|q[26]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.408      ;
; 0.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.612      ;
; 0.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.410      ;
; 0.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.620      ;
; 0.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.623      ;
; 0.297 ; lfsr:lfsr|q[28]                                                                                                                                    ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.421      ;
; 0.299 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.422      ;
; 0.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.424      ;
; 0.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.432      ;
; 0.320 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.444      ;
; 0.322 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.445      ;
; 0.331 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.455      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.456      ;
; 0.335 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.206      ; 0.645      ;
; 0.335 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.461      ;
; 0.340 ; lfsr:lfsr|q[22]                                                                                                                                    ; lfsr:lfsr|q[21]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.463      ;
; 0.350 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.473      ;
; 0.350 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.473      ;
; 0.350 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.206      ; 0.660      ;
; 0.350 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.474      ;
; 0.356 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.479      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.483      ;
; 0.363 ; lfsr:lfsr|q[29]                                                                                                                                    ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.487      ;
; 0.363 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.487      ;
; 0.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.206      ; 0.676      ;
; 0.367 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.491      ;
; 0.370 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.493      ;
; 0.371 ; lfsr:lfsr|q[21]                                                                                                                                    ; lfsr:lfsr|q[20]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.494      ;
; 0.372 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.224      ; 0.700      ;
; 0.376 ; lfsr:lfsr|q[23]                                                                                                                                    ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.499      ;
; 0.378 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.502      ;
; 0.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.502      ;
; 0.379 ; lfsr:lfsr|q[29]                                                                                                                                    ; lfsr:lfsr|q[28]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.503      ;
; 0.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.504      ;
; 0.382 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.505      ;
; 0.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.506      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.507      ;
; 0.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.154     ; 0.314      ;
; 0.385 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.507      ;
; 0.388 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.511      ;
; 0.389 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.511      ;
; 0.394 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.517      ;
; 0.395 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.519      ;
; 0.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.054      ; 0.539      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.054      ; 0.541      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.054      ; 0.541      ;
; 0.409 ; lfsr:lfsr|q[30]                                                                                                                                    ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.533      ;
; 0.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.052      ; 0.552      ;
; 0.418 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.744      ;
; 0.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.054      ; 0.557      ;
; 0.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.052      ; 0.563      ;
; 0.441 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.563      ;
; 0.441 ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.565      ;
; 0.442 ; lfsr:lfsr|q[20]                                                                                                                                    ; lfsr:lfsr|q[19]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.567      ;
; 0.443 ; lfsr:lfsr|q[19]                                                                                                                                    ; lfsr:lfsr|q[18]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.567      ;
; 0.446 ; lfsr:lfsr|q[28]                                                                                                                                    ; lfsr:lfsr|q[27]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.571      ;
; 0.446 ; lfsr:lfsr|q[18]                                                                                                                                    ; lfsr:lfsr|q[17]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.570      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.206      ; 0.757      ;
; 0.451 ; lfsr:lfsr|q[17]                                                                                                                                    ; lfsr:lfsr|q[16]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.206      ; 0.762      ;
; 0.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.579      ;
; 0.457 ; lfsr:lfsr|q[25]                                                                                                                                    ; lfsr:lfsr|q[24]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.580      ;
; 0.458 ; lfsr:lfsr|q[24]                                                                                                                                    ; lfsr:lfsr|q[23]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.581      ;
; 0.463 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.586      ;
; 0.463 ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|q[8]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.206      ; 0.774      ;
; 0.465 ; lfsr:lfsr|q[30]                                                                                                                                    ; lfsr:lfsr|q[29]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.589      ;
; 0.469 ; lfsr:lfsr|q[18]                                                                                                                                    ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.592      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.315      ;
; 0.211 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.335      ;
; 0.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.177      ; 0.501      ;
; 0.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.177      ; 0.502      ;
; 0.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.179      ; 0.507      ;
; 0.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.179      ; 0.507      ;
; 0.225 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.177      ; 0.506      ;
; 0.227 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.177      ; 0.508      ;
; 0.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.177      ; 0.529      ;
; 0.249 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.177      ; 0.530      ;
; 0.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.381      ;
; 0.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.393      ;
; 0.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.412      ;
; 0.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.415      ;
; 0.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.425      ;
; 0.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.427      ;
; 0.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.433      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.436      ;
; 0.315 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.439      ;
; 0.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.440      ;
; 0.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.448      ;
; 0.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.450      ;
; 0.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.450      ;
; 0.331 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.454      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.456      ;
; 0.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.470      ;
; 0.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.473      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.505      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.042      ; 0.509      ;
; 0.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.155      ; 0.643      ;
; 0.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.155      ; 0.648      ;
; 0.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.042      ; 0.515      ;
; 0.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.157      ; 0.662      ;
; 0.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.157      ; 0.662      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.177      ; 0.683      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.037      ; 0.525      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.155      ; 0.664      ;
; 0.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.531      ;
; 0.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.157      ; 0.672      ;
; 0.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.536      ;
; 0.415 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.037      ; 0.536      ;
; 0.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.540      ;
; 0.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.037      ; 0.538      ;
; 0.418 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.155      ; 0.677      ;
; 0.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.037      ; 0.543      ;
; 0.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.037      ; 0.550      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.155      ; 0.693      ;
; 0.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.568      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.571      ;
; 0.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.574      ;
; 0.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.577      ;
; 0.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.579      ;
; 0.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.579      ;
; 0.458 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.581      ;
; 0.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.037      ; 0.582      ;
; 0.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.597      ;
; 0.474 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.596      ;
; 0.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.598      ;
; 0.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.601      ;
; 0.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.602      ;
; 0.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.604      ;
; 0.485 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.602      ;
; 0.494 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.611      ;
; 0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.619      ;
; 0.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.617      ;
; 0.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.623      ;
; 0.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.631      ;
; 0.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.631      ;
; 0.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.633      ;
; 0.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.633      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.179      ; 0.799      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.179      ; 0.799      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.179      ; 0.799      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.179      ; 0.799      ;
; 0.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.179      ; 0.821      ;
; 0.547 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.180      ; 0.831      ;
; 0.561 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.155      ; 0.820      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.042      ; 0.695      ;
; 0.571 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.042      ; 0.697      ;
; 0.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.177      ; 0.853      ;
; 0.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.042      ; 0.698      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.155      ; 0.841      ;
; 0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.758      ;
; 0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.758      ;
; 0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.758      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clr'                                                                                                                ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.847 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.081     ; 0.296      ;
; 0.853 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.088     ; 0.295      ;
; 0.857 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.088     ; 0.299      ;
; 0.868 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.097     ; 0.301      ;
; 0.868 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.104     ; 0.294      ;
; 0.871 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.105     ; 0.296      ;
; 0.897 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.133     ; 0.294      ;
; 0.899 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.135     ; 0.294      ;
; 0.904 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.135     ; 0.299      ;
; 0.905 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.135     ; 0.300      ;
; 0.911 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.136     ; 0.305      ;
; 0.913 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.138     ; 0.305      ;
; 0.922 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.157     ; 0.295      ;
; 0.956 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.191     ; 0.295      ;
; 0.961 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.188     ; 0.303      ;
; 0.978 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.208     ; 0.300      ;
; 0.979 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.208     ; 0.301      ;
; 0.996 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.138     ; 0.388      ;
; 1.003 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.237     ; 0.296      ;
; 1.006 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.238     ; 0.298      ;
; 1.007 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.184     ; 0.353      ;
; 1.007 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.184     ; 0.353      ;
; 1.009 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.237     ; 0.302      ;
; 1.011 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.187     ; 0.354      ;
; 1.013 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.250     ; 0.293      ;
; 1.018 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.186     ; 0.362      ;
; 1.019 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.251     ; 0.298      ;
; 1.023 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.258     ; 0.295      ;
; 1.025 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.258     ; 0.297      ;
; 1.041 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.208     ; 0.363      ;
; 1.044 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.278     ; 0.296      ;
; 1.054 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.186     ; 0.398      ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.755 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.787      ;
; -0.755 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.787      ;
; -0.755 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.787      ;
; -0.755 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.787      ;
; -0.755 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.787      ;
; -0.755 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.787      ;
; -0.748 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.556      ; 2.781      ;
; -0.748 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.556      ; 2.781      ;
; -0.748 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.556      ; 2.781      ;
; -0.703 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.559      ; 2.739      ;
; -0.703 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.559      ; 2.739      ;
; -0.657 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.657 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.691      ;
; -0.652 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.687      ;
; -0.652 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.687      ;
; -0.652 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.687      ;
; -0.652 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.687      ;
; -0.640 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.675      ;
; -0.640 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.675      ;
; -0.640 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.675      ;
; -0.640 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.675      ;
; -0.640 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.675      ;
; -0.640 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.675      ;
; -0.634 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.666      ;
; -0.634 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.666      ;
; -0.634 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.666      ;
; -0.634 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.666      ;
; -0.634 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.666      ;
; -0.634 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.555      ; 2.666      ;
; -0.630 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.556      ; 2.663      ;
; -0.630 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.556      ; 2.663      ;
; -0.630 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.556      ; 2.663      ;
; -0.630 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.556      ; 2.663      ;
; -0.630 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.556      ; 2.663      ;
; -0.630 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.556      ; 2.663      ;
; -0.617 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.652      ;
; -0.617 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.652      ;
; -0.617 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.652      ;
; -0.617 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.652      ;
; -0.617 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.652      ;
; -0.617 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.652      ;
; -0.616 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.650      ;
; -0.616 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.650      ;
; -0.616 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.650      ;
; -0.616 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.557      ; 2.650      ;
; 0.331  ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.555      ; 2.201      ;
; 0.331  ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.555      ; 2.201      ;
; 0.331  ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.555      ; 2.201      ;
; 0.331  ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.555      ; 2.201      ;
; 0.331  ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.555      ; 2.201      ;
; 0.331  ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.555      ; 2.201      ;
; 0.337  ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.556      ; 2.196      ;
; 0.337  ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.556      ; 2.196      ;
; 0.337  ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.556      ; 2.196      ;
; 0.364  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.559      ; 2.172      ;
; 0.364  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.559      ; 2.172      ;
; 0.397  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.558      ; 2.138      ;
; 0.397  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.558      ; 2.138      ;
; 0.397  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.558      ; 2.138      ;
; 0.397  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.558      ; 2.138      ;
; 0.416  ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.416  ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.118      ;
; 0.418  ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
; 0.418  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
; 0.418  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
; 0.418  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
; 0.418  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
; 0.418  ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
; 0.418  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
; 0.418  ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
; 0.418  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
; 0.418  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.557      ; 2.116      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.266 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.013      ;
; 0.266 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.013      ;
; 0.266 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.013      ;
; 0.266 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.013      ;
; 0.268 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.634      ; 2.016      ;
; 0.268 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.634      ; 2.016      ;
; 0.268 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.634      ; 2.016      ;
; 0.268 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.634      ; 2.016      ;
; 0.268 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.634      ; 2.016      ;
; 0.268 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.634      ; 2.016      ;
; 0.282 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.029      ;
; 0.282 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.029      ;
; 0.282 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.029      ;
; 0.282 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.029      ;
; 0.282 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.029      ;
; 0.282 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.029      ;
; 0.286 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.031      ;
; 0.286 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.031      ;
; 0.286 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.031      ;
; 0.286 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.031      ;
; 0.286 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.031      ;
; 0.286 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.031      ;
; 0.288 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.033      ;
; 0.288 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.033      ;
; 0.288 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.033      ;
; 0.288 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.033      ;
; 0.288 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.033      ;
; 0.288 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.631      ; 2.033      ;
; 0.291 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.291 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.291 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.291 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.291 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.291 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.291 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.291 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.291 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.291 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.037      ;
; 0.292 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.292 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.038      ;
; 0.310 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.057      ;
; 0.310 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.057      ;
; 0.310 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.057      ;
; 0.310 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.633      ; 2.057      ;
; 0.342 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.634      ; 2.090      ;
; 0.342 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.634      ; 2.090      ;
; 0.367 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.113      ;
; 0.367 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.113      ;
; 0.367 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.632      ; 2.113      ;
; 0.374 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.630      ; 2.118      ;
; 0.374 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.630      ; 2.118      ;
; 0.374 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.630      ; 2.118      ;
; 0.374 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.630      ; 2.118      ;
; 0.374 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.630      ; 2.118      ;
; 0.374 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.630      ; 2.118      ;
; 1.314 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.561      ;
; 1.314 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.561      ;
; 1.314 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.561      ;
; 1.314 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.561      ;
; 1.315 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.634      ; 2.563      ;
; 1.315 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.634      ; 2.563      ;
; 1.315 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.634      ; 2.563      ;
; 1.315 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.634      ; 2.563      ;
; 1.315 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.634      ; 2.563      ;
; 1.315 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.634      ; 2.563      ;
; 1.329 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.574      ;
; 1.329 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.574      ;
; 1.329 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.574      ;
; 1.329 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.574      ;
; 1.329 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.574      ;
; 1.329 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.574      ;
; 1.331 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.576      ;
; 1.331 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.576      ;
; 1.331 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.576      ;
; 1.331 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.576      ;
; 1.331 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.576      ;
; 1.331 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.631      ; 2.576      ;
; 1.339 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.586      ;
; 1.339 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.586      ;
; 1.339 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.586      ;
; 1.339 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.586      ;
; 1.339 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.586      ;
; 1.339 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.586      ;
; 1.350 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.597      ;
; 1.350 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.597      ;
; 1.350 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.597      ;
; 1.350 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.633      ; 2.597      ;
; 1.354 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.632      ; 2.600      ;
; 1.354 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.632      ; 2.600      ;
; 1.354 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.632      ; 2.600      ;
; 1.354 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.632      ; 2.600      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]          ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clr'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                         ;
; 0.062  ; 0.062        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.063  ; 0.063        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.063  ; 0.063        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~41|dataa  ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[33]~45|datac  ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[34]~17|datac  ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[35]~97|datac  ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac   ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.070  ; 0.070        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~33|datac   ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.072  ; 0.072        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.072  ; 0.072        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[40]~73|datad  ;
; 0.072  ; 0.072        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[41]~49|datad  ;
; 0.072  ; 0.072        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[42]~21|datad  ;
; 0.072  ; 0.072        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[43]~101|datad ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[36]~121|datac ;
; 0.074  ; 0.074        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; 0.075  ; 0.075        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.075  ; 0.075        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac   ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~89|datac  ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~29|datac   ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~113|datac ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~65|datac  ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~105|datab  ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~85|datab  ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa    ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[32]~69|datac  ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~81|dataa   ;
; 0.081  ; 0.081        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.081  ; 0.081        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[26]~13|datac  ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[27]~93|datac  ;
; 0.086  ; 0.086        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.086  ; 0.086        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.086  ; 0.086        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                 ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                 ;
; 0.909  ; 0.909        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 0.912  ; 0.912        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.913  ; 0.913        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.913  ; 0.913        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.913  ; 0.913        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.913  ; 0.913        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.915  ; 0.915        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[26]~13|datac  ;
; 0.915  ; 0.915        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[27]~93|datac  ;
; 0.918  ; 0.918        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.918  ; 0.918        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.921  ; 0.921        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.921  ; 0.921        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 0.921  ; 0.921        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 0.921  ; 0.921        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa    ;
; 0.921  ; 0.921        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[32]~69|datac  ;
; 0.921  ; 0.921        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~81|dataa   ;
; 0.922  ; 0.922        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.923  ; 0.923        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.923  ; 0.923        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.923  ; 0.923        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.923  ; 0.923        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~85|datab  ;
; 0.923  ; 0.923        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
; 0.923  ; 0.923        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.924  ; 0.924        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.924  ; 0.924        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.924  ; 0.924        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.924  ; 0.924        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|datac   ;
; 0.924  ; 0.924        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~89|datac  ;
; 0.924  ; 0.924        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~29|datac   ;
; 0.924  ; 0.924        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~113|datac ;
; 0.924  ; 0.924        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~65|datac  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[16]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[17]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[18]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[19]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[20]                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.216  ; 0.446        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; 0.216  ; 0.446        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; 0.216  ; 0.446        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; 0.216  ; 0.446        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; 0.216  ; 0.446        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; 1.726 ; 2.315 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; 1.803 ; 2.523 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 2.018 ; 2.785 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 0.931 ; 1.413 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; -0.879 ; -1.513 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; -0.993 ; -1.647 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.195 ; -1.899 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.268 ; -0.705 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 6.397 ; 6.024 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 4.126 ; 4.234 ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 8.199 ; 7.719 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 6.535 ; 6.256 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.361 ; 6.491 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.657 ; 5.937 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.207 ; 6.491 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.449 ; 5.734 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.748 ; 4.876 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.820 ; 4.901 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.076 ; 6.311 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.361 ; 6.079 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 5.903 ; 5.809 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.394 ; 5.503 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.282 ; 5.421 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.963 ; 5.084 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.953 ; 5.080 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.676 ; 4.634 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.671 ; 5.809 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.903 ; 5.739 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.637 ; 4.684 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.286 ; 4.336 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.399 ; 4.569 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.469 ; 4.506 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.637 ; 4.684 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.518 ; 4.584 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.575 ; 4.594 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.636 ; 4.572 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.020 ; 6.235 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.587 ; 4.605 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.823 ; 4.864 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.020 ; 6.235 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.732 ; 4.774 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.045 ; 5.076 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.981 ; 5.061 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.959 ; 4.825 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.148 ; 6.386 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.181 ; 5.297 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.807 ; 5.012 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.693 ; 5.939 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 6.148 ; 6.386 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.590 ; 5.814 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.025 ; 5.198 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.677 ; 5.462 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.397 ; 6.488 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.485 ; 5.519 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.397 ; 6.488 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.787 ; 5.868 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.877 ; 5.964 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.970 ; 5.842 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.723 ; 5.783 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.129 ; 6.041 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.993 ; 7.446 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.772 ; 5.992 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.580 ; 6.917 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.476 ; 5.521 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.404 ; 5.544 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.636 ; 5.984 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.993 ; 7.446 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.125 ; 5.897 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 5.961 ; 6.255 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.094 ; 5.271 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.955 ; 5.133 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.374 ; 5.550 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.554 ; 5.768 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.961 ; 6.255 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.555 ; 5.724 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.829 ; 5.590 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 6.206 ; 5.846 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.990 ; 4.094 ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 7.057 ; 6.637 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 5.830 ; 5.567 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.425 ; 4.547 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.296 ; 5.561 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.864 ; 6.163 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.118 ; 5.363 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.425 ; 4.547 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.493 ; 4.636 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.733 ; 5.981 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.984 ; 5.719 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.918 ; 4.040 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.534 ; 4.702 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.242 ; 4.373 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.256 ; 4.303 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.184 ; 4.294 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 3.918 ; 4.040 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.912 ; 5.083 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.130 ; 4.984 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.635 ; 3.685 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 3.635 ; 3.685 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 3.690 ; 3.756 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 3.784 ; 3.848 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.037 ; 4.102 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.012 ; 4.008 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 3.981 ; 4.036 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.044 ; 3.984 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.050 ; 4.100 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.050 ; 4.100 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.285 ; 4.348 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.387 ; 5.587 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.262 ; 4.348 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.247 ; 4.368 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.336 ; 4.459 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.489 ; 4.377 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.310 ; 4.432 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.450 ; 4.589 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.310 ; 4.432 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.158 ; 5.381 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.546 ; 5.794 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.216 ; 5.426 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.451 ; 4.614 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.096 ; 4.909 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.567 ; 4.626 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.567 ; 4.626 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.483 ; 5.569 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.024 ; 4.915 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.932 ; 5.010 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.025 ; 5.290 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.781 ; 5.015 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.174 ; 5.107 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.589 ; 4.729 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.975 ; 5.158 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.736 ; 6.048 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.669 ; 4.913 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.589 ; 4.729 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.002 ; 5.140 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.285 ; 6.594 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.306 ; 5.093 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.364 ; 4.523 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.472 ; 4.644 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.364 ; 4.523 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.688 ; 4.880 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.017 ; 5.232 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.438 ; 5.755 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.005 ; 5.276 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.289 ; 5.061 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.039         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.025        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -1.064       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.959         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.104        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -1.063       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.879         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.120        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.999       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.856         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.048        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.904       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.840         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.060        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.900       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.823         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.096        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.919       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.786         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.031        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.817       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.688         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.059        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.747       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.504         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.228        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.732       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.480         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.372        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.852       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.451         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.281        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.732       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.335         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.235        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.570       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.317         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.248        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.565       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.267         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.218        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.485       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.086         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.573        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.659       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.023         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.493        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.516       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.017          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.432        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.415       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.071          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.477        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.406       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.607   ; 0.028 ; -1.051   ; 0.266   ; -3.000              ;
;  clk_50                            ; -3.607   ; 0.028 ; N/A      ; N/A     ; -3.000              ;
;  clk_800hz:clk_800hz|clk_800hz     ; -2.599   ; 0.183 ; N/A      ; N/A     ; -2.693              ;
;  clock_100hz:clock_100hz|clk_100hz ; -3.119   ; 0.061 ; -1.051   ; 0.266   ; -2.693              ;
;  clr                               ; -2.911   ; 0.847 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                    ; -407.516 ; 0.0   ; -56.896  ; 0.0     ; -349.778            ;
;  clk_50                            ; -129.899 ; 0.000 ; N/A      ; N/A     ; -103.230            ;
;  clk_800hz:clk_800hz|clk_800hz     ; -85.394  ; 0.000 ; N/A      ; N/A     ; -82.185             ;
;  clock_100hz:clock_100hz|clk_100hz ; -112.185 ; 0.000 ; -56.896  ; 0.000   ; -161.363            ;
;  clr                               ; -80.038  ; 0.000 ; N/A      ; N/A     ; -3.000              ;
+------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; 3.543 ; 3.891 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; 3.753 ; 4.174 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 4.125 ; 4.533 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.764 ; 1.818 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; -0.879 ; -1.513 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; -0.993 ; -1.647 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.195 ; -1.899 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.268 ; -0.705 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 11.378 ; 11.081 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.813  ; 7.767  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 15.268 ; 15.451 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 12.320 ; 12.441 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.740 ; 11.870 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.921 ; 11.016 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.650 ; 11.770 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.523 ; 10.682 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.213  ; 9.184  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.346  ; 9.274  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.355 ; 11.427 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.740 ; 11.870 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.705 ; 10.617 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.491 ; 10.469 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.228 ; 10.108 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.566  ; 9.501  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.534  ; 9.496  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.968  ; 8.868  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.505 ; 10.544 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.705 ; 10.617 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.952  ; 8.896  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.253  ; 8.206  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.655  ; 8.620  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.632  ; 8.540  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.952  ; 8.896  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.731  ; 8.655  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.778  ; 8.735  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.736  ; 8.765  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.268 ; 11.304 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.763  ; 8.676  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.277  ; 9.170  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.268 ; 11.304 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.170  ; 9.061  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.768  ; 9.701  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.650  ; 9.529  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.343  ; 9.388  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.939 ; 11.842 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.085 ; 9.960  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.495  ; 9.443  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.037 ; 10.993 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.939 ; 11.842 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.955 ; 10.847 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.758  ; 9.783  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.618 ; 10.632 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.738 ; 11.736 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.400 ; 10.296 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.738 ; 11.736 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.026 ; 10.935 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.136 ; 11.057 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.318 ; 11.275 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.895 ; 10.765 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.350 ; 11.491 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 13.364 ; 13.438 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.205 ; 11.139 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.743 ; 12.785 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.532 ; 10.520 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.411 ; 10.367 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.100 ; 11.103 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 13.364 ; 13.438 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.325 ; 11.390 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.706 ; 11.673 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.889  ; 9.925  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.573  ; 9.630  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.348 ; 10.326 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.716 ; 10.695 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.706 ; 11.673 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.825 ; 10.764 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.849 ; 10.858 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 6.206 ; 5.846 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.990 ; 4.094 ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 7.057 ; 6.637 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 5.830 ; 5.567 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.425 ; 4.547 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.296 ; 5.561 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.864 ; 6.163 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.118 ; 5.363 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.425 ; 4.547 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.493 ; 4.636 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.733 ; 5.981 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.984 ; 5.719 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.918 ; 4.040 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.534 ; 4.702 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.242 ; 4.373 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.256 ; 4.303 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.184 ; 4.294 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 3.918 ; 4.040 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.912 ; 5.083 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.130 ; 4.984 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.635 ; 3.685 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 3.635 ; 3.685 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 3.690 ; 3.756 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 3.784 ; 3.848 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.037 ; 4.102 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.012 ; 4.008 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 3.981 ; 4.036 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.044 ; 3.984 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.050 ; 4.100 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.050 ; 4.100 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.285 ; 4.348 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.387 ; 5.587 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.262 ; 4.348 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.247 ; 4.368 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.336 ; 4.459 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.489 ; 4.377 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.310 ; 4.432 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.450 ; 4.589 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.310 ; 4.432 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.158 ; 5.381 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.546 ; 5.794 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.216 ; 5.426 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.451 ; 4.614 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.096 ; 4.909 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.567 ; 4.626 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.567 ; 4.626 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.483 ; 5.569 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.024 ; 4.915 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.932 ; 5.010 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.025 ; 5.290 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.781 ; 5.015 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.174 ; 5.107 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.589 ; 4.729 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.975 ; 5.158 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.736 ; 6.048 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.669 ; 4.913 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.589 ; 4.729 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.002 ; 5.140 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.285 ; 6.594 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.306 ; 5.093 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.364 ; 4.523 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.472 ; 4.644 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.364 ; 4.523 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.688 ; 4.880 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.017 ; 5.232 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.438 ; 5.755 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.005 ; 5.276 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.289 ; 5.061 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_50                            ; clk_50                            ; 1410     ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clk_50                            ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_50                            ; 1        ; 1        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clk_800hz:clk_800hz|clk_800hz     ; 790      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_800hz:clk_800hz|clk_800hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 781      ; 0        ; 0        ; 0        ;
; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 32       ; 96       ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clr                               ; 0        ; 0        ; 32       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_50                            ; clk_50                            ; 1410     ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clk_50                            ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_50                            ; 1        ; 1        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clk_800hz:clk_800hz|clk_800hz     ; 790      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_800hz:clk_800hz|clk_800hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 781      ; 0        ; 0        ; 0        ;
; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 32       ; 96       ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clr                               ; 0        ; 0        ; 32       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                         ;
+------------+-----------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------+----------+----------+----------+----------+
; clr        ; clock_100hz:clock_100hz|clk_100hz ; 64       ; 64       ; 0        ; 0        ;
+------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------+
; Removal Transfers                                                                          ;
+------------+-----------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------+----------+----------+----------+----------+
; clr        ; clock_100hz:clock_100hz|clk_100hz ; 64       ; 64       ; 0        ; 0        ;
+------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 262   ; 262  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sat Jun 03 22:27:10 2023
Info: Command: quartus_sta Display -c Display
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_qfg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_800hz:clk_800hz|clk_800hz clk_800hz:clk_800hz|clk_800hz
    Info (332105): create_clock -period 1.000 -name clock_100hz:clock_100hz|clk_100hz clock_100hz:clock_100hz|clk_100hz
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name clr clr
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.607
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.607            -129.899 clk_50 
    Info (332119):    -3.119            -112.185 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.911             -80.038 clr 
    Info (332119):    -2.599             -85.394 clk_800hz:clk_800hz|clk_800hz 
Info (332146): Worst-case hold slack is 0.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.061               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.392               0.000 clk_50 
    Info (332119):     0.404               0.000 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):     1.909               0.000 clr 
Info (332146): Worst-case recovery slack is -1.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.051             -56.896 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.731
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.731               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -103.230 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.693            -161.363 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.693             -82.185 clk_800hz:clk_800hz|clk_800hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.198            -109.824 clk_50 
    Info (332119):    -2.781             -93.112 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.569             -70.119 clr 
    Info (332119):    -2.304             -73.902 clk_800hz:clk_800hz|clk_800hz 
Info (332146): Worst-case hold slack is 0.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.105               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.351               0.000 clk_50 
    Info (332119):     0.356               0.000 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):     1.761               0.000 clr 
Info (332146): Worst-case recovery slack is -0.928
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.928             -49.982 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.787               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -103.230 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.649            -161.099 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.649             -81.745 clk_800hz:clk_800hz|clk_800hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.329             -26.844 clk_50 
    Info (332119):    -1.150             -21.692 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -0.890             -21.461 clr 
    Info (332119):    -0.752             -22.032 clk_800hz:clk_800hz|clk_800hz 
Info (332146): Worst-case hold slack is 0.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.028               0.000 clk_50 
    Info (332119):     0.162               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.183               0.000 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):     0.847               0.000 clr 
Info (332146): Worst-case recovery slack is -0.755
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.755             -42.175 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.266               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -85.985 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -1.000            -119.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.000             -53.000 clk_800hz:clk_800hz|clk_800hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Sat Jun 03 22:27:14 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


