INFO: [HLS 200-10] Running 'E:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'McCain Boonma' on host 'desktop-4oqqii8' (Windows NT_amd64 version 6.2) on Thu Apr 27 04:04:55 -0400 2023
INFO: [HLS 200-10] In directory 'E:/Github/CoDesign-Project/Project_Update_2'
Sourcing Tcl script 'E:/Github/CoDesign-Project/Project_Update_2/cluster/solution2/csynth.tcl'
INFO: [HLS 200-1510] Running: source E:/Github/CoDesign-Project/Project_Update_2/cluster/solution2/csynth.tcl
INFO: [HLS 200-1510] Running: open_project cluster 
INFO: [HLS 200-10] Opening project 'E:/Github/CoDesign-Project/Project_Update_2/cluster'.
INFO: [HLS 200-1510] Running: set_top clusterOp2 
INFO: [HLS 200-1510] Running: add_files cluster/cluster.cpp 
INFO: [HLS 200-10] Adding design file 'cluster/cluster.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cluster/cluster.h 
INFO: [HLS 200-10] Adding design file 'cluster/cluster.h' to the project
INFO: [HLS 200-1510] Running: add_files cluster2.cpp 
INFO: [HLS 200-10] Adding design file 'cluster2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cluster/cluster_test.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'cluster/cluster_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution2 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/Github/CoDesign-Project/Project_Update_2/cluster/solution2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=clusterOp2
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=E:/Github/CoDesign-Project/Final
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name clusterOp2 -format ip_catalog -output E:/Github/CoDesign-Project/Final -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./cluster/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_unroll clusterOp/clusterOp_label0 
INFO: [HLS 200-1510] Running: csynth_design 
