#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bb14e5bc10 .scope module, "SPI_cntrl_tb" "SPI_cntrl_tb" 2 10;
 .timescale -8 -12;
v0x55bb14e9f7a0_0 .net "SCLK", 0 0, v0x55bb14e9d4b0_0;  1 drivers
v0x55bb14e9f8b0_0 .net "SDATA", 0 0, v0x55bb14e9d570_0;  1 drivers
v0x55bb14e9f9c0_0 .net "SEN", 0 0, v0x55bb14e9d630_0;  1 drivers
v0x55bb14e9fab0_0 .net "busy", 0 0, v0x55bb14e9e970_0;  1 drivers
v0x55bb14e9fb50_0 .var "check_reg_tb0", 23 0;
v0x55bb14e9fc40_0 .var "check_reg_tb1", 23 0;
v0x55bb14e9fd00_0 .var "check_reg_tb2", 23 0;
v0x55bb14e9fde0_0 .var "clk_ratio", 7 0;
v0x55bb14e9fef0_0 .var "clock", 0 0;
v0x55bb14e9ff90_0 .net "data_empty", 0 0, L_0x55bb14e6c260;  1 drivers
v0x55bb14ea0030_0 .net "data_full", 0 0, L_0x55bb14e60a50;  1 drivers
v0x55bb14ea00d0_0 .var "data_in", 31 0;
v0x55bb14ea0170_0 .var "fifo_wren", 0 0;
v0x55bb14ea0260_0 .var "reset_n", 0 0;
v0x55bb14ea0300_0 .var "start", 0 0;
E_0x55bb14e6f020 .event posedge, v0x55bb14e786f0_0;
E_0x55bb14e6ec10 .event posedge, v0x55bb14e9d4b0_0;
S_0x55bb14e5bd90 .scope module, "SPI_cntrl0" "SPI_cntrl" 2 34, 3 12 0, S_0x55bb14e5bc10;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 8 "clk_ratio"
    .port_info 4 /INPUT 1 "fifo_wren"
    .port_info 5 /INPUT 32 "data_in"
    .port_info 6 /OUTPUT 1 "busy"
    .port_info 7 /OUTPUT 1 "data_full"
    .port_info 8 /OUTPUT 1 "data_empty"
    .port_info 9 /OUTPUT 1 "SEN"
    .port_info 10 /OUTPUT 1 "SCLK"
    .port_info 11 /OUTPUT 1 "SDATA"
P_0x55bb14e79470 .param/l "idle_st" 1 3 46, C4<00>;
P_0x55bb14e794b0 .param/l "read_st" 1 3 47, C4<01>;
P_0x55bb14e794f0 .param/l "stop_st" 1 3 49, C4<11>;
P_0x55bb14e79530 .param/l "write_st" 1 3 48, C4<10>;
L_0x55bb14e60a50 .functor BUFZ 1, v0x55bb14e9ca10_0, C4<0>, C4<0>, C4<0>;
L_0x55bb14e6c260 .functor BUFZ 1, v0x55bb14e9c890_0, C4<0>, C4<0>, C4<0>;
v0x55bb14e9e6b0_0 .net "SCLK", 0 0, v0x55bb14e9d4b0_0;  alias, 1 drivers
v0x55bb14e9e7a0_0 .net "SDATA", 0 0, v0x55bb14e9d570_0;  alias, 1 drivers
v0x55bb14e9e870_0 .net "SEN", 0 0, v0x55bb14e9d630_0;  alias, 1 drivers
v0x55bb14e9e970_0 .var "busy", 0 0;
v0x55bb14e9ea10_0 .net "clk_ratio", 7 0, v0x55bb14e9fde0_0;  1 drivers
v0x55bb14e9eab0_0 .net "clock", 0 0, v0x55bb14e9fef0_0;  1 drivers
v0x55bb14e9eba0_0 .var "curr_st", 1 0;
v0x55bb14e9ec40_0 .net "data_empty", 0 0, L_0x55bb14e6c260;  alias, 1 drivers
v0x55bb14e9ece0_0 .net "data_full", 0 0, L_0x55bb14e60a50;  alias, 1 drivers
v0x55bb14e9eda0_0 .net "data_in", 31 0, v0x55bb14ea00d0_0;  1 drivers
v0x55bb14e9ee60_0 .net "fifo_empty", 0 0, v0x55bb14e9c890_0;  1 drivers
v0x55bb14e9ef30_0 .net "fifo_full", 0 0, v0x55bb14e9ca10_0;  1 drivers
v0x55bb14e9f000_0 .net "fifo_wren", 0 0, v0x55bb14ea0170_0;  1 drivers
v0x55bb14e9f0d0_0 .net "reset_n", 0 0, v0x55bb14ea0260_0;  1 drivers
v0x55bb14e9f170_0 .net "spi_busy", 0 0, v0x55bb14e9d9f0_0;  1 drivers
v0x55bb14e9f210_0 .net "spi_data", 31 0, v0x55bb14e46b80_0;  1 drivers
v0x55bb14e9f2e0_0 .var "spi_dataen", 0 0;
v0x55bb14e9f4c0_0 .net "spi_done", 0 0, v0x55bb14e9df70_0;  1 drivers
v0x55bb14e9f590_0 .var "spi_start", 0 0;
v0x55bb14e9f660_0 .net "start", 0 0, v0x55bb14ea0300_0;  1 drivers
L_0x55bb14ea03a0 .part v0x55bb14e46b80_0, 0, 8;
L_0x55bb14ea0490 .part v0x55bb14e46b80_0, 8, 16;
S_0x55bb14e51ea0 .scope module, "Fifo0" "Fifo" 3 58, 4 11 0, S_0x55bb14e5bd90;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "data_inen"
    .port_info 3 /INPUT 1 "data_outen"
    .port_info 4 /OUTPUT 1 "fifo_empty"
    .port_info 5 /OUTPUT 1 "fifo_full"
    .port_info 6 /INPUT 32 "data_in"
    .port_info 7 /OUTPUT 32 "data_out"
P_0x55bb14e7a170 .param/l "DATA_SIZE" 0 4 12, +C4<00000000000000000000000000100000>;
P_0x55bb14e7a1b0 .param/l "FIFO_SIZE" 0 4 13, +C4<00000000000000000000000000001000>;
v0x55bb14e786f0_0 .net "clock", 0 0, v0x55bb14e9fef0_0;  alias, 1 drivers
v0x55bb14e787c0_0 .net "data_in", 31 0, v0x55bb14ea00d0_0;  alias, 1 drivers
v0x55bb14e46ae0_0 .net "data_inen", 0 0, v0x55bb14ea0170_0;  alias, 1 drivers
v0x55bb14e46b80_0 .var "data_out", 31 0;
v0x55bb14e9c6c0_0 .net "data_outen", 0 0, v0x55bb14e9f2e0_0;  1 drivers
v0x55bb14e9c7d0_0 .net "fifo_empty", 0 0, v0x55bb14e9c890_0;  alias, 1 drivers
v0x55bb14e9c890_0 .var "fifo_emptyreg", 0 0;
v0x55bb14e9c950_0 .net "fifo_full", 0 0, v0x55bb14e9ca10_0;  alias, 1 drivers
v0x55bb14e9ca10_0 .var "fifo_fullreg", 0 0;
v0x55bb14e9cad0_0 .var/i "i", 31 0;
v0x55bb14e9cbb0 .array "memory", 0 7, 31 0;
v0x55bb14e9cc70_0 .net "reset_n", 0 0, v0x55bb14ea0260_0;  alias, 1 drivers
v0x55bb14e9cd30_0 .var "rptr", 2 0;
v0x55bb14e9ce10_0 .var "wptr", 2 0;
E_0x55bb14e6c7b0/0 .event negedge, v0x55bb14e9cc70_0;
E_0x55bb14e6c7b0/1 .event posedge, v0x55bb14e786f0_0;
E_0x55bb14e6c7b0 .event/or E_0x55bb14e6c7b0/0, E_0x55bb14e6c7b0/1;
S_0x55bb14e9cff0 .scope module, "SPI0" "SPI" 3 52, 5 13 0, S_0x55bb14e5bd90;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 8 "address"
    .port_info 4 /INPUT 16 "data"
    .port_info 5 /INPUT 8 "ratio"
    .port_info 6 /OUTPUT 1 "done_o"
    .port_info 7 /OUTPUT 1 "busy"
    .port_info 8 /OUTPUT 1 "SEN"
    .port_info 9 /OUTPUT 1 "SCLK"
    .port_info 10 /OUTPUT 1 "SDATA"
P_0x55bb14e7afa0 .param/l "ADDR_BITS" 0 5 15, +C4<00000000000000000000000000001000>;
P_0x55bb14e7afe0 .param/l "CLK_RATIO" 0 5 16, +C4<00000000000000000000000000001000>;
P_0x55bb14e7b020 .param/l "DATA_BITS" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x55bb14e7b060 .param/l "address_spi" 1 5 50, C4<010>;
P_0x55bb14e7b0a0 .param/l "data_spi" 1 5 51, C4<011>;
P_0x55bb14e7b0e0 .param/l "idle" 1 5 48, C4<000>;
P_0x55bb14e7b120 .param/l "start_spi" 1 5 49, C4<001>;
P_0x55bb14e7b160 .param/l "stop" 1 5 52, C4<100>;
v0x55bb14e9d4b0_0 .var "SCLK", 0 0;
v0x55bb14e9d570_0 .var "SDATA", 0 0;
v0x55bb14e9d630_0 .var "SEN", 0 0;
v0x55bb14e9d700_0 .var "addr_ind", 3 0;
v0x55bb14e9d7e0_0 .var "addr_wr", 7 0;
v0x55bb14e9d910_0 .net "address", 7 0, L_0x55bb14ea03a0;  1 drivers
v0x55bb14e9d9f0_0 .var "busy", 0 0;
v0x55bb14e9dab0_0 .net "clk", 0 0, v0x55bb14e9fef0_0;  alias, 1 drivers
v0x55bb14e9db50_0 .var "clk_sig", 0 0;
v0x55bb14e9dbf0_0 .var "curr_wrk", 2 0;
v0x55bb14e9dcd0_0 .net "data", 15 0, L_0x55bb14ea0490;  1 drivers
v0x55bb14e9ddb0_0 .var "data_ind", 4 0;
v0x55bb14e9de90_0 .var "data_wr", 15 0;
v0x55bb14e9df70_0 .var "done_o", 0 0;
v0x55bb14e9e030_0 .net "ratio", 7 0, v0x55bb14e9fde0_0;  alias, 1 drivers
v0x55bb14e9e110_0 .var "ratio_reg", 3 0;
v0x55bb14e9e1f0_0 .net "reset_n", 0 0, v0x55bb14ea0260_0;  alias, 1 drivers
v0x55bb14e9e3d0_0 .var "sclk_ind", 3 0;
v0x55bb14e9e490_0 .net "start", 0 0, v0x55bb14e9f590_0;  1 drivers
    .scope S_0x55bb14e9cff0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14e9df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14e9d9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb14e9d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb14e9d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb14e9d570_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bb14e9d7e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55bb14e9de90_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bb14e9e110_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bb14e9e3d0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb14e9ddb0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bb14e9d700_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14e9db50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bb14e9dbf0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x55bb14e9cff0;
T_1 ;
    %wait E_0x55bb14e6c7b0;
    %load/vec4 v0x55bb14e9e1f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bb14e9dbf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55bb14e9dbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bb14e9dbf0_0, 0;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9d630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9d4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9d570_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55bb14e9e110_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55bb14e9e3d0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55bb14e9d700_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55bb14e9ddb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bb14e9d7e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55bb14e9de90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9df70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9d9f0_0, 0;
    %load/vec4 v0x55bb14e9e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55bb14e9dbf0_0, 0;
    %load/vec4 v0x55bb14e9e030_0;
    %pad/u 4;
    %assign/vec4 v0x55bb14e9e110_0, 0;
    %load/vec4 v0x55bb14e9e030_0;
    %pad/u 4;
    %assign/vec4 v0x55bb14e9e3d0_0, 0;
    %load/vec4 v0x55bb14e9d910_0;
    %assign/vec4 v0x55bb14e9d7e0_0, 0;
    %load/vec4 v0x55bb14e9dcd0_0;
    %assign/vec4 v0x55bb14e9de90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9d9f0_0, 0;
T_1.9 ;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9d630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9d4b0_0, 0;
    %load/vec4 v0x55bb14e9d7e0_0;
    %load/vec4 v0x55bb14e9d700_0;
    %part/u 1;
    %assign/vec4 v0x55bb14e9d570_0, 0;
    %load/vec4 v0x55bb14e9e3d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55bb14e9e3d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55bb14e9dbf0_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x55bb14e9e3d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55bb14e9e3d0_0, 0;
    %load/vec4 v0x55bb14e9e3d0_0;
    %load/vec4 v0x55bb14e9e110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9d4b0_0, 0;
    %load/vec4 v0x55bb14e9d700_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55bb14e9d700_0, 0;
    %load/vec4 v0x55bb14e9d700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55bb14e9dbf0_0, 0;
T_1.13 ;
T_1.11 ;
    %load/vec4 v0x55bb14e9e3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.15, 4;
    %load/vec4 v0x55bb14e9e030_0;
    %subi 1, 0, 8;
    %pad/u 4;
    %assign/vec4 v0x55bb14e9e3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9d4b0_0, 0;
    %load/vec4 v0x55bb14e9d7e0_0;
    %load/vec4 v0x55bb14e9d700_0;
    %part/u 1;
    %assign/vec4 v0x55bb14e9d570_0, 0;
T_1.15 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x55bb14e9e3d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55bb14e9e3d0_0, 0;
    %load/vec4 v0x55bb14e9e3d0_0;
    %load/vec4 v0x55bb14e9e110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9d4b0_0, 0;
    %load/vec4 v0x55bb14e9ddb0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55bb14e9ddb0_0, 0;
    %load/vec4 v0x55bb14e9ddb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55bb14e9dbf0_0, 0;
T_1.19 ;
T_1.17 ;
    %load/vec4 v0x55bb14e9e3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.21, 4;
    %load/vec4 v0x55bb14e9e030_0;
    %subi 1, 0, 8;
    %pad/u 4;
    %assign/vec4 v0x55bb14e9e3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9d4b0_0, 0;
    %load/vec4 v0x55bb14e9de90_0;
    %load/vec4 v0x55bb14e9ddb0_0;
    %part/u 1;
    %assign/vec4 v0x55bb14e9d570_0, 0;
T_1.21 ;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x55bb14e9e3d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55bb14e9e3d0_0, 0;
    %load/vec4 v0x55bb14e9e3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9d630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9d4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9d570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9df70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bb14e9dbf0_0, 0;
T_1.23 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bb14e51ea0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb14e9cad0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x55bb14e51ea0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bb14e9ce10_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bb14e9cd30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb14e9c890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14e9ca10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb14e46b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb14e9cad0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55bb14e9cad0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bb14e9cad0_0;
    %store/vec4a v0x55bb14e9cbb0, 4, 0;
    %load/vec4 v0x55bb14e9cad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bb14e9cad0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x55bb14e51ea0;
T_4 ;
    %wait E_0x55bb14e6c7b0;
    %load/vec4 v0x55bb14e9cc70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bb14e9ce10_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bb14e9cd30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb14e9c890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14e9ca10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb14e46b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb14e9cad0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55bb14e9cad0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bb14e9cad0_0;
    %store/vec4a v0x55bb14e9cbb0, 4, 0;
    %load/vec4 v0x55bb14e9cad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bb14e9cad0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bb14e9ca10_0;
    %inv;
    %load/vec4 v0x55bb14e46ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55bb14e787c0_0;
    %load/vec4 v0x55bb14e9ce10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb14e9cbb0, 0, 4;
    %load/vec4 v0x55bb14e9ce10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bb14e9ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9c890_0, 0;
    %load/vec4 v0x55bb14e9ce10_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55bb14e9cd30_0;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9ca10_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9ca10_0, 0;
T_4.7 ;
T_4.4 ;
    %load/vec4 v0x55bb14e9c890_0;
    %inv;
    %load/vec4 v0x55bb14e9c6c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x55bb14e9cd30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bb14e9cbb0, 4;
    %assign/vec4 v0x55bb14e46b80_0, 0;
    %load/vec4 v0x55bb14e9cd30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bb14e9cd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9ca10_0, 0;
    %load/vec4 v0x55bb14e9cd30_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55bb14e9ce10_0;
    %cmp/e;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9c890_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9c890_0, 0;
T_4.11 ;
T_4.8 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bb14e5bd90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14e9e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14e9f2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14e9f590_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bb14e9eba0_0, 0, 2;
    %end;
    .thread T_5;
    .scope S_0x55bb14e5bd90;
T_6 ;
    %wait E_0x55bb14e6c7b0;
    %load/vec4 v0x55bb14e9f0d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bb14e9eba0_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55bb14e9eba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9e970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9f590_0, 0;
    %load/vec4 v0x55bb14e9f660_0;
    %load/vec4 v0x55bb14e9ee60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9e970_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bb14e9eba0_0, 0;
T_6.7 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x55bb14e9f170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9f2e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55bb14e9eba0_0, 0;
T_6.9 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9f2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bb14e9f590_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55bb14e9eba0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bb14e9f590_0, 0;
    %load/vec4 v0x55bb14e9f4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x55bb14e9ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bb14e9eba0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bb14e9eba0_0, 0;
T_6.14 ;
T_6.11 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bb14e5bc10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14e9fef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14ea0260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14ea0300_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bb14e9fde0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14ea0170_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb14ea00d0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x55bb14e5bc10;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x55bb14e9fef0_0;
    %inv;
    %assign/vec4 v0x55bb14e9fef0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bb14e5bc10;
T_9 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb14ea0260_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55bb14e9fde0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 6572, 0, 32;
    %store/vec4 v0x55bb14ea00d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb14ea0170_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 16754085, 0, 32;
    %store/vec4 v0x55bb14ea00d0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 15772621, 0, 32;
    %store/vec4 v0x55bb14ea00d0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14ea0170_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb14ea0300_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb14ea0300_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55bb14e5bc10;
T_10 ;
    %wait E_0x55bb14e6ec10;
    %load/vec4 v0x55bb14e9fb50_0;
    %load/vec4 v0x55bb14e9fc40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb14e9fd00_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 24;
    %assign/vec4 v0x55bb14e9fd00_0, 0;
    %split/vec4 24;
    %assign/vec4 v0x55bb14e9fc40_0, 0;
    %assign/vec4 v0x55bb14e9fb50_0, 0;
    %load/vec4 v0x55bb14e9f8b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bb14e9fd00_0, 4, 5;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55bb14e5bc10;
T_11 ;
    %delay 14000000, 0;
    %vpi_call 2 75 "$display", "check_reg_tb0 : ", v0x55bb14e9fb50_0 {0 0 0};
    %vpi_call 2 76 "$display", "check_reg_tb1 : ", v0x55bb14e9fc40_0 {0 0 0};
    %vpi_call 2 77 "$display", "check_reg_tb2 : ", v0x55bb14e9fd00_0 {0 0 0};
    %load/vec4 v0x55bb14e9fb50_0;
    %pushi/vec4 11272217, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bb14e9fc40_0;
    %pushi/vec4 10878885, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55bb14e9fd00_0;
    %pushi/vec4 13496491, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 81 "$display", "All Test casses passed!!!" {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call 2 83 "$display", "Test Failed..." {0 0 0};
T_11.1 ;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55bb14e5bc10;
T_12 ;
    %vpi_call 2 88 "$dumpfile", "SPI_cntrl_tb.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bb14e5bc10 {0 0 0};
    %pushi/vec4 2000, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bb14e6f020;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %vpi_call 2 92 "$display", "Monitor: Timeout; Test failed..." {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "SPI_cntrl_tb.v";
    "SPI_cntrl.v";
    "Fifo.v";
    "SPI.v";
