FILE_TYPE = PROPERTY_CONFLICT_LIST

Section 1 - Conflicts on Loading design
--------------------------------------

DRAWING = @TUBII_LIB.TUBII_TIME(SCH_1):PAGE1
PART_NAME = I24@ECL.10H116(CHIPS)
 * SCH: SECTION = 2; SCH: SECTION = 1

Logical and Physical Net Conflicts 
----------------------------------

DRAWING = @TUBII_LIB.TUBII(SCH_1):PAGE1_I1@TUBII_LIB.TRIGGER_UTILITY_BOARD_MKII(SCH_1):PAGE1_I13@TUBII_LIB.COMPARATORS(SCH_1):PAGE1_I2@TUBII_LIB.TUNCOMP(SCH_1)
NET_NAME = BIT8H
   PNN = BIT8H
NET_NAME = BIT8L
   PNN = BIT8L

Logical and Physical Net Conflicts 
----------------------------------

DRAWING = @TUBII_LIB.TUBII(SCH_1):PAGE1_I1@TUBII_LIB.TRIGGER_UTILITY_BOARD_MKII(SCH_1):PAGE1_I14@TUBII_LIB.POWERS(SCH_1)
NET_NAME = POWER(2)
   PNN = POWER<2>

Logical and Physical Net Conflicts 
----------------------------------

DRAWING = @TUBII_LIB.TUBII(SCH_1):PAGE1_I1@TUBII_LIB.TRIGGER_UTILITY_BOARD_MKII(SCH_1):PAGE1_I15@TUBII_LIB.CLOCKS(SCH_1):PAGE1_I2@TUBII_LIB.TUBII_TIME(SCH_1)
NET_NAME = CLOCKGOOD
   PNN = CLOCKGOOD
NET_NAME = ECL_RESET
   PNN = ECL_RESET
NET_NAME = TTL_RESET
   PNN = TTL_RESET

Logical and Physical Net Conflicts 
----------------------------------

DRAWING = @TUBII_LIB.TUBII(SCH_1)
NET_NAME = GND
   PNN = GND
NET_NAME = VCC
   PNN = VCC
NET_NAME = VEE
   PNN = VEE
NET_NAME = VP3_3
   PNN = VP3_3
NET_NAME = VTT
   PNN = VTT
NET_NAME = MSTRESET_ECL
   PNN = MSTRESET_ECL
NET_NAME = VIH
   PNN = VIH
