<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='hssdrc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: hssdrc
    <br/>
    Created: Feb 19, 2008
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Memory core
    
    <br/>
    Language:
    
     Other
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline.
     <br/>
     HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim.
     <br/>
     HSSDRC IP core is licensed under MIT License
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     The main features of HSSDRC IP core are :
     <br/>
     - Adaptive SDRAM bank control: command sequence is depending upon  previous accesses to the RAM.
     <br/>
     - Adaptive command pipeline control: bank control commands for following memory access commands are pipelined into previous command processing chain whenever possible.
     <br/>
     - Controller structure is adapted to SDRAM parameters referenced by static timings as parameters
     <br/>
     - Configurable time interval for bus turnaround (BTA)
     <br/>
     - Overlapping command and data processing
     <br/>
     - Variable transaction burst from 1 to 16
     <br/>
     - Full SDRAM bandwidth usage for linear sequential access without bus turnaround, bank or row change
     <br/>
     - Interfaces configurable via parameters
     <br/>
     - Registered input and output control signals except command response line
     <br/>
     - Registered data control signals
     <br/>
     - Internal timer for auto-refresh process
     <br/>
     - Two configurable auto-refresh windows
     <br/>
     - Internal logic for transaction ordering ID tags
     <br/>
     - Flexible choose of trade-offs between bandwidth/frequency/resources
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Tested in software simulation with Modelsim
     <br/>
     - Some synthesis results:
     <br/>
     - Quartus 7.2sp1 Cyclone II 710LC @ 144MHz (full performance)
     <br/>
     - Quartus 7.2sp1 Cyclone II 630LC @ 185MHz (least performance)
     <br/>
    </p>
   </div>
   <div id="d_TODO">
    <h2>
     
     
     TODO
    </h2>
    <p id="p_TODO">
     - Test in hardware with Altera Cyclone II/III and Xilinx Spartan3e FPGA
     <br/>
     - Create common ram wrappers for use HSSDRC IP Core
     <br/>
     - Create wishbone interface unit for use HSSDRC IP Core
     <br/>
     - Create AMBA AXI interface unit for use HSSDRC IP Core
     <br/>
     - Create DDR/DDR2 memory controllers IP Core based upon HSSDRC IP Core
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
