// Seed: 3396769455
module module_0 #(
    parameter id_5 = 32'd87,
    parameter id_6 = 32'd61
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  defparam id_5 = id_5, id_6 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    input logic id_3,
    input tri1 id_4,
    output tri0 id_5,
    output logic id_6,
    input tri1 id_7,
    output logic id_8,
    output logic id_9,
    input supply0 id_10,
    output wor id_11
);
  assign id_8 = -1 ? 1 : 1;
  id_13(
      id_3, id_3
  );
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_6 = 0;
  always
    if (1) id_6 = 1 !=? -1;
    else begin : LABEL_0
      id_9 <= id_3;
    end
  initial
    #1
      if (-1) id_6 <= this - id_13 - "";
      else begin : LABEL_0
        if (id_13) id_11 = -1;
        id_8 <= 1;
      end
endmodule
