// Seed: 1480257220
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3
);
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply0 id_1,
    input  supply1 id_2,
    output supply0 id_3
);
  wire id_5;
  xor (id_3, id_5, id_0, id_1, id_2);
  module_0(
      id_3, id_2, id_3, id_0
  );
endmodule
module module_2 #(
    parameter id_8 = 32'd19,
    parameter id_9 = 32'd60
) (
    input tri0 id_0,
    output supply1 id_1,
    input wire id_2
);
  wire id_4;
  module_0(
      id_1, id_2, id_1, id_2
  );
  tri  id_5 = 1;
  wire id_6;
  wire id_7;
  defparam id_8.id_9 = 1;
endmodule
