/* Generated by Yosys 0.38 (git sha1 4964457dc, gcc 11.2.1 -fPIC -Os) */

module I_DELAY_primitive_inst(reset, in, DLY_LOAD, DLY_ADJ, DLY_INCDEC, DLY_TAP_VALUE, CLK_IN, O);
  input CLK_IN;
  input DLY_ADJ;
  input DLY_INCDEC;
  input DLY_LOAD;
  output [5:0] DLY_TAP_VALUE;
  output O;
  input in;
  input reset;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire CLK_IN;
  wire DLY_ADJ;
  wire DLY_INCDEC;
  wire DLY_LOAD;
  wire [5:0] DLY_TAP_VALUE;
  wire O;
  wire dff;
  wire in;
  wire reset;
  DFFRE _30_ (
    .C(_01_),
    .D(_00_),
    .E(1'b1),
    .Q(dff),
    .R(1'b1)
  );
  LUT2 #(
    .INIT_VALUE(4'b0100)
  ) _31_ (
    .A({ _15_, _16_ }),
    .Y(_00_)
  );
  CLK_BUF _32_ (
    .I(_11_),
    .O(_01_)
  );
  O_FAB _33_ (
    .I(_12_),
    .O(_02_)
  );
  O_FAB _34_ (
    .I(_13_),
    .O(_03_)
  );
  O_FAB _35_ (
    .I(_14_),
    .O(_04_)
  );
  O_FAB _36_ (
    .I(_23_),
    .O(_05_)
  );
  O_FAB _37_ (
    .I(_24_),
    .O(_06_)
  );
  O_FAB _38_ (
    .I(_25_),
    .O(_07_)
  );
  O_FAB _39_ (
    .I(_26_),
    .O(_08_)
  );
  O_FAB _40_ (
    .I(_27_),
    .O(_09_)
  );
  O_FAB _41_ (
    .I(_28_),
    .O(_10_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _42_ (
    .EN(1'b1),
    .I(CLK_IN),
    .O(_11_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _43_ (
    .EN(1'b1),
    .I(DLY_ADJ),
    .O(_12_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _44_ (
    .EN(1'b1),
    .I(DLY_INCDEC),
    .O(_13_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _45_ (
    .EN(1'b1),
    .I(DLY_LOAD),
    .O(_14_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _46_ (
    .EN(1'b1),
    .I(in),
    .O(_15_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _47_ (
    .EN(1'b1),
    .I(reset),
    .O(_16_)
  );
  I_FAB _48_ (
    .I(_17_),
    .O(_23_)
  );
  I_FAB _49_ (
    .I(_18_),
    .O(_24_)
  );
  I_FAB _50_ (
    .I(_19_),
    .O(_25_)
  );
  I_FAB _51_ (
    .I(_20_),
    .O(_26_)
  );
  I_FAB _52_ (
    .I(_21_),
    .O(_27_)
  );
  I_FAB _53_ (
    .I(_22_),
    .O(_28_)
  );
  O_BUFT _54_ (
    .I(_05_),
    .O(DLY_TAP_VALUE[0]),
    .T(1'b1)
  );
  O_BUFT _55_ (
    .I(_06_),
    .O(DLY_TAP_VALUE[1]),
    .T(1'b1)
  );
  O_BUFT _56_ (
    .I(_07_),
    .O(DLY_TAP_VALUE[2]),
    .T(1'b1)
  );
  O_BUFT _57_ (
    .I(_08_),
    .O(DLY_TAP_VALUE[3]),
    .T(1'b1)
  );
  O_BUFT _58_ (
    .I(_09_),
    .O(DLY_TAP_VALUE[4]),
    .T(1'b1)
  );
  O_BUFT _59_ (
    .I(_10_),
    .O(DLY_TAP_VALUE[5]),
    .T(1'b1)
  );
  O_BUFT _60_ (
    .I(_29_),
    .O(O),
    .T(1'b1)
  );
  I_DELAY #(
    .DELAY(32'sd0)
  ) inst (
    .CLK_IN(_01_),
    .DLY_ADJ(_02_),
    .DLY_INCDEC(_03_),
    .DLY_LOAD(_04_),
    .DLY_TAP_VALUE({ _22_, _21_, _20_, _19_, _18_, _17_ }),
    .I(dff),
    .O(_29_)
  );
endmodule
