--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.731ns.
--------------------------------------------------------------------------------

Paths for end point pix_stb (SLICE_X17Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          pix_stb (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.687ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_2 to pix_stb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BMUX    Tshcko                0.455   cnt<1>
                                                       cnt_2
    SLICE_X16Y31.C6      net (fanout=3)        0.158   cnt<2>
    SLICE_X16Y31.C       Tilo                  0.205   cnt<1>
                                                       n00011_INV_0
    SLICE_X17Y31.SR      net (fanout=1)        0.469   n0001
    SLICE_X17Y31.CLK     Tsrck                 0.400   pix_stb
                                                       pix_stb
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (1.060ns logic, 0.627ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point cnt_1 (SLICE_X16Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          cnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_2 to cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BMUX    Tshcko                0.455   cnt<1>
                                                       cnt_2
    SLICE_X16Y31.SR      net (fanout=3)        0.341   cnt<2>
    SLICE_X16Y31.CLK     Tsrck                 0.455   cnt<1>
                                                       cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.910ns logic, 0.341ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Paths for end point cnt_0 (SLICE_X16Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_2 to cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BMUX    Tshcko                0.455   cnt<1>
                                                       cnt_2
    SLICE_X16Y31.SR      net (fanout=3)        0.341   cnt<2>
    SLICE_X16Y31.CLK     Tsrck                 0.444   cnt<1>
                                                       cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.899ns logic, 0.341ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_2 (SLICE_X16Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_1 (FF)
  Destination:          cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_1 to cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.200   cnt<1>
                                                       cnt_1
    SLICE_X16Y31.B5      net (fanout=1)        0.070   cnt<1>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.121   cnt<1>
                                                       Mcount_cnt_xor<2>11
                                                       cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point cnt_0 (SLICE_X16Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_0 (FF)
  Destination:          cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_0 to cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.200   cnt<1>
                                                       cnt_0
    SLICE_X16Y31.A6      net (fanout=2)        0.023   cnt<0>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.190   cnt<1>
                                                       Mcount_cnt_xor<0>11_INV_0
                                                       cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point cnt_2 (SLICE_X16Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_2 (FF)
  Destination:          cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_2 to cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BMUX    Tshcko                0.238   cnt<1>
                                                       cnt_2
    SLICE_X16Y31.SR      net (fanout=3)        0.178   cnt<2>
    SLICE_X16Y31.CLK     Tcksr       (-Th)    -0.023   cnt<1>
                                                       cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.261ns logic, 0.178ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cnt<1>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cnt<1>/CLK
  Logical resource: cnt_2/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.731|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 10 connections

Design statistics:
   Minimum period:   1.731ns{1}   (Maximum frequency: 577.701MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 20 14:22:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



