Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/ise-vhdl/Lab_4/test_top_isim_beh.exe -prj C:/ise-vhdl/Lab_4/test_top_beh.prj work.test_top 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/ise-vhdl/Lab_4/counter.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/Lab_4/seven_four.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/Lab_4/digital_clock.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/Lab_4/converter.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/Lab_4/top.vhd" into library work
WARNING:HDLCompiler:946 - "C:/ise-vhdl/Lab_4/top.vhd" Line 61: Actual for formal port enable is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/ise-vhdl/Lab_4/top.vhd" Line 62: Actual for formal port enable is neither a static name nor a globally static expression
Parsing VHDL file "C:/ise-vhdl/Lab_4/test_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity converter [converter_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavioral of entity digital_clock [digital_clock_default]
Compiling architecture behavioral of entity seven_four [seven_four_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity test_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable C:/ise-vhdl/Lab_4/test_top_isim_beh.exe
Fuse Memory Usage: 37844 KB
Fuse CPU Usage: 484 ms
