// Seed: 786199218
`define pp_4 0
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  reg   id_5 = 1;
  logic id_6;
  logic id_7 = 1;
  initial begin
    id_5 <= !id_4 - 1;
  end
  logic id_8;
  logic id_9;
  initial id_7 = id_0;
  logic id_10 = 1'b0;
  type_19(
      1 == id_6
  );
  logic id_11;
  assign id_6 = 1;
  type_21(
      1, (1), (id_0 - id_8), id_0, 1
  );
endmodule
