$date
	Thu Jul 18 20:38:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_module_tb $end
$var wire 1 ! Out $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " in_1 $end
$var wire 1 # in_2 $end
$var wire 1 ! out_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20
1#
#40
1!
1"
#60
0!
0#
#80
