Protel Design System Design Rule Check
PCB File : C:\Users\Nick Mah\Documents\GitHub\Altium-Designs\CPRacing Designs\Analog CAN Module\SG_CAN_Board 2018\SG_CAN_Board.PcbDoc
Date     : 12/22/2018
Time     : 7:53:37 PM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Int1 (GND)-DGND In net DGND On Int1 (GND)
   Polygon named: Int1 (GND)-AGND In net AGND On Int1 (GND)
   Polygon named: Int2 (PWR)-VCC In net VCC On Int2 (PWR)
   Polygon named: Int2 (PWR)-SG5V In net SG5V On Int2 (PWR)
   Polygon named: Int1 (GND)-DGND In net DGND On Int1 (GND)
   Polygon named: Int1 (GND)-AGND In net AGND On Int1 (GND)
   Polygon named: Int2 (PWR)-VCC In net VCC On Int2 (PWR)
   Polygon named: Int2 (PWR)-SG5V In net SG5V On Int2 (PWR)

Processing Rule : Clearance Constraint (Gap=10mil) (InNetClass('All Nets')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (Int1 (GND)-AGND) on Int1 (GND) 
   Violation between Modified Polygon: Polygon Shelved  (Int1 (GND)-DGND) on Int1 (GND) 
   Violation between Modified Polygon: Polygon Shelved  (Int2 (PWR)-SG5V) on Int2 (PWR) 
   Violation between Modified Polygon: Polygon Shelved  (Int2 (PWR)-VCC) on Int2 (PWR) 
Rule Violations :4

Processing Rule : Width Constraint (Min=5mil) (Max=150mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=15mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=247mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (600.353mil,2972.637mil) on Bottom Overlay And Pad D2-1(586.573mil,2923.425mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(1630.297mil,1422.948mil) on Bottom Layer And Track (1602.738mil,1394.405mil)(1602.738mil,1504.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(1630.297mil,1422.948mil) on Bottom Layer And Track (1602.738mil,1394.405mil)(1614.549mil,1394.405mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1630.297mil,1422.948mil) on Bottom Layer And Track (1602.738mil,1449.523mil)(1657.856mil,1449.523mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C11-1(1630.297mil,1422.948mil) on Bottom Layer And Track (1615.81mil,1384.795mil)(1615.81mil,1392.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C11-1(1630.297mil,1422.948mil) on Bottom Layer And Track (1615.81mil,1392.354mil)(1715.81mil,1392.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(1630.297mil,1422.948mil) on Bottom Layer And Track (1646.045mil,1394.405mil)(1657.856mil,1394.405mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(1630.297mil,1422.948mil) on Bottom Layer And Track (1657.856mil,1394.405mil)(1657.856mil,1504.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C11-1(1630.297mil,1422.948mil) on Bottom Layer And Track (1662.265mil,1399.519mil)(1662.265mil,1499.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(1630.297mil,1476.098mil) on Bottom Layer And Track (1602.738mil,1394.405mil)(1602.738mil,1504.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1630.297mil,1476.098mil) on Bottom Layer And Track (1602.738mil,1449.523mil)(1657.856mil,1449.523mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(1630.297mil,1476.098mil) on Bottom Layer And Track (1602.738mil,1504.641mil)(1614.549mil,1504.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(1630.297mil,1476.098mil) on Bottom Layer And Track (1646.045mil,1504.641mil)(1657.856mil,1504.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(1630.297mil,1476.098mil) on Bottom Layer And Track (1657.856mil,1394.405mil)(1657.856mil,1504.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C11-2(1630.297mil,1476.098mil) on Bottom Layer And Track (1662.265mil,1399.519mil)(1662.265mil,1499.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-1(1628.365mil,1204.728mil) on Bottom Layer And Track (1600.806mil,1176.185mil)(1600.806mil,1286.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(1628.365mil,1204.728mil) on Bottom Layer And Track (1600.806mil,1176.185mil)(1612.617mil,1176.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1628.365mil,1204.728mil) on Bottom Layer And Track (1600.806mil,1231.303mil)(1655.924mil,1231.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C12-1(1628.365mil,1204.728mil) on Bottom Layer And Track (1613.879mil,1166.575mil)(1613.879mil,1174.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C12-1(1628.365mil,1204.728mil) on Bottom Layer And Track (1613.879mil,1174.134mil)(1713.879mil,1174.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(1628.365mil,1204.728mil) on Bottom Layer And Track (1644.113mil,1176.185mil)(1655.924mil,1176.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-1(1628.365mil,1204.728mil) on Bottom Layer And Track (1655.924mil,1176.185mil)(1655.924mil,1286.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C12-1(1628.365mil,1204.728mil) on Bottom Layer And Track (1660.334mil,1181.299mil)(1660.334mil,1281.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-2(1628.365mil,1257.877mil) on Bottom Layer And Track (1600.806mil,1176.185mil)(1600.806mil,1286.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1628.365mil,1257.877mil) on Bottom Layer And Track (1600.806mil,1231.303mil)(1655.924mil,1231.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(1628.365mil,1257.877mil) on Bottom Layer And Track (1600.806mil,1286.421mil)(1612.617mil,1286.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(1628.365mil,1257.877mil) on Bottom Layer And Track (1644.113mil,1286.421mil)(1655.924mil,1286.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-2(1628.365mil,1257.877mil) on Bottom Layer And Track (1655.924mil,1176.185mil)(1655.924mil,1286.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C12-2(1628.365mil,1257.877mil) on Bottom Layer And Track (1660.334mil,1181.299mil)(1660.334mil,1281.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(1630mil,324.728mil) on Bottom Layer And Track (1602.441mil,296.185mil)(1614.252mil,296.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C16-1(1630mil,324.728mil) on Bottom Layer And Track (1615.514mil,286.575mil)(1615.514mil,294.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(1630mil,377.877mil) on Bottom Layer And Track (1602.441mil,296.185mil)(1602.441mil,406.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(1630mil,377.877mil) on Bottom Layer And Track (1602.441mil,351.303mil)(1657.56mil,351.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(1630mil,377.877mil) on Bottom Layer And Track (1602.441mil,406.421mil)(1614.252mil,406.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(1630mil,377.877mil) on Bottom Layer And Track (1645.748mil,406.421mil)(1657.56mil,406.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(1630mil,377.877mil) on Bottom Layer And Track (1657.56mil,296.185mil)(1657.56mil,406.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C16-2(1630mil,377.877mil) on Bottom Layer And Track (1661.969mil,301.299mil)(1661.969mil,401.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.364mil < 10mil) Between Pad C17-1(1630mil,104.728mil) on Bottom Layer And Text "R12" (1599.961mil,26.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(1630mil,104.728mil) on Bottom Layer And Track (1602.441mil,131.303mil)(1657.56mil,131.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(1630mil,104.728mil) on Bottom Layer And Track (1602.441mil,76.184mil)(1602.441mil,186.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(1630mil,104.728mil) on Bottom Layer And Track (1602.441mil,76.184mil)(1614.252mil,76.184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C17-1(1630mil,104.728mil) on Bottom Layer And Track (1615.514mil,66.575mil)(1615.514mil,74.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C17-1(1630mil,104.728mil) on Bottom Layer And Track (1615.514mil,74.134mil)(1715.514mil,74.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(1630mil,104.728mil) on Bottom Layer And Track (1645.748mil,76.184mil)(1657.56mil,76.184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(1630mil,104.728mil) on Bottom Layer And Track (1657.56mil,76.184mil)(1657.56mil,186.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C17-1(1630mil,104.728mil) on Bottom Layer And Track (1661.969mil,81.299mil)(1661.969mil,181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(1630mil,157.877mil) on Bottom Layer And Track (1602.441mil,131.303mil)(1657.56mil,131.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(1630mil,157.877mil) on Bottom Layer And Track (1602.441mil,186.421mil)(1614.252mil,186.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-2(1630mil,157.877mil) on Bottom Layer And Track (1602.441mil,76.184mil)(1602.441mil,186.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(1630mil,157.877mil) on Bottom Layer And Track (1645.748mil,186.421mil)(1657.56mil,186.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-2(1630mil,157.877mil) on Bottom Layer And Track (1657.56mil,76.184mil)(1657.56mil,186.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C17-2(1630mil,157.877mil) on Bottom Layer And Track (1661.969mil,81.299mil)(1661.969mil,181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-1(3378.425mil,858.268mil) on Top Layer And Track (3350.866mil,829.724mil)(3350.866mil,939.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(3378.425mil,858.268mil) on Top Layer And Track (3350.866mil,829.724mil)(3362.677mil,829.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(3378.425mil,858.268mil) on Top Layer And Track (3350.866mil,884.842mil)(3405.984mil,884.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(3378.425mil,858.268mil) on Top Layer And Track (3394.173mil,829.724mil)(3405.984mil,829.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-1(3378.425mil,858.268mil) on Top Layer And Track (3405.984mil,829.724mil)(3405.984mil,939.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-2(3378.425mil,911.417mil) on Top Layer And Track (3350.866mil,829.724mil)(3350.866mil,939.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(3378.425mil,911.417mil) on Top Layer And Track (3350.866mil,884.842mil)(3405.984mil,884.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(3378.425mil,911.417mil) on Top Layer And Track (3350.866mil,939.961mil)(3362.677mil,939.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(3378.425mil,911.417mil) on Top Layer And Track (3394.173mil,939.961mil)(3405.984mil,939.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-2(3378.425mil,911.417mil) on Top Layer And Track (3405.984mil,829.724mil)(3405.984mil,939.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3092.441mil)(4069.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3092.441mil)(4180.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3135.748mil)(4069.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3147.559mil)(4180.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(4098.425mil,3120mil) on Top Layer And Track (4125mil,3092.441mil)(4125mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-2(4151.575mil,3120mil) on Top Layer And Track (4069.882mil,3092.441mil)(4180.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-2(4151.575mil,3120mil) on Top Layer And Track (4069.882mil,3147.559mil)(4180.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(4151.575mil,3120mil) on Top Layer And Track (4125mil,3092.441mil)(4125mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(4151.575mil,3120mil) on Top Layer And Track (4180.118mil,3092.441mil)(4180.118mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(4151.575mil,3120mil) on Top Layer And Track (4180.118mil,3135.748mil)(4180.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3092.441mil)(4239.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3092.441mil)(4350.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3135.748mil)(4239.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3147.559mil)(4350.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(4268.425mil,3120mil) on Top Layer And Track (4295mil,3092.441mil)(4295mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(4968.425mil,7530mil) on Top Layer And Track (4939.882mil,7502.441mil)(4939.882mil,7514.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(4968.425mil,7530mil) on Top Layer And Track (4939.882mil,7502.441mil)(5050.118mil,7502.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(4968.425mil,7530mil) on Top Layer And Track (4939.882mil,7545.748mil)(4939.882mil,7557.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(4968.425mil,7530mil) on Top Layer And Track (4939.882mil,7557.559mil)(5050.118mil,7557.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(4968.425mil,7530mil) on Top Layer And Track (4995mil,7502.441mil)(4995mil,7557.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(5055mil,5755mil) on Top Layer And Track (5027.441mil,5673.307mil)(5027.441mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(5055mil,5755mil) on Top Layer And Track (5027.441mil,5728.425mil)(5082.559mil,5728.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(5055mil,5755mil) on Top Layer And Track (5027.441mil,5783.543mil)(5039.252mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(5055mil,5755mil) on Top Layer And Track (5070.748mil,5783.543mil)(5082.559mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(5055mil,5755mil) on Top Layer And Track (5082.559mil,5673.307mil)(5082.559mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(5021.575mil,7530mil) on Top Layer And Track (4939.882mil,7502.441mil)(5050.118mil,7502.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(5021.575mil,7530mil) on Top Layer And Track (4939.882mil,7557.559mil)(5050.118mil,7557.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(5021.575mil,7530mil) on Top Layer And Track (4995mil,7502.441mil)(4995mil,7557.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(5021.575mil,7530mil) on Top Layer And Track (5050.118mil,7502.441mil)(5050.118mil,7514.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(5021.575mil,7530mil) on Top Layer And Track (5050.118mil,7545.748mil)(5050.118mil,7557.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3736.85mil,1024.842mil) on Top Layer And Track (3708.307mil,1040.591mil)(3708.307mil,1052.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(3736.85mil,1024.842mil) on Top Layer And Track (3708.307mil,1052.402mil)(3818.543mil,1052.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3736.85mil,1024.842mil) on Top Layer And Track (3708.307mil,997.283mil)(3708.307mil,1009.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(3736.85mil,1024.842mil) on Top Layer And Track (3708.307mil,997.283mil)(3818.543mil,997.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(3736.85mil,1024.842mil) on Top Layer And Track (3763.425mil,997.283mil)(3763.425mil,1052.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(3790mil,1024.842mil) on Top Layer And Track (3708.307mil,1052.402mil)(3818.543mil,1052.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(3790mil,1024.842mil) on Top Layer And Track (3708.307mil,997.283mil)(3818.543mil,997.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(3790mil,1024.842mil) on Top Layer And Track (3763.425mil,997.283mil)(3763.425mil,1052.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3790mil,1024.842mil) on Top Layer And Track (3818.543mil,1040.591mil)(3818.543mil,1052.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3790mil,1024.842mil) on Top Layer And Track (3818.543mil,997.283mil)(3818.543mil,1009.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-1(4635.471mil,5890mil) on Top Layer And Track (4607.912mil,5808.307mil)(4607.912mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(4635.471mil,5890mil) on Top Layer And Track (4607.912mil,5863.425mil)(4663.03mil,5863.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(4635.471mil,5890mil) on Top Layer And Track (4607.912mil,5918.543mil)(4619.723mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(4635.471mil,5890mil) on Top Layer And Track (4651.219mil,5918.543mil)(4663.03mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-1(4635.471mil,5890mil) on Top Layer And Track (4663.03mil,5808.307mil)(4663.03mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-2(4635.471mil,5836.85mil) on Top Layer And Track (4607.912mil,5808.307mil)(4607.912mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(4635.471mil,5836.85mil) on Top Layer And Track (4607.912mil,5808.307mil)(4619.723mil,5808.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(4635.471mil,5836.85mil) on Top Layer And Track (4607.912mil,5863.425mil)(4663.03mil,5863.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(4635.471mil,5836.85mil) on Top Layer And Track (4651.219mil,5808.307mil)(4663.03mil,5808.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-2(4635.471mil,5836.85mil) on Top Layer And Track (4663.03mil,5808.307mil)(4663.03mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.741mil < 10mil) Between Pad C25-1(4963.425mil,7755mil) on Top Layer And Text "U3" (4840mil,7735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7727.441mil)(4934.882mil,7739.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7727.441mil)(5045.118mil,7727.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7770.748mil)(4934.882mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7782.559mil)(5045.118mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(4963.425mil,7755mil) on Top Layer And Track (4990mil,7727.441mil)(4990mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-2(5016.575mil,7755mil) on Top Layer And Track (4934.882mil,7727.441mil)(5045.118mil,7727.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-2(5016.575mil,7755mil) on Top Layer And Track (4934.882mil,7782.559mil)(5045.118mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(5016.575mil,7755mil) on Top Layer And Track (4990mil,7727.441mil)(4990mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(5016.575mil,7755mil) on Top Layer And Track (5045.118mil,7727.441mil)(5045.118mil,7739.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(5016.575mil,7755mil) on Top Layer And Track (5045.118mil,7770.748mil)(5045.118mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C26-1(7086.575mil,1270.433mil) on Top Layer And Track (7059.016mil,1241.889mil)(7059.016mil,1352.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(7086.575mil,1270.433mil) on Top Layer And Track (7059.016mil,1241.889mil)(7070.827mil,1241.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(7086.575mil,1270.433mil) on Top Layer And Track (7059.016mil,1297.007mil)(7114.134mil,1297.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(7086.575mil,1270.433mil) on Top Layer And Track (7102.323mil,1241.889mil)(7114.134mil,1241.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C26-1(7086.575mil,1270.433mil) on Top Layer And Track (7114.134mil,1241.889mil)(7114.134mil,1352.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C26-2(7086.575mil,1323.582mil) on Top Layer And Track (7059.016mil,1241.889mil)(7059.016mil,1352.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(7086.575mil,1323.582mil) on Top Layer And Track (7059.016mil,1297.007mil)(7114.134mil,1297.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(7086.575mil,1323.582mil) on Top Layer And Track (7059.016mil,1352.126mil)(7070.827mil,1352.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(7086.575mil,1323.582mil) on Top Layer And Track (7102.323mil,1352.126mil)(7114.134mil,1352.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C26-2(7086.575mil,1323.582mil) on Top Layer And Track (7114.134mil,1241.889mil)(7114.134mil,1352.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-1(6586.575mil,1320.433mil) on Top Layer And Track (6559.016mil,1291.889mil)(6559.016mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(6586.575mil,1320.433mil) on Top Layer And Track (6559.016mil,1291.889mil)(6570.827mil,1291.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(6586.575mil,1320.433mil) on Top Layer And Track (6559.016mil,1347.007mil)(6614.134mil,1347.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(6586.575mil,1320.433mil) on Top Layer And Track (6602.323mil,1291.889mil)(6614.134mil,1291.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-1(6586.575mil,1320.433mil) on Top Layer And Track (6614.134mil,1291.889mil)(6614.134mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-2(6586.575mil,1373.582mil) on Top Layer And Track (6559.016mil,1291.889mil)(6559.016mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(6586.575mil,1373.582mil) on Top Layer And Track (6559.016mil,1347.007mil)(6614.134mil,1347.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(6586.575mil,1373.582mil) on Top Layer And Track (6559.016mil,1402.126mil)(6570.827mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(6586.575mil,1373.582mil) on Top Layer And Track (6602.323mil,1402.126mil)(6614.134mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-2(6586.575mil,1373.582mil) on Top Layer And Track (6614.134mil,1291.889mil)(6614.134mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(7040mil,975.157mil) on Top Layer And Track (7012.441mil,1003.701mil)(7024.252mil,1003.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-2(7040mil,975.157mil) on Top Layer And Track (7012.441mil,893.465mil)(7012.441mil,1003.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(7040mil,975.157mil) on Top Layer And Track (7012.441mil,948.583mil)(7067.559mil,948.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(7040mil,975.157mil) on Top Layer And Track (7055.748mil,1003.701mil)(7067.559mil,1003.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-2(7040mil,975.157mil) on Top Layer And Track (7067.559mil,893.465mil)(7067.559mil,1003.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1186.339mil)(8301.85mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C32-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1253.268mil)(8372.717mil,1253.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C32-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1320.197mil)(8317.598mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C32-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8356.968mil,1320.197mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8372.717mil,1186.339mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8301.85mil,1186.339mil)(8301.85mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C32-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8301.85mil,1186.339mil)(8317.598mil,1186.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C32-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8301.85mil,1253.268mil)(8372.717mil,1253.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C32-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8356.968mil,1186.339mil)(8372.717mil,1186.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8372.717mil,1186.339mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(1210.865mil,8037.048mil) on Bottom Layer And Track (1183.306mil,7955.355mil)(1183.306mil,8065.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(1210.865mil,8037.048mil) on Bottom Layer And Track (1183.306mil,8010.474mil)(1238.424mil,8010.474mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(1210.865mil,8037.048mil) on Bottom Layer And Track (1183.306mil,8065.592mil)(1195.117mil,8065.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(1210.865mil,8037.048mil) on Bottom Layer And Track (1226.613mil,8065.592mil)(1238.424mil,8065.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(1210.865mil,8037.048mil) on Bottom Layer And Track (1238.424mil,7955.355mil)(1238.424mil,8065.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(1210.865mil,7983.899mil) on Bottom Layer And Track (1183.306mil,7955.355mil)(1183.306mil,8065.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(1210.865mil,7983.899mil) on Bottom Layer And Track (1183.306mil,7955.355mil)(1195.117mil,7955.355mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(1210.865mil,7983.899mil) on Bottom Layer And Track (1183.306mil,8010.474mil)(1238.424mil,8010.474mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(1210.865mil,7983.899mil) on Bottom Layer And Track (1226.613mil,7955.355mil)(1238.424mil,7955.355mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(1210.865mil,7983.899mil) on Bottom Layer And Track (1238.424mil,7955.355mil)(1238.424mil,8065.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(4795mil,7623.425mil) on Top Layer And Track (4767.441mil,7594.882mil)(4767.441mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(4795mil,7623.425mil) on Top Layer And Track (4767.441mil,7594.882mil)(4779.252mil,7594.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(4795mil,7623.425mil) on Top Layer And Track (4767.441mil,7650mil)(4822.559mil,7650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(4795mil,7623.425mil) on Top Layer And Track (4810.748mil,7594.882mil)(4822.559mil,7594.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(4795mil,7623.425mil) on Top Layer And Track (4822.559mil,7594.882mil)(4822.559mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(4795mil,7676.575mil) on Top Layer And Track (4767.441mil,7594.882mil)(4767.441mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(4795mil,7676.575mil) on Top Layer And Track (4767.441mil,7650mil)(4822.559mil,7650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(4795mil,7676.575mil) on Top Layer And Track (4767.441mil,7705.118mil)(4779.252mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(4795mil,7676.575mil) on Top Layer And Track (4810.748mil,7705.118mil)(4822.559mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(4795mil,7676.575mil) on Top Layer And Track (4822.559mil,7594.882mil)(4822.559mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(5153.425mil,7790mil) on Top Layer And Track (5124.882mil,7762.441mil)(5124.882mil,7774.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(5153.425mil,7790mil) on Top Layer And Track (5124.882mil,7762.441mil)(5235.118mil,7762.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(5153.425mil,7790mil) on Top Layer And Track (5124.882mil,7805.748mil)(5124.882mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(5153.425mil,7790mil) on Top Layer And Track (5124.882mil,7817.559mil)(5235.118mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(5153.425mil,7790mil) on Top Layer And Track (5180mil,7762.441mil)(5180mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(5206.575mil,7790mil) on Top Layer And Track (5124.882mil,7762.441mil)(5235.118mil,7762.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(5206.575mil,7790mil) on Top Layer And Track (5124.882mil,7817.559mil)(5235.118mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(5206.575mil,7790mil) on Top Layer And Track (5180mil,7762.441mil)(5180mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(5206.575mil,7790mil) on Top Layer And Track (5235.118mil,7762.441mil)(5235.118mil,7774.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(5206.575mil,7790mil) on Top Layer And Track (5235.118mil,7805.748mil)(5235.118mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(6826.025mil,1177.007mil) on Top Layer And Track (6797.482mil,1149.448mil)(6797.482mil,1161.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(6826.025mil,1177.007mil) on Top Layer And Track (6797.482mil,1149.448mil)(6907.718mil,1149.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(6826.025mil,1177.007mil) on Top Layer And Track (6797.482mil,1192.755mil)(6797.482mil,1204.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(6826.025mil,1177.007mil) on Top Layer And Track (6797.482mil,1204.566mil)(6907.718mil,1204.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(6826.025mil,1177.007mil) on Top Layer And Track (6852.6mil,1149.448mil)(6852.6mil,1204.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(6879.175mil,1177.007mil) on Top Layer And Track (6797.482mil,1149.448mil)(6907.718mil,1149.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(6879.175mil,1177.007mil) on Top Layer And Track (6797.482mil,1204.566mil)(6907.718mil,1204.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(6879.175mil,1177.007mil) on Top Layer And Track (6852.6mil,1149.448mil)(6852.6mil,1204.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(6879.175mil,1177.007mil) on Top Layer And Track (6907.718mil,1149.448mil)(6907.718mil,1161.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(6879.175mil,1177.007mil) on Top Layer And Track (6907.718mil,1192.755mil)(6907.718mil,1204.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(3928.425mil,3120mil) on Top Layer And Track (3899.882mil,3092.441mil)(3899.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(3928.425mil,3120mil) on Top Layer And Track (3899.882mil,3092.441mil)(4010.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(3928.425mil,3120mil) on Top Layer And Track (3899.882mil,3135.748mil)(3899.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(3928.425mil,3120mil) on Top Layer And Track (3899.882mil,3147.559mil)(4010.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(3928.425mil,3120mil) on Top Layer And Track (3955mil,3092.441mil)(3955mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(3981.575mil,3120mil) on Top Layer And Track (3899.882mil,3092.441mil)(4010.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(3981.575mil,3120mil) on Top Layer And Track (3899.882mil,3147.559mil)(4010.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(3981.575mil,3120mil) on Top Layer And Track (3955mil,3092.441mil)(3955mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(3981.575mil,3120mil) on Top Layer And Track (4010.118mil,3092.441mil)(4010.118mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(3981.575mil,3120mil) on Top Layer And Track (4010.118mil,3135.748mil)(4010.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(1122.441mil,8306.85mil) on Top Layer And Track (1087.441mil,8180.551mil)(1087.441mil,8341.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D1-2(1122.441mil,8306.85mil) on Top Layer And Track (1087.441mil,8341.575mil)(1157.441mil,8341.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(1122.441mil,8306.85mil) on Top Layer And Track (1157.441mil,8180.551mil)(1157.441mil,8341.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.012mil < 10mil) Between Pad IC1-1(1578.388mil,1487.905mil) on Top Layer And Text "TEST20" (1220.297mil,1498.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.57mil < 10mil) Between Pad IC2-4(1576.456mil,1192.913mil) on Top Layer And Text "IC3" (1543.879mil,1118.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.57mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-1(1576.456mil,1047.905mil) on Top Layer And Text "TEST22" (1218.365mil,1058.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-4(1576.456mil,751.064mil) on Top Layer And Text "IC5" (1545.81mil,678.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.891mil < 10mil) Between Pad IC5-1(1578.388mil,607.905mil) on Top Layer And Text "TEST24" (1220.297mil,618.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC6-4(1578.091mil,312.913mil) on Top Layer And Text "IC7" (1545.514mil,239.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.012mil < 10mil) Between Pad IC7-1(1578.091mil,169.685mil) on Top Layer And Text "TEST26" (1220mil,180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-2(3392.638mil,107.519mil) on Top Layer And Track (3303.071mil,139.015mil)(3421.181mil,139.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-2(3392.638mil,107.519mil) on Top Layer And Track (3303.071mil,76.023mil)(3421.181mil,76.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-2(3392.638mil,107.519mil) on Top Layer And Track (3421.181mil,131.141mil)(3421.181mil,139.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-2(3392.638mil,107.519mil) on Top Layer And Track (3421.181mil,76.023mil)(3421.181mil,83.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-1(760.747mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-1(760.747mil,3162mil) on Top Layer And Track (635.471mil,3197mil)(796.495mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(635.471mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3197mil)(796.495mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.612mil < 10mil) Between Pad R11-1(1691.104mil,266.575mil) on Bottom Layer And Text "R24" (1825.514mil,206.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(1691.104mil,266.575mil) on Bottom Layer And Track (1615.514mil,239.016mil)(1715.514mil,239.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(1691.104mil,266.575mil) on Bottom Layer And Track (1615.514mil,294.134mil)(1715.514mil,294.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(1691.104mil,266.575mil) on Bottom Layer And Track (1665.514mil,239.016mil)(1665.514mil,294.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-1(1691.104mil,266.575mil) on Bottom Layer And Track (1715.514mil,239.016mil)(1715.514mil,246.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-1(1691.104mil,266.575mil) on Bottom Layer And Track (1715.514mil,286.575mil)(1715.514mil,294.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(1639.923mil,266.575mil) on Bottom Layer And Text "C17" (1655.079mil,216.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.397mil < 10mil) Between Pad R11-2(1639.923mil,266.575mil) on Bottom Layer And Text "R24" (1825.514mil,206.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-2(1639.923mil,266.575mil) on Bottom Layer And Track (1615.514mil,239.016mil)(1615.514mil,246.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(1639.923mil,266.575mil) on Bottom Layer And Track (1615.514mil,239.016mil)(1715.514mil,239.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-2(1639.923mil,266.575mil) on Bottom Layer And Track (1615.514mil,286.575mil)(1615.514mil,294.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(1639.923mil,266.575mil) on Bottom Layer And Track (1615.514mil,294.134mil)(1715.514mil,294.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R11-2(1639.923mil,266.575mil) on Bottom Layer And Track (1645.748mil,296.185mil)(1657.56mil,296.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R11-2(1639.923mil,266.575mil) on Bottom Layer And Track (1657.56mil,296.185mil)(1657.56mil,406.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(1639.923mil,266.575mil) on Bottom Layer And Track (1665.514mil,239.016mil)(1665.514mil,294.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(4834.409mil,6010mil) on Top Layer And Track (4810mil,5982.441mil)(4810mil,5990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(4834.409mil,6010mil) on Top Layer And Track (4810mil,5982.441mil)(4910mil,5982.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(4834.409mil,6010mil) on Top Layer And Track (4810mil,6030mil)(4810mil,6037.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(4834.409mil,6010mil) on Top Layer And Track (4810mil,6037.559mil)(4910mil,6037.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(4834.409mil,6010mil) on Top Layer And Track (4860mil,5982.441mil)(4860mil,6037.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(4885.591mil,6010mil) on Top Layer And Track (4810mil,5982.441mil)(4910mil,5982.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(4885.591mil,6010mil) on Top Layer And Track (4810mil,6037.559mil)(4910mil,6037.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(4885.591mil,6010mil) on Top Layer And Track (4860mil,5982.441mil)(4860mil,6037.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(4885.591mil,6010mil) on Top Layer And Track (4910mil,5982.441mil)(4910mil,5990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(4885.591mil,6010mil) on Top Layer And Track (4910mil,6030mil)(4910mil,6037.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(5140.472mil,5974.961mil) on Top Layer And Track (5112.913mil,5899.37mil)(5112.913mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(5140.472mil,5974.961mil) on Top Layer And Track (5112.913mil,5949.37mil)(5168.032mil,5949.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R14-1(5140.472mil,5974.961mil) on Top Layer And Track (5112.913mil,5999.37mil)(5120.472mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R14-1(5140.472mil,5974.961mil) on Top Layer And Track (5160.472mil,5999.37mil)(5168.032mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(5140.472mil,5974.961mil) on Top Layer And Track (5168.032mil,5899.37mil)(5168.032mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(5140.472mil,5923.78mil) on Top Layer And Track (5112.913mil,5899.37mil)(5112.913mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R14-2(5140.472mil,5923.78mil) on Top Layer And Track (5112.913mil,5899.37mil)(5120.472mil,5899.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(5140.472mil,5923.78mil) on Top Layer And Track (5112.913mil,5949.37mil)(5168.032mil,5949.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R14-2(5140.472mil,5923.78mil) on Top Layer And Track (5160.472mil,5899.37mil)(5168.032mil,5899.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(5140.472mil,5923.78mil) on Top Layer And Track (5168.032mil,5899.37mil)(5168.032mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(487.322mil,3093.425mil) on Bottom Layer And Text "D2" (500.842mil,3010mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(487.322mil,3093.425mil) on Bottom Layer And Track (385.944mil,3057.992mil)(519.802mil,3057.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(487.322mil,3093.425mil) on Bottom Layer And Track (385.944mil,3128.858mil)(519.802mil,3128.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R15-1(487.322mil,3093.425mil) on Bottom Layer And Track (452.873mil,3057.992mil)(452.873mil,3128.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-1(487.322mil,3093.425mil) on Bottom Layer And Track (519.802mil,3057.992mil)(519.802mil,3065.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-1(487.322mil,3093.425mil) on Bottom Layer And Track (519.802mil,3120.984mil)(519.802mil,3128.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(418.424mil,3093.425mil) on Bottom Layer And Text "D2" (500.842mil,3010mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-2(418.424mil,3093.425mil) on Bottom Layer And Track (385.944mil,3057.992mil)(385.944mil,3065.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(418.424mil,3093.425mil) on Bottom Layer And Track (385.944mil,3057.992mil)(519.802mil,3057.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-2(418.424mil,3093.425mil) on Bottom Layer And Track (385.944mil,3120.984mil)(385.944mil,3128.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(418.424mil,3093.425mil) on Bottom Layer And Track (385.944mil,3128.858mil)(519.802mil,3128.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R15-2(418.424mil,3093.425mil) on Bottom Layer And Track (452.873mil,3057.992mil)(452.873mil,3128.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(4885mil,7885.591mil) on Top Layer And Track (4857.441mil,7810mil)(4857.441mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(4885mil,7885.591mil) on Top Layer And Track (4857.441mil,7860mil)(4912.559mil,7860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R16-1(4885mil,7885.591mil) on Top Layer And Track (4857.441mil,7910mil)(4865mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R16-1(4885mil,7885.591mil) on Top Layer And Track (4905mil,7910mil)(4912.559mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(4885mil,7885.591mil) on Top Layer And Track (4912.559mil,7810mil)(4912.559mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(4885mil,7834.409mil) on Top Layer And Track (4857.441mil,7810mil)(4857.441mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R16-2(4885mil,7834.409mil) on Top Layer And Track (4857.441mil,7810mil)(4865mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(4885mil,7834.409mil) on Top Layer And Track (4857.441mil,7860mil)(4912.559mil,7860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R16-2(4885mil,7834.409mil) on Top Layer And Track (4905mil,7810mil)(4912.559mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(4885mil,7834.409mil) on Top Layer And Track (4912.559mil,7810mil)(4912.559mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(1687.893mil,1205.709mil) on Bottom Layer And Track (1660.334mil,1181.299mil)(1660.334mil,1281.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-1(1687.893mil,1205.709mil) on Bottom Layer And Track (1660.334mil,1181.299mil)(1667.893mil,1181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(1687.893mil,1205.709mil) on Bottom Layer And Track (1660.334mil,1231.299mil)(1715.452mil,1231.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-1(1687.893mil,1205.709mil) on Bottom Layer And Track (1707.893mil,1181.299mil)(1715.452mil,1181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(1687.893mil,1205.709mil) on Bottom Layer And Track (1715.452mil,1181.299mil)(1715.452mil,1281.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(1687.893mil,1256.89mil) on Bottom Layer And Track (1660.334mil,1181.299mil)(1660.334mil,1281.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(1687.893mil,1256.89mil) on Bottom Layer And Track (1660.334mil,1231.299mil)(1715.452mil,1231.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-2(1687.893mil,1256.89mil) on Bottom Layer And Track (1660.334mil,1281.299mil)(1667.893mil,1281.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-2(1687.893mil,1256.89mil) on Bottom Layer And Track (1707.893mil,1281.299mil)(1715.452mil,1281.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(1687.893mil,1256.89mil) on Bottom Layer And Track (1715.452mil,1181.299mil)(1715.452mil,1281.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1235.471mil,8227.123mil) on Bottom Layer And Track (1200.038mil,8194.643mil)(1200.038mil,8328.501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(1235.471mil,8227.123mil) on Bottom Layer And Track (1200.038mil,8194.643mil)(1207.912mil,8194.643mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R2-1(1235.471mil,8227.123mil) on Bottom Layer And Track (1200.038mil,8261.572mil)(1270.904mil,8261.572mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(1235.471mil,8227.123mil) on Bottom Layer And Track (1263.03mil,8194.643mil)(1270.904mil,8194.643mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1235.471mil,8227.123mil) on Bottom Layer And Track (1270.904mil,8194.643mil)(1270.904mil,8328.501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1235.471mil,8296.021mil) on Bottom Layer And Track (1200.038mil,8194.643mil)(1200.038mil,8328.501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R2-2(1235.471mil,8296.021mil) on Bottom Layer And Track (1200.038mil,8261.572mil)(1270.904mil,8261.572mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-2(1235.471mil,8296.021mil) on Bottom Layer And Track (1200.038mil,8328.501mil)(1207.912mil,8328.501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-2(1235.471mil,8296.021mil) on Bottom Layer And Track (1263.03mil,8328.501mil)(1270.904mil,8328.501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1235.471mil,8296.021mil) on Bottom Layer And Track (1270.904mil,8194.643mil)(1270.904mil,8328.501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(1689.824mil,543.929mil) on Bottom Layer And Track (1662.265mil,519.519mil)(1662.265mil,619.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R22-1(1689.824mil,543.929mil) on Bottom Layer And Track (1662.265mil,519.519mil)(1669.824mil,519.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(1689.824mil,543.929mil) on Bottom Layer And Track (1662.265mil,569.519mil)(1717.384mil,569.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R22-1(1689.824mil,543.929mil) on Bottom Layer And Track (1709.824mil,519.519mil)(1717.384mil,519.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(1689.824mil,543.929mil) on Bottom Layer And Track (1717.384mil,519.519mil)(1717.384mil,619.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(1689.824mil,595.11mil) on Bottom Layer And Track (1662.265mil,519.519mil)(1662.265mil,619.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(1689.824mil,595.11mil) on Bottom Layer And Track (1662.265mil,569.519mil)(1717.384mil,569.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R22-2(1689.824mil,595.11mil) on Bottom Layer And Track (1662.265mil,619.519mil)(1669.824mil,619.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R22-2(1689.824mil,595.11mil) on Bottom Layer And Track (1709.824mil,619.519mil)(1717.384mil,619.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(1689.824mil,595.11mil) on Bottom Layer And Track (1717.384mil,519.519mil)(1717.384mil,619.519mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(1689.528mil,325.709mil) on Bottom Layer And Track (1661.969mil,301.299mil)(1661.969mil,401.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-1(1689.528mil,325.709mil) on Bottom Layer And Track (1661.969mil,301.299mil)(1669.528mil,301.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(1689.528mil,376.89mil) on Bottom Layer And Track (1661.969mil,301.299mil)(1661.969mil,401.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(1689.528mil,376.89mil) on Bottom Layer And Track (1661.969mil,351.299mil)(1717.087mil,351.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-2(1689.528mil,376.89mil) on Bottom Layer And Track (1661.969mil,401.299mil)(1669.528mil,401.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-2(1689.528mil,376.89mil) on Bottom Layer And Track (1709.528mil,401.299mil)(1717.087mil,401.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(1689.528mil,376.89mil) on Bottom Layer And Track (1717.087mil,301.299mil)(1717.087mil,401.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1689.528mil,105.709mil) on Bottom Layer And Track (1661.969mil,131.299mil)(1717.087mil,131.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1689.528mil,105.709mil) on Bottom Layer And Track (1661.969mil,81.299mil)(1661.969mil,181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-1(1689.528mil,105.709mil) on Bottom Layer And Track (1661.969mil,81.299mil)(1669.528mil,81.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-1(1689.528mil,105.709mil) on Bottom Layer And Track (1709.528mil,81.299mil)(1717.087mil,81.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1689.528mil,105.709mil) on Bottom Layer And Track (1717.087mil,81.299mil)(1717.087mil,181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1689.528mil,156.89mil) on Bottom Layer And Track (1661.969mil,131.299mil)(1717.087mil,131.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-2(1689.528mil,156.89mil) on Bottom Layer And Track (1661.969mil,181.299mil)(1669.528mil,181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1689.528mil,156.89mil) on Bottom Layer And Track (1661.969mil,81.299mil)(1661.969mil,181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-2(1689.528mil,156.89mil) on Bottom Layer And Track (1709.528mil,181.299mil)(1717.087mil,181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1689.528mil,156.89mil) on Bottom Layer And Track (1717.087mil,81.299mil)(1717.087mil,181.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3468.425mil,1120.433mil) on Top Layer And Track (3440.866mil,1044.842mil)(3440.866mil,1144.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3468.425mil,1120.433mil) on Top Layer And Track (3440.866mil,1094.842mil)(3495.984mil,1094.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-1(3468.425mil,1120.433mil) on Top Layer And Track (3440.866mil,1144.842mil)(3448.425mil,1144.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-1(3468.425mil,1120.433mil) on Top Layer And Track (3488.425mil,1144.842mil)(3495.984mil,1144.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3468.425mil,1120.433mil) on Top Layer And Track (3495.984mil,1044.842mil)(3495.984mil,1144.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3468.425mil,1069.252mil) on Top Layer And Track (3440.866mil,1044.842mil)(3440.866mil,1144.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-2(3468.425mil,1069.252mil) on Top Layer And Track (3440.866mil,1044.842mil)(3448.425mil,1044.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3468.425mil,1069.252mil) on Top Layer And Track (3440.866mil,1094.842mil)(3495.984mil,1094.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-2(3468.425mil,1069.252mil) on Top Layer And Track (3488.425mil,1044.842mil)(3495.984mil,1044.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3468.425mil,1069.252mil) on Top Layer And Track (3495.984mil,1044.842mil)(3495.984mil,1144.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R29-1(5659.409mil,3120mil) on Top Layer And Track (5635mil,3092.441mil)(5635mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(5659.409mil,3120mil) on Top Layer And Track (5635mil,3092.441mil)(5735mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R29-1(5659.409mil,3120mil) on Top Layer And Track (5635mil,3140mil)(5635mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(5659.409mil,3120mil) on Top Layer And Track (5635mil,3147.559mil)(5735mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(5659.409mil,3120mil) on Top Layer And Track (5685mil,3092.441mil)(5685mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3599.016mil,1064.842mil) on Top Layer And Track (3523.425mil,1037.283mil)(3623.425mil,1037.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3599.016mil,1064.842mil) on Top Layer And Track (3523.425mil,1092.402mil)(3623.425mil,1092.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3599.016mil,1064.842mil) on Top Layer And Track (3573.425mil,1037.283mil)(3573.425mil,1092.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-1(3599.016mil,1064.842mil) on Top Layer And Track (3623.425mil,1037.283mil)(3623.425mil,1044.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-1(3599.016mil,1064.842mil) on Top Layer And Track (3623.425mil,1084.842mil)(3623.425mil,1092.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-2(3547.835mil,1064.842mil) on Top Layer And Track (3523.425mil,1037.283mil)(3523.425mil,1044.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3547.835mil,1064.842mil) on Top Layer And Track (3523.425mil,1037.283mil)(3623.425mil,1037.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-2(3547.835mil,1064.842mil) on Top Layer And Track (3523.425mil,1084.842mil)(3523.425mil,1092.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3547.835mil,1064.842mil) on Top Layer And Track (3523.425mil,1092.402mil)(3623.425mil,1092.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3547.835mil,1064.842mil) on Top Layer And Track (3573.425mil,1037.283mil)(3573.425mil,1092.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(700mil,7994.449mil) on Top Layer And Track (664.567mil,7893.071mil)(664.567mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R3-1(700mil,7994.449mil) on Top Layer And Track (664.567mil,7960mil)(735.433mil,7960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R3-1(700mil,7994.449mil) on Top Layer And Track (664.567mil,8026.929mil)(672.441mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R3-1(700mil,7994.449mil) on Top Layer And Track (727.559mil,8026.929mil)(735.433mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(700mil,7994.449mil) on Top Layer And Track (735.433mil,7893.071mil)(735.433mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R31-2(4710.591mil,7676.575mil) on Top Layer And Track (4735mil,7649.016mil)(4735mil,7656.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R31-2(4710.591mil,7676.575mil) on Top Layer And Track (4735mil,7696.575mil)(4735mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(700mil,7925.551mil) on Top Layer And Track (664.567mil,7893.071mil)(664.567mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R3-2(700mil,7925.551mil) on Top Layer And Track (664.567mil,7893.071mil)(672.441mil,7893.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R3-2(700mil,7925.551mil) on Top Layer And Track (664.567mil,7960mil)(735.433mil,7960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R3-2(700mil,7925.551mil) on Top Layer And Track (727.559mil,7893.071mil)(735.433mil,7893.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(700mil,7925.551mil) on Top Layer And Track (735.433mil,7893.071mil)(735.433mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R32-1(3242.835mil,911.417mil) on Top Layer And Track (3218.425mil,883.858mil)(3218.425mil,891.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(3242.835mil,911.417mil) on Top Layer And Track (3218.425mil,883.858mil)(3318.425mil,883.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R32-1(3242.835mil,911.417mil) on Top Layer And Track (3218.425mil,931.417mil)(3218.425mil,938.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(3242.835mil,911.417mil) on Top Layer And Track (3218.425mil,938.976mil)(3318.425mil,938.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(3242.835mil,911.417mil) on Top Layer And Track (3268.425mil,883.858mil)(3268.425mil,938.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(3294.016mil,911.417mil) on Top Layer And Track (3218.425mil,883.858mil)(3318.425mil,883.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(3294.016mil,911.417mil) on Top Layer And Track (3218.425mil,938.976mil)(3318.425mil,938.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(3294.016mil,911.417mil) on Top Layer And Track (3268.425mil,883.858mil)(3268.425mil,938.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R32-2(3294.016mil,911.417mil) on Top Layer And Track (3318.425mil,883.858mil)(3318.425mil,891.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R32-2(3294.016mil,911.417mil) on Top Layer And Track (3318.425mil,931.417mil)(3318.425mil,938.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-1(8224.094mil,994.255mil) on Top Layer And Track (8191.614mil,1021.814mil)(8191.614mil,1029.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(8224.094mil,994.255mil) on Top Layer And Track (8191.614mil,1029.688mil)(8325.472mil,1029.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-1(8224.094mil,994.255mil) on Top Layer And Track (8191.614mil,958.822mil)(8191.614mil,966.696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(8224.094mil,994.255mil) on Top Layer And Track (8191.614mil,958.822mil)(8325.472mil,958.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R34-1(8224.094mil,994.255mil) on Top Layer And Track (8258.543mil,958.822mil)(8258.543mil,1029.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(8292.992mil,994.255mil) on Top Layer And Track (8191.614mil,1029.688mil)(8325.472mil,1029.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(8292.992mil,994.255mil) on Top Layer And Track (8191.614mil,958.822mil)(8325.472mil,958.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R34-2(8292.992mil,994.255mil) on Top Layer And Track (8258.543mil,958.822mil)(8258.543mil,1029.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-2(8292.992mil,994.255mil) on Top Layer And Track (8325.472mil,1021.814mil)(8325.472mil,1029.688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-2(8292.992mil,994.255mil) on Top Layer And Track (8325.472mil,958.822mil)(8325.472mil,966.696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(695.471mil,3283.976mil) on Bottom Layer And Track (660.038mil,3251.495mil)(660.038mil,3385.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-1(695.471mil,3283.976mil) on Bottom Layer And Track (660.038mil,3251.495mil)(667.912mil,3251.495mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R5-1(695.471mil,3283.976mil) on Bottom Layer And Track (660.038mil,3318.424mil)(730.904mil,3318.424mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-1(695.471mil,3283.976mil) on Bottom Layer And Track (723.03mil,3251.495mil)(730.904mil,3251.495mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(695.471mil,3283.976mil) on Bottom Layer And Track (730.904mil,3251.495mil)(730.904mil,3385.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(695.471mil,3352.873mil) on Bottom Layer And Track (660.038mil,3251.495mil)(660.038mil,3385.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R5-2(695.471mil,3352.873mil) on Bottom Layer And Track (660.038mil,3318.424mil)(730.904mil,3318.424mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-2(695.471mil,3352.873mil) on Bottom Layer And Track (660.038mil,3385.354mil)(667.912mil,3385.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-2(695.471mil,3352.873mil) on Bottom Layer And Track (723.03mil,3385.354mil)(730.904mil,3385.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(695.471mil,3352.873mil) on Bottom Layer And Track (730.904mil,3251.495mil)(730.904mil,3385.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(1691.401mil,1364.795mil) on Bottom Layer And Text "R19" (1813.882mil,1306.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(1691.401mil,1364.795mil) on Bottom Layer And Track (1615.81mil,1337.236mil)(1715.81mil,1337.236mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(1691.401mil,1364.795mil) on Bottom Layer And Track (1615.81mil,1392.354mil)(1715.81mil,1392.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(1691.401mil,1364.795mil) on Bottom Layer And Track (1665.81mil,1337.236mil)(1665.81mil,1392.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(1691.401mil,1364.795mil) on Bottom Layer And Track (1715.81mil,1337.236mil)(1715.81mil,1344.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(1691.401mil,1364.795mil) on Bottom Layer And Track (1715.81mil,1384.795mil)(1715.81mil,1392.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(1640.219mil,1364.795mil) on Bottom Layer And Text "C12" (1653.444mil,1316.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.978mil < 10mil) Between Pad R6-2(1640.219mil,1364.795mil) on Bottom Layer And Text "R19" (1813.882mil,1306.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.978mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(1640.219mil,1364.795mil) on Bottom Layer And Track (1615.81mil,1337.236mil)(1615.81mil,1344.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(1640.219mil,1364.795mil) on Bottom Layer And Track (1615.81mil,1337.236mil)(1715.81mil,1337.236mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(1640.219mil,1364.795mil) on Bottom Layer And Track (1615.81mil,1384.795mil)(1615.81mil,1392.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(1640.219mil,1364.795mil) on Bottom Layer And Track (1615.81mil,1392.354mil)(1715.81mil,1392.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R6-2(1640.219mil,1364.795mil) on Bottom Layer And Track (1646.045mil,1394.405mil)(1657.856mil,1394.405mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R6-2(1640.219mil,1364.795mil) on Bottom Layer And Track (1657.856mil,1394.405mil)(1657.856mil,1504.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(1640.219mil,1364.795mil) on Bottom Layer And Track (1665.81mil,1337.236mil)(1665.81mil,1392.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(1689.469mil,1146.575mil) on Bottom Layer And Text "R20" (1823.879mil,1084.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(1689.469mil,1146.575mil) on Bottom Layer And Track (1613.879mil,1119.016mil)(1713.879mil,1119.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(1689.469mil,1146.575mil) on Bottom Layer And Track (1613.879mil,1174.134mil)(1713.879mil,1174.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(1689.469mil,1146.575mil) on Bottom Layer And Track (1663.879mil,1119.016mil)(1663.879mil,1174.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-1(1689.469mil,1146.575mil) on Bottom Layer And Track (1713.879mil,1119.016mil)(1713.879mil,1126.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-1(1689.469mil,1146.575mil) on Bottom Layer And Track (1713.879mil,1166.575mil)(1713.879mil,1174.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(1638.288mil,1146.575mil) on Bottom Layer And Text "C13" (1653.444mil,1094.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.91mil < 10mil) Between Pad R7-2(1638.288mil,1146.575mil) on Bottom Layer And Text "R20" (1823.879mil,1084.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-2(1638.288mil,1146.575mil) on Bottom Layer And Track (1613.879mil,1119.016mil)(1613.879mil,1126.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(1638.288mil,1146.575mil) on Bottom Layer And Track (1613.879mil,1119.016mil)(1713.879mil,1119.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-2(1638.288mil,1146.575mil) on Bottom Layer And Track (1613.879mil,1166.575mil)(1613.879mil,1174.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(1638.288mil,1146.575mil) on Bottom Layer And Track (1613.879mil,1174.134mil)(1713.879mil,1174.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R7-2(1638.288mil,1146.575mil) on Bottom Layer And Track (1644.113mil,1176.185mil)(1655.924mil,1176.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R7-2(1638.288mil,1146.575mil) on Bottom Layer And Track (1655.924mil,1176.185mil)(1655.924mil,1286.421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(1638.288mil,1146.575mil) on Bottom Layer And Track (1663.879mil,1119.016mil)(1663.879mil,1174.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad TEST_CANN1-1(5479.272mil,5785.275mil) on Top Layer And Text "TEST_CANN1" (5395.471mil,5673.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad TEST49-1(3278.425mil,1069.252mil) on Top Layer And Text "TEST51" (2998.425mil,954.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad TEST50-1(4695mil,7834.409mil) on Top Layer And Text "TEST52" (4415mil,7720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TEST51-1(3378.425mil,989.842mil) on Top Layer And Text "U2" (3423.425mil,969.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TEST52-1(4795mil,7755mil) on Top Layer And Text "TEST52" (4415mil,7720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TEST52-1(4795mil,7755mil) on Top Layer And Text "U3" (4840mil,7735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-1(7191.812mil,1023.583mil) on Top Layer And Text "C29" (7019.529mil,1036.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :435

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (3.358mil < 10mil) Between Arc (1578.388mil,1517.826mil) on Top Overlay And Text "TEST20" (1220.297mil,1498.22mil) on Top Overlay Silk Text to Silk Clearance [3.358mil]
   Violation between Silk To Silk Clearance Constraint: (6.85mil < 10mil) Between Arc (3490.532mil,948.15mil) on Top Overlay And Text "U2" (3423.425mil,969.842mil) on Top Overlay Silk Text to Silk Clearance [6.85mil]
   Violation between Silk To Silk Clearance Constraint: (7.04mil < 10mil) Between Arc (4907.106mil,7713.307mil) on Top Overlay And Text "U3" (4840mil,7735mil) on Top Overlay Silk Text to Silk Clearance [7.04mil]
   Violation between Silk To Silk Clearance Constraint: (7.138mil < 10mil) Between Text "C1" (1132mil,7648mil) on Top Overlay And Track (1058.228mil,7724.055mil)(1247.205mil,7724.055mil) on Top Overlay Silk Text to Silk Clearance [7.138mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (1653.444mil,874.726mil) on Bottom Overlay And Text "R8" (1548.342mil,904.795mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.568mil < 10mil) Between Text "C14" (1653.444mil,874.726mil) on Bottom Overlay And Track (1613.879mil,897.236mil)(1613.879mil,904.795mil) on Bottom Overlay Silk Text to Silk Clearance [4.568mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (1653.444mil,874.726mil) on Bottom Overlay And Track (1613.879mil,897.236mil)(1713.879mil,897.236mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.957mil < 10mil) Between Text "C14" (1653.444mil,874.726mil) on Bottom Overlay And Track (1613.879mil,944.795mil)(1613.879mil,952.354mil) on Bottom Overlay Silk Text to Silk Clearance [5.957mil]
   Violation between Silk To Silk Clearance Constraint: (9.696mil < 10mil) Between Text "C14" (1653.444mil,874.726mil) on Bottom Overlay And Track (1613.879mil,952.354mil)(1713.879mil,952.354mil) on Bottom Overlay Silk Text to Silk Clearance [9.696mil]
   Violation between Silk To Silk Clearance Constraint: (2.482mil < 10mil) Between Text "C14" (1653.444mil,874.726mil) on Bottom Overlay And Track (1663.879mil,897.236mil)(1663.879mil,952.354mil) on Bottom Overlay Silk Text to Silk Clearance [2.482mil]
   Violation between Silk To Silk Clearance Constraint: (0.486mil < 10mil) Between Text "C15" (1655.376mil,654.795mil) on Bottom Overlay And Text "R22" (1825.81mil,644.795mil) on Bottom Overlay Silk Text to Silk Clearance [0.486mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (1655.376mil,654.795mil) on Bottom Overlay And Text "R9" (1548.342mil,684.726mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.513mil < 10mil) Between Text "C15" (1655.376mil,654.795mil) on Bottom Overlay And Track (1613.879mil,677.166mil)(1613.879mil,684.726mil) on Bottom Overlay Silk Text to Silk Clearance [4.513mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (1655.376mil,654.795mil) on Bottom Overlay And Track (1613.879mil,677.166mil)(1713.879mil,677.166mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.219mil < 10mil) Between Text "C15" (1655.376mil,654.795mil) on Bottom Overlay And Track (1613.879mil,724.726mil)(1613.879mil,732.285mil) on Bottom Overlay Silk Text to Silk Clearance [7.219mil]
   Violation between Silk To Silk Clearance Constraint: (9.556mil < 10mil) Between Text "C15" (1655.376mil,654.795mil) on Bottom Overlay And Track (1613.879mil,732.285mil)(1713.879mil,732.285mil) on Bottom Overlay Silk Text to Silk Clearance [9.556mil]
   Violation between Silk To Silk Clearance Constraint: (0.55mil < 10mil) Between Text "C15" (1655.376mil,654.795mil) on Bottom Overlay And Track (1663.879mil,677.166mil)(1663.879mil,732.285mil) on Bottom Overlay Silk Text to Silk Clearance [0.55mil]
   Violation between Silk To Silk Clearance Constraint: (9.488mil < 10mil) Between Text "C25" (4930mil,7875mil) on Top Overlay And Track (4905mil,7910mil)(4912.559mil,7910mil) on Top Overlay Silk Text to Silk Clearance [9.488mil]
   Violation between Silk To Silk Clearance Constraint: (9.488mil < 10mil) Between Text "C25" (4930mil,7875mil) on Top Overlay And Track (4912.559mil,7810mil)(4912.559mil,7910mil) on Top Overlay Silk Text to Silk Clearance [9.488mil]
   Violation between Silk To Silk Clearance Constraint: (9.488mil < 10mil) Between Text "C25" (4930mil,7875mil) on Top Overlay And Track (4940mil,7850mil)(4940mil,7857.559mil) on Top Overlay Silk Text to Silk Clearance [9.488mil]
   Violation between Silk To Silk Clearance Constraint: (9.488mil < 10mil) Between Text "C25" (4930mil,7875mil) on Top Overlay And Track (4940mil,7857.559mil)(5040mil,7857.559mil) on Top Overlay Silk Text to Silk Clearance [9.488mil]
   Violation between Silk To Silk Clearance Constraint: (9.488mil < 10mil) Between Text "C25" (4930mil,7875mil) on Top Overlay And Track (4990mil,7802.441mil)(4990mil,7857.559mil) on Top Overlay Silk Text to Silk Clearance [9.488mil]
   Violation between Silk To Silk Clearance Constraint: (9.488mil < 10mil) Between Text "C30" (3513.425mil,1109.842mil) on Top Overlay And Track (3488.425mil,1144.842mil)(3495.984mil,1144.842mil) on Top Overlay Silk Text to Silk Clearance [9.488mil]
   Violation between Silk To Silk Clearance Constraint: (9.488mil < 10mil) Between Text "C30" (3513.425mil,1109.842mil) on Top Overlay And Track (3495.984mil,1044.842mil)(3495.984mil,1144.842mil) on Top Overlay Silk Text to Silk Clearance [9.488mil]
   Violation between Silk To Silk Clearance Constraint: (9.488mil < 10mil) Between Text "C30" (3513.425mil,1109.842mil) on Top Overlay And Track (3523.425mil,1084.842mil)(3523.425mil,1092.402mil) on Top Overlay Silk Text to Silk Clearance [9.488mil]
   Violation between Silk To Silk Clearance Constraint: (9.488mil < 10mil) Between Text "C30" (3513.425mil,1109.842mil) on Top Overlay And Track (3523.425mil,1092.402mil)(3623.425mil,1092.402mil) on Top Overlay Silk Text to Silk Clearance [9.488mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (1543.879mil,1339.874mil) on Top Overlay And Track (1616.006mil,1388.496mil)(1616.006mil,1510.543mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (1543.879mil,1339.874mil) on Top Overlay And Track (1616.006mil,1388.496mil)(1706.557mil,1388.496mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.79mil < 10mil) Between Text "IC2" (1543.879mil,1339.874mil) on Top Overlay And Track (1706.557mil,1388.496mil)(1706.557mil,1510.543mil) on Top Overlay Silk Text to Silk Clearance [3.79mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC6" (1545.514mil,459.875mil) on Top Overlay And Text "TEST25" (1220mil,400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC7" (1545.514mil,239.875mil) on Top Overlay And Text "TEST26" (1220mil,180mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.62mil < 10mil) Between Text "IC7" (1545.514mil,239.875mil) on Top Overlay And Text "TEST47" (1200mil,220mil) on Top Overlay Silk Text to Silk Clearance [5.62mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC8" (1634.529mil,2019.874mil) on Top Overlay And Text "TEST19" (1309.016mil,1960mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (1600.258mil,464.795mil) on Bottom Overlay And Track (1602.738mil,514.405mil)(1602.738mil,624.641mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (1600.258mil,464.795mil) on Bottom Overlay And Track (1602.738mil,514.405mil)(1614.549mil,514.405mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.6mil < 10mil) Between Text "R10" (1600.258mil,464.795mil) on Bottom Overlay And Track (1615.81mil,457.236mil)(1615.81mil,464.795mil) on Bottom Overlay Silk Text to Silk Clearance [7.6mil]
   Violation between Silk To Silk Clearance Constraint: (9.339mil < 10mil) Between Text "R10" (1600.258mil,464.795mil) on Bottom Overlay And Track (1615.81mil,457.236mil)(1715.81mil,457.236mil) on Bottom Overlay Silk Text to Silk Clearance [9.339mil]
   Violation between Silk To Silk Clearance Constraint: (7.6mil < 10mil) Between Text "R10" (1600.258mil,464.795mil) on Bottom Overlay And Track (1615.81mil,504.795mil)(1615.81mil,512.354mil) on Bottom Overlay Silk Text to Silk Clearance [7.6mil]
   Violation between Silk To Silk Clearance Constraint: (7.6mil < 10mil) Between Text "R10" (1600.258mil,464.795mil) on Bottom Overlay And Track (1615.81mil,512.354mil)(1715.81mil,512.354mil) on Bottom Overlay Silk Text to Silk Clearance [7.6mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21" (1803.885mil,864.726mil) on Bottom Overlay And Track (1613.879mil,897.236mil)(1713.879mil,897.236mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.096mil < 10mil) Between Text "R21" (1803.885mil,864.726mil) on Bottom Overlay And Track (1663.879mil,897.236mil)(1663.879mil,952.354mil) on Bottom Overlay Silk Text to Silk Clearance [2.096mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21" (1803.885mil,864.726mil) on Bottom Overlay And Track (1713.879mil,897.236mil)(1713.879mil,904.795mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22" (1825.81mil,644.795mil) on Bottom Overlay And Track (1613.879mil,677.166mil)(1713.879mil,677.166mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22" (1825.81mil,644.795mil) on Bottom Overlay And Track (1663.879mil,677.166mil)(1663.879mil,732.285mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.011mil < 10mil) Between Text "R22" (1825.81mil,644.795mil) on Bottom Overlay And Track (1713.879mil,677.166mil)(1713.879mil,684.726mil) on Bottom Overlay Silk Text to Silk Clearance [4.011mil]
   Violation between Silk To Silk Clearance Constraint: (9.574mil < 10mil) Between Text "R25" (5185mil,5720mil) on Top Overlay And Track (5112.913mil,5784.37mil)(5168.032mil,5784.37mil) on Top Overlay Silk Text to Silk Clearance [9.574mil]
   Violation between Silk To Silk Clearance Constraint: (9.016mil < 10mil) Between Text "R25" (5185mil,5720mil) on Top Overlay And Track (5160.472mil,5734.37mil)(5168.032mil,5734.37mil) on Top Overlay Silk Text to Silk Clearance [9.016mil]
   Violation between Silk To Silk Clearance Constraint: (9.016mil < 10mil) Between Text "R25" (5185mil,5720mil) on Top Overlay And Track (5168.032mil,5734.37mil)(5168.032mil,5834.37mil) on Top Overlay Silk Text to Silk Clearance [9.016mil]
   Violation between Silk To Silk Clearance Constraint: (0.138mil < 10mil) Between Text "R5" (735.471mil,3183.424mil) on Bottom Overlay And Track (660.038mil,3251.495mil)(660.038mil,3385.354mil) on Bottom Overlay Silk Text to Silk Clearance [0.138mil]
   Violation between Silk To Silk Clearance Constraint: (0.138mil < 10mil) Between Text "R5" (735.471mil,3183.424mil) on Bottom Overlay And Track (660.038mil,3251.495mil)(667.912mil,3251.495mil) on Bottom Overlay Silk Text to Silk Clearance [0.138mil]
   Violation between Silk To Silk Clearance Constraint: (0.138mil < 10mil) Between Text "R5" (735.471mil,3183.424mil) on Bottom Overlay And Track (723.03mil,3251.495mil)(730.904mil,3251.495mil) on Bottom Overlay Silk Text to Silk Clearance [0.138mil]
   Violation between Silk To Silk Clearance Constraint: (0.138mil < 10mil) Between Text "R5" (735.471mil,3183.424mil) on Bottom Overlay And Track (730.904mil,3251.495mil)(730.904mil,3385.354mil) on Bottom Overlay Silk Text to Silk Clearance [0.138mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST25" (1220mil,400mil) on Top Overlay And Text "TEST46" (1200.297mil,438.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST26" (1220mil,180mil) on Top Overlay And Text "TEST47" (1200mil,220mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.626mil < 10mil) Between Text "TEST39" (2713.425mil,883.228mil) on Top Overlay And Text "TEST51" (2998.425mil,954.842mil) on Top Overlay Silk Text to Silk Clearance [2.626mil]
   Violation between Silk To Silk Clearance Constraint: (7.913mil < 10mil) Between Text "TEST51" (2998.425mil,954.842mil) on Top Overlay And Track (3218.425mil,938.976mil)(3318.425mil,938.976mil) on Top Overlay Silk Text to Silk Clearance [7.913mil]
   Violation between Silk To Silk Clearance Constraint: (7.914mil < 10mil) Between Text "TEST51" (2998.425mil,954.842mil) on Top Overlay And Track (3268.425mil,883.858mil)(3268.425mil,938.976mil) on Top Overlay Silk Text to Silk Clearance [7.914mil]
   Violation between Silk To Silk Clearance Constraint: (7.914mil < 10mil) Between Text "TEST51" (2998.425mil,954.842mil) on Top Overlay And Track (3318.425mil,931.417mil)(3318.425mil,938.976mil) on Top Overlay Silk Text to Silk Clearance [7.914mil]
   Violation between Silk To Silk Clearance Constraint: (7.913mil < 10mil) Between Text "TEST52" (4415mil,7720mil) on Top Overlay And Track (4635mil,7704.134mil)(4735mil,7704.134mil) on Top Overlay Silk Text to Silk Clearance [7.913mil]
   Violation between Silk To Silk Clearance Constraint: (7.914mil < 10mil) Between Text "TEST52" (4415mil,7720mil) on Top Overlay And Track (4685mil,7649.016mil)(4685mil,7704.134mil) on Top Overlay Silk Text to Silk Clearance [7.914mil]
   Violation between Silk To Silk Clearance Constraint: (7.913mil < 10mil) Between Text "TEST52" (4415mil,7720mil) on Top Overlay And Track (4735mil,7696.575mil)(4735mil,7704.134mil) on Top Overlay Silk Text to Silk Clearance [7.913mil]
Rule Violations :61

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room U_ThermoAmp2 (Bounding Region = (7630mil, 10660mil, 9165mil, 11315mil) (InComponentClass('U_ThermoAmp2'))
Rule Violations :0

Processing Rule : Room U_ThermoAmp1 (Bounding Region = (6213.425mil, 3894.843mil, 7748.425mil, 4549.842mil) (InComponentClass('U_ThermoAmp1'))
Rule Violations :0

Processing Rule : Room SG_Amp1 (Bounding Region = (4765mil, 5070mil, 5810mil, 5286.575mil) (InComponentClass('SG_Amp1'))
Rule Violations :0

Processing Rule : Room U_USB (Bounding Region = (3275mil, 10520mil, 6030mil, 11850mil) (InComponentClass('U_USB'))
Rule Violations :0

Processing Rule : Room U_CAN_Tranceiver (Bounding Region = (8055.471mil, 8863.425mil, 9125.471mil, 9493.425mil) (InComponentClass('U_CAN_Tranceiver'))
Rule Violations :0

Processing Rule : Room U_36Pin_SuperSeal_Conn (Bounding Region = (2495.748mil, 3723.071mil, 4475.748mil, 5628.071mil) (InComponentClass('U_36Pin_SuperSeal_Conn'))
Rule Violations :0

Processing Rule : Room U_SG_Power_Supplies (Bounding Region = (9977.6mil, 3833.583mil, 12682.6mil, 5073.583mil) (InComponentClass('U_SG_Power_Supplies'))
Rule Violations :0

Processing Rule : Room U_MCU_MKE185F512VLH16 (Bounding Region = (9850mil, 7833.425mil, 11720mil, 8840mil) (InComponentClass('U_MCU_MKE185F512VLH16'))
Rule Violations :0

Processing Rule : Room SG_Amp8 (Bounding Region = (4675.985mil, 3290mil, 5720.985mil, 3506.575mil) (InComponentClass('SG_Amp8'))
Rule Violations :0

Processing Rule : Room SG_Amp7 (Bounding Region = (4675.985mil, 3510mil, 5720.985mil, 3726.575mil) (InComponentClass('SG_Amp7'))
Rule Violations :0

Processing Rule : Room SG_CAN_System (Bounding Region = (6472.126mil, 3357.519mil, 7262.126mil, 3847.519mil) (InComponentClass('SG_CAN_System'))
Rule Violations :0

Processing Rule : Room U_RVP_OVP_LC (Bounding Region = (3360.944mil, 6093.425mil, 4305.944mil, 7373.425mil) (InComponentClass('U_RVP_OVP_LC'))
Rule Violations :0

Processing Rule : Room SG_Amp6 (Bounding Region = (4676.281mil, 3728.22mil, 5721.281mil, 3944.795mil) (InComponentClass('SG_Amp6'))
Rule Violations :0

Processing Rule : Room SG_Amp3 (Bounding Region = (4674.35mil, 4390mil, 5719.35mil, 4606.575mil) (InComponentClass('SG_Amp3'))
Rule Violations :0

Processing Rule : Room SG_Amp2 (Bounding Region = (4676.281mil, 4608.22mil, 5721.281mil, 4824.795mil) (InComponentClass('SG_Amp2'))
Rule Violations :0

Processing Rule : Room SG_Amp5 (Bounding Region = (4674.35mil, 3948.15mil, 5719.35mil, 4164.725mil) (InComponentClass('SG_Amp5'))
Rule Violations :0

Processing Rule : Room SG_Amp4 (Bounding Region = (4674.35mil, 4168.22mil, 5719.35mil, 4384.795mil) (InComponentClass('SG_Amp4'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00