# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb adder_subtractor_with_control_with_start adder_subtractor_with_start.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb adder_subtractor_with_control_with_start adder_subtractor_with_start.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb adder_subtractor_with_control_with_start adder_subtractor_with_start.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb adder_subtractor_with_control_with_start adder_subtractor_with_start.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2505 8x8_adder_with_start.v : (1, 25): Duplicate identifier: EightxEight_Adder
# Error: VCP2562 8x8_adder_with_start.v : (2, 1): Redeclaration of port clk.
# Error: VCP2505 8x8_adder_with_start.v : (2, 1): Duplicate identifier: clk
# Error: VCP2505 8x8_adder_with_start.v : (3, 18): Duplicate identifier: NI
# Error: VCP2562 8x8_adder_with_start.v : (4, 1): Redeclaration of port inputs.
# Error: VCP2505 8x8_adder_with_start.v : (4, 1): Duplicate identifier: inputs
# Error: VCP2562 8x8_adder_with_start.v : (5, 1): Redeclaration of port summation.
# Error: VCP2505 8x8_adder_with_start.v : (5, 1): Duplicate identifier: summation
# Error: VCP2505 8x8_adder_with_start.v : (11, 26): Duplicate identifier: zero_one_sum
# Error: VCP2505 8x8_adder_with_start.v : (12, 27): Duplicate identifier: two_three_sum
# Error: VCP2505 8x8_adder_with_start.v : (13, 27): Duplicate identifier: four_five_sum
# Error: VCP2505 8x8_adder_with_start.v : (14, 26): Duplicate identifier: six_seven_sum
# Error: VCP2505 8x8_adder_with_start.v : (15, 30): Duplicate identifier: zero_to_three_sum
# Error: VCP2505 8x8_adder_with_start.v : (16, 31): Duplicate identifier: four_to_seven_sum
# Error: VCP2505 8x8_adder_with_start.v : (30, 133): Duplicate identifier: zero_one_adder
# Error: VCP2505 8x8_adder_with_start.v : (31, 137): Duplicate identifier: two_three_adder
# Error: VCP2505 8x8_adder_with_start.v : (33, 141): Duplicate identifier: four_five_adder
# Error: VCP2505 8x8_adder_with_start.v : (34, 141): Duplicate identifier: six_seven_adder
# Error: VCP2505 8x8_adder_with_start.v : (37, 156): Duplicate identifier: zero_to_three_adder
# Error: VCP2505 8x8_adder_with_start.v : (38, 158): Duplicate identifier: four_to_seven_adder
# Error: VCP2505 8x8_adder_with_start.v : (40, 146): Duplicate identifier: zero_to_six_adder
# Compile failure 21 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8x8_adder_with_start.v : (30, 1): Implicit net declaration, symbol ExE_Start has not been declared in module EightxEight_Adder_with_start.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb adder_subtractor_with_control_with_start EightxEight_Adder_with_start.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb adder_subtractor_with_control_with_start EightxEight_Adder_with_start.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8x8_adder_with_start.v : (30, 1): Implicit net declaration, symbol ExE_Start has not been declared in module EightxEight_Adder_with_start.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.1 [s]
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12482 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:05 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11}
# 25 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_Start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish}
# 18 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:07 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_Start not found.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:08 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:09 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish}
# 17 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Radd}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Rsub}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/op}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/ce}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/finish}
# 17 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:15 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Radd' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Rsub' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/op' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/ce' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/finish' has already been traced
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:15 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Radd' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Rsub' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/op' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/ce' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/finish' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:32 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Radd' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Rsub' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/op' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/ce' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/finish' has already been traced
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish}
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# 0 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Radd}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Rsub}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/op}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/ce}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/finish}
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/pip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Radd' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/Rsub' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/modified_result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/op' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/ce' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/finish' has already been traced
# 0 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/A_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/B_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/pip1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/pip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/Radd}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/Rsub}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/modified_A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/modified_B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/modified_result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/op}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/ce}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_adder/finish}
# 17 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/A_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/B_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/pip1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/pip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/Radd}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/Rsub}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/modified_A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/modified_B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/modified_result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/op}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/ce}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_adder/finish}
# 17 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/A_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/B_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/pip1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/pip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/Radd}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/Rsub}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/modified_A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/modified_B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/modified_result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/op}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/ce}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_adder/finish}
# 17 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:41 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11}
# 25 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish}
# 17 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (43): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.1 [s]
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:49 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  02:51 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/previous_value}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Radd}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Rsub}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/op}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/ce}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/outsider15}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/controlled_adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/iteration_reinitialization}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/finish}
# 21 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12478 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:01 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/previous_value}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Radd}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Rsub}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/op}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/ce}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/outsider15}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/controlled_adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/iteration_reinitialization}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/finish}
# 21 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (45): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (45): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12486 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:11 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/previous_value' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Radd' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Rsub' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/op' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/ce' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/iteration_reinitialization' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/finish' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12486 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:12 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish}
# 17 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/previous_value}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Radd}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Rsub}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/op}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/ce}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/outsider15}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/controlled_adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/iteration_reinitialization}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/finish}
# 21 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12486 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:14 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/previous_value' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Radd' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Rsub' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/op' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/ce' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/iteration_reinitialization' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/finish' has already been traced
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12486 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:14 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish}
# 27 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B_no_neg_zero}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/previous_value}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Radd}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Rsub}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/result}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/op}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/ce}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/outsider15}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/controlled_adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/iteration_reinitialization}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/finish}
# 21 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (45): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (45): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6518 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12486 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173850 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:20 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B_no_neg_zero' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/previous_value' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/pip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Radd' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/Rsub' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/modified_result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/B' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/result' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/op' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/ce' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/iteration_reinitialization' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (44, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (45): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (45): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (59): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.8 [s]
# SLP: Finished : 2.0 [s]
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12490 (98.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 2.2 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173851 kB (elbread=1030 elab2=172489 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:27 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish}
# 27 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2505 8_organizer_with_control_row.v : (42, 30): Duplicate identifier: final_adder_finish_dash
# Error: VCP2000 adder_subtractor_with_control_with_start.v : (39, 25): Syntax error. Unexpected token: <=[O_LESSEQU]. Expected tokens: '=' , '[' , ')' , ',' , ';'.
# Error: VCP2565 adder_subtractor_with_control_with_start.v : (25, 1): Undefined direction of external port finish_dash.
# Error: VCP2567 adder_subtractor_with_control_with_start.v : (25, 1): Undefined direction of internal port finish_dash.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 adder_subtractor_with_control_with_start.v : (39, 25): Syntax error. Unexpected token: <=[O_LESSEQU]. Expected tokens: '=' , '[' , ')' , ',' , ';'.
# Error: VCP2565 adder_subtractor_with_control_with_start.v : (25, 1): Undefined direction of external port finish_dash.
# Error: VCP2567 adder_subtractor_with_control_with_start.v : (25, 1): Undefined direction of internal port finish_dash.
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (45, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (46): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (46): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.4 [s]
# SLP: Finished : 1.6 [s]
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12498 (98.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173852 kB (elbread=1030 elab2=172490 kernel=332 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:32 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (45, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (46): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (46): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12498 (98.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173852 kB (elbread=1030 elab2=172490 kernel=332 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:36 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12498 (98.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173852 kB (elbread=1030 elab2=172490 kernel=332 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:37 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash}
# 18 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (45, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 8_organizer_with_control_row.v : (58, 32): Undeclared identifier: ExE_finsh_dash.
# Compile failure 1 Errors 6 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (45, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (46): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (46): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.3 [s]
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12498 (98.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173852 kB (elbread=1030 elab2=172490 kernel=332 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:39 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol outsider6 has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 8_organizer_with_control_row.v : (35, 1): Implicit net declaration, symbol outsider15 has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12462 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:41 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider5 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider7 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider8 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider9 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider10 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider11 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider13 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider14 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider12 not found.
run
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12462 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172488 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:41 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
run
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 8_organizer_with_control_row.v : (35, 1): Implicit net declaration, symbol outsider15 has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.1 [s]
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12466 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:43 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider6 not found.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: XxxxxxxxXxxxxxxx4a1dfd55XxxxxxxxXxxxxxxxXxxxxxxx4a1f9b3dXxxxxxxx
# KERNEL: XxxxxxxxXxxxxxxx4a213b25XxxxxxxxXxxxxxxx4a8a1512XxxxxxxxXxxxxxxx
# KERNEL: XxxxxxxxXxxxxxxxXxxxxxxxXxxxxxxxXxxxxxxx4a793b3d4a2789c9Xxxxxxxx
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.1 [s]
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12462 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.2 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:45 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider15 not found.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 adder_subtractor_with_control_with_start.v : (63, 44): Undeclared identifier: outsider15.
# Compile failure 1 Errors 6 Warnings  Analysis time: 1[s].
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
run
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12458 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  03:47 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_one' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/mux_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/first_time' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/second_pre_last_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/controlled_adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12458 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  04:21 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider11}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider15}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0}
# 38 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12458 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  04:29 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0' has already been traced
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider11 not found.
# Warning: WAVEFORM: Signal /tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider15 not found.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12458 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  04:33 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ExE_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/final_adder_finish_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0}
# 38 signal(s) traced.
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash}
# 20 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.1 [s]
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12458 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  04:54 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/final_adder_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
run
# KERNEL: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000
# KERNEL: 0000000000000000000000000000000000000000000000000000000000000000
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12458 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  04:56 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/final_adder_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
run
# KERNEL: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000
# KERNEL: 491447ec498b4f0000000000498c14904915dc6c498c9ac80000000049d0aa6a
# KERNEL: 491772ec49d193120000000049d2bc7249190b6c49d1931200000000498edc8c
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (66): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12458 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173849 kB (elbread=1030 elab2=172487 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  04:57 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/final_adder_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v $dsn/src/check_signs.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (70): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (70): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (70): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (70): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12462 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173850 kB (elbread=1030 elab2=172489 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  05:24 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/final_adder_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start_dash_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/two_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_five_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/six_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_to_three_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/four_to_seven_sum' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_first_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_second_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/finish_third_two_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/summation' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/ExE_finish_dash' has already been traced
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12462 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173850 kB (elbread=1030 elab2=172489 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  05:24 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/oring_mask}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ExE_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/final_adder_finish_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0}
# 39 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v $dsn/src/check_signs.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (69): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (69): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (69): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (69): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.1 [s]
# SLP: 0 primitives and 6522 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12458 (98.35%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.2 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173852 kB (elbread=1030 elab2=172491 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  05:26 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/oring_mask' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/final_adder_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v $dsn/src/check_signs.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 0[s].
# done
endsim
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb_row_by_vector
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6554 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12466 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173859 kB (elbread=1030 elab2=172497 kernel=332 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  05:53 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/anding_mask}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/I_am_ready}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ExE_finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/final_adder_finish_dash}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input}
# add wave -noreg {/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0}
# 40 signal(s) traced.
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v $dsn/src/check_signs.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (53, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (71, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12466 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173855 kB (elbread=1030 elab2=172493 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  06:01 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/anding_mask' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/I_am_ready' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider3' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider4' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider5' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ExE_finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/final_adder_finish_dash' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/clk' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/dot_product_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/finish' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/prepare_my_new_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare0' has already been traced
run
# KERNEL: 4a65ab914a66ae214a67b9514a68bcb14a69c8b14a6acce14a6bd9b14a6a3d13
# KERNEL: 4a9760084aa543f54a1dfd554aa60eb04a98d7744aa6d9674a1f9b3d4ab8775e
# KERNEL: 4a9a50a04ab95b7a4a213b254aba40984a9bcb8c4a8a15124aaa41714aab034c
# KERNEL: 4aabc7df4aac8a524aad4f7d4aae12884aaed84b4a793b3d4a2789c94aafe6f8
# RUNTIME: RUNTIME_0068 tb_row_by_vector.v (103): $finish called.
# KERNEL: Time: 2685 ns,  Iteration: 0,  Instance: /tb_row_by_vector,  Process: @INITIAL#74_0@.
# KERNEL: stopped at time: 2685 ns
alog -O2 -sve  -work Real_Design $dsn/src/vectorxvector.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/fp_div.v $dsn/src/a_s.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/memory_tb.v $dsn/src/adder_subtractor.v $dsn/src/vxc_add_8_delay.v $dsn/src/row_by_vector_module.v $dsn/src/matrix_by_vector_v3.v $dsn/src/fpaddsub_8_23_uid2_rightshifter.v $dsn/src/2x1_mux.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/8_dot_product.v $dsn/src/memp.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/decoder.v "$dsn/src/8_dot_product _with_control.v" $dsn/src/tb_row_by_vector.v $dsn/src/parameters_mem.v $dsn/src/p_emap_16.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/8_organizer_with_control.v $dsn/src/vectorxvector_mxv.v $dsn/src/8x8_adder.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/lzcshifter_28_to_28_counting_32_uid15.v $dsn/src/ap_total_mem.v $dsn/src/8_organizer.v "$dsn/src/8_dot_product _with_control_row.v" $dsn/src/n_to_2n_demux.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/fpaddsub_8_23_uid2.v $dsn/src/control_unit.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/div_nr_wsticky.v $dsn/src/8_organizer_with_control_row.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8x8_adder_with_start.v $dsn/src/check_signs.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (55, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (55, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 alu.v : (112, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 tb_row_by_vector.v : (72, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb_row_by_vector.v : (72, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module tb_row_by_vector.
# Info: VCP2876 tb.v : (16, 1): Implicit net declaration, symbol reset_cluster has not been declared in module tb.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryA_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_output has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol memoryP_input has not been declared in module top_module.
# Info: VCP2876 top_module.v : (77, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (80, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (97, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Info: VCP2876 8_organizer_with_control_row.v : (34, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Warning: VCP2597 memory_tb.v : (19, 1): Some unconnected ports remain at instance: P_E. Module P_Emap_8 has unconnected  port(s) : you_can_read, I_am_ready.
# Warning: VCP2597 alu.v : (111, 1): Some unconnected ports remain at instance: mXv1. Module matrix_by_vector_v3_with_control has unconnected  port(s) : total_with_additional_A, memories_pre_preprocess, you_can_read, I_am_ready.
# Warning: VCP2597 top_module.v : (76, 1): Some unconnected ports remain at instance: alu. Module main_alu has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (79, 1): Some unconnected ports remain at instance: CU. Module control_unit has unconnected  port(s) : vXv1_finish, finish_all.
# Warning: VCP2597 top_module.v : (87, 1): Some unconnected ports remain at instance: P_Emap_mem. Module P_Emap_8 has unconnected  port(s) : you_can_read, I_am_ready.
# Warning: VCP2597 top_module.v : (103, 1): Some unconnected ports remain at instance: matA. Module memA has unconnected  port(s) : read_preprocess, no_of_multiples, I_am_ready.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# $root top modules: vectorXvector memory_tb matrix_by_vector_v3 memP tb_row_by_vector P_Emap_16 vectorXvector_mXv tb.
# Compile success 0 Errors 6 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'IntAdder_42_f300_uid15' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IntAdder_27_f180_uid7' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_organizer_with_control_row.v (35): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product _with_control_row.v (71): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_start.v (55): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/A1/zero_one_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (32) does not match the length of port 'R' (34) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Warning: adder_subtractor_with_control_with_start.v (60): Length of connection (34) does not match the length of port 'X' (32) on instance '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder/A3'.
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 6526 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 12477 (98.38%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 173858 kB (elbread=1030 elab2=172496 kernel=331 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\Real_Design\src\wave.asdb
#  06:14 ã, 22 íæäíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb_row_by_vector (tb_row_by_vector)
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/repetition_times' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/initialization_counter' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/ii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/iiiii' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_prepare2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/fake_reset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/delayed_no_of_multiples' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/anding_mask' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider_read_now' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/outsider1' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/I_am_ready' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_input' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/save' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_tree_start' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/package_by_package' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/multipliers_output_vector' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/adder_output' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_four_inputs' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/demux_select' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/flip2' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/first_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/second_row_four_elements_subset' has already been traced
# KERNEL: Signal '/tb_row_by_vector/mXv1_dash/instantiate_ROW_BY_V