#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  9 09:33:09 2018
# Process ID: 2072
# Current directory: C:/Users/Derek/Desktop/Vivado/TLC_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19920 C:\Users\Derek\Desktop\Vivado\TLC_Project\TLC_Project.xpr
# Log file: C:/Users/Derek/Desktop/Vivado/TLC_Project/vivado.log
# Journal file: C:/Users/Derek/Desktop/Vivado/TLC_Project\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Derek/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Derek/Desktop/Vivado/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/derek/desktop/vivado/ip_repo/TLC5955_SINGLE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Derek/Desktop/Vivado/ip_repo/DisplayDriver_SINGLE_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Derek/Desktop/Vivado/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 871.758 ; gain = 189.203
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:DisplayDriver_SINGLE:1.0 - DisplayDriver_SINGLE_0
Adding cell -- xilinx.com:user:top:1.0 - top_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 998.109 ; gain = 101.449
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  9 09:38:15 2018...
