/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_55z = celloutsig_0_4z ? celloutsig_0_17z : celloutsig_0_4z;
  assign celloutsig_1_5z = celloutsig_1_1z ? celloutsig_1_1z : in_data[164];
  assign celloutsig_0_17z = celloutsig_0_6z ? celloutsig_0_9z : celloutsig_0_5z[1];
  assign celloutsig_0_23z = celloutsig_0_7z ? celloutsig_0_0z : celloutsig_0_5z[2];
  assign celloutsig_1_7z = !(celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_0_1z = !(in_data[65] ? in_data[75] : in_data[76]);
  assign celloutsig_0_0z = in_data[10] ^ in_data[73];
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z } >= { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_14z = { in_data[80], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z } >= { in_data[40:39], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_10z[7:0], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_12z } >= { celloutsig_0_13z[3:2], celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_1_4z = ! { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = ! { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[106:101] < { in_data[104:102], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_35z = { celloutsig_0_27z[2], celloutsig_0_27z, celloutsig_0_1z } * { celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z } * { in_data[170:164], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_13z = in_data[39:36] * { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_21z } * celloutsig_0_5z[2:0];
  assign celloutsig_0_10z = - { in_data[93:78], celloutsig_0_2z };
  assign celloutsig_0_4z = in_data[68:60] !== { in_data[10:5], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[142:129], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } !== in_data[145:129];
  assign celloutsig_0_6z = celloutsig_0_5z !== { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[86:74], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } !== { in_data[73:61], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_12z = { in_data[18], celloutsig_0_0z, celloutsig_0_2z } !== { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_16z = { in_data[48:45], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_2z } !== celloutsig_0_10z[16:1];
  assign celloutsig_0_19z = { celloutsig_0_13z[3:2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z } !== { celloutsig_0_10z[5:1], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_17z } !== { celloutsig_0_18z[1], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_7z = & { celloutsig_0_3z, in_data[92:86], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[172] & in_data[121];
  assign celloutsig_1_6z = celloutsig_1_2z & celloutsig_1_3z;
  assign celloutsig_1_19z = celloutsig_1_3z & celloutsig_1_0z;
  assign celloutsig_0_3z = | { celloutsig_0_2z, in_data[15:13] };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[149] };
  assign celloutsig_0_15z = | { celloutsig_0_2z, in_data[56:55] };
  assign celloutsig_0_21z = | { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, in_data[15:13] };
  assign celloutsig_0_25z = | { celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, in_data[15:13] };
  assign celloutsig_0_56z = ~^ { celloutsig_0_35z[4:1], celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_55z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_10z[6], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[79:77], celloutsig_0_3z } >> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_10z[7:1], celloutsig_1_2z } >> { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = in_data[140:135] >>> { in_data[133:131], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = ~((celloutsig_0_6z & in_data[87]) | celloutsig_0_0z);
  assign celloutsig_0_20z = ~((celloutsig_0_13z[2] & celloutsig_0_9z) | celloutsig_0_1z);
  assign celloutsig_0_22z = ~((celloutsig_0_6z & celloutsig_0_4z) | celloutsig_0_8z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[80]) | celloutsig_0_1z);
  assign celloutsig_0_26z = ~((celloutsig_0_8z & celloutsig_0_18z[2]) | celloutsig_0_10z[14]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_5z[0], celloutsig_0_17z, celloutsig_0_15z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
