// Seed: 1516340651
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    output tri1 id_5,
    output tri1 id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    output wand id_11,
    input tri0 id_12,
    output tri0 id_13,
    input wand id_14,
    input wand id_15,
    input supply0 id_16,
    output wor id_17
);
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output tri0 id_2,
    output wand id_3,
    input wand id_4,
    output wire id_5,
    input tri id_6,
    output uwire id_7,
    output supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11
);
  assign id_11 = id_1 <= 1 ? 1 : id_6;
  module_0(
      id_10,
      id_0,
      id_9,
      id_1,
      id_0,
      id_5,
      id_5,
      id_9,
      id_1,
      id_1,
      id_9,
      id_0,
      id_1,
      id_7,
      id_10,
      id_9,
      id_6,
      id_8
  );
endmodule
