// Seed: 2283419003
module module_0 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(posedge 1'h0) id_2)
  else $display(1'b0);
  assign module_2.type_1 = 0;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    output tri1 id_0
    , id_4,
    output tri1 id_1,
    output supply0 id_2
);
  wire id_5;
  module_0 modCall_1 (id_4);
endmodule
