Analysis & Synthesis report for uart
Wed Nov 17 22:34:29 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |uart|cu:CU|Ps
 12. State Machine - |uart|cu:CU|ps
 13. State Machine - |uart|dp:DP|FIR:inst1|ctrlUnit:cu|ps
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated
 20. Parameter Settings for User Entity Instance: dp:DP
 21. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1
 22. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp
 23. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|register:regis
 24. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|adder:ad
 25. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|register:mulReg
 26. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|multiplier:mult
 27. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem
 28. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem
 29. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|counter:cnt
 30. Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|ctrlUnit:cu
 31. Parameter Settings for User Entity Instance: dp:DP|async_receiver:inst2
 32. Parameter Settings for User Entity Instance: dp:DP|async_receiver:inst2|BaudTickGen:tickgen
 33. Parameter Settings for User Entity Instance: dp:DP|async_transmitter:inst3
 34. Parameter Settings for User Entity Instance: dp:DP|async_transmitter:inst3|BaudTickGen:tickgen
 35. Parameter Settings for User Entity Instance: pll:pl|altpll:altpll_component
 36. Parameter Settings for Inferred Entity Instance: dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0
 37. Parameter Settings for Inferred Entity Instance: dp:DP|FIR:inst1|datapath:dp|multiplier:mult|lpm_mult:Mult0
 38. altpll Parameter Settings by Entity Instance
 39. altsyncram Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "dp:DP|async_receiver:inst2|BaudTickGen:tickgen"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 17 22:34:29 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; uart                                            ;
; Top-level Entity Name              ; uart                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,901                                           ;
;     Total combinational functions  ; 807                                             ;
;     Dedicated logic registers      ; 1,219                                           ;
; Total registers                    ; 1219                                            ;
; Total pins                         ; 5                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; uart               ; uart               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+-----------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                               ; Library ;
+-----------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; ../coeffs.txt                           ; yes             ; User File                                             ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/coeffs.txt                                      ;         ;
; ../T_reg.v                              ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/T_reg.v                                         ;         ;
; ../R_reg.v                              ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/R_reg.v                                         ;         ;
; ../uart.v                               ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/uart.v                                          ;         ;
; ../register.v                           ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/register.v                                      ;         ;
; ../multiplier.v                         ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/multiplier.v                                    ;         ;
; ../inputsMem.v                          ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/inputsMem.v                                     ;         ;
; ../FIR.v                                ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/FIR.v                                           ;         ;
; ../dp.v                                 ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/dp.v                                            ;         ;
; ../datapath.v                           ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/datapath.v                                      ;         ;
; ../cu.v                                 ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/cu.v                                            ;         ;
; ../ctrlUnit.v                           ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/ctrlUnit.v                                      ;         ;
; ../counter.v                            ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/counter.v                                       ;         ;
; ../coeffsMem.v                          ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/coeffsMem.v                                     ;         ;
; ../BaudTickGen.v                        ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/BaudTickGen.v                                   ;         ;
; ../async_transmitter.v                  ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/async_transmitter.v                             ;         ;
; ../async_receiver.v                     ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/async_receiver.v                                ;         ;
; ../adder.v                              ; yes             ; User Verilog HDL File                                 ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/adder.v                                         ;         ;
; pll.v                                   ; yes             ; User Wizard-Generated File                            ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/Quartus/pll.v                                   ;         ;
; altpll.tdf                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; aglobal130.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                           ;         ;
; stratix_pll.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_0r61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/Quartus/db/altsyncram_0r61.tdf                  ;         ;
; db/uart.ram0_coeffsmem_b68beebc.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/Quartus/db/uart.ram0_coeffsmem_b68beebc.hdl.mif ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                             ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;         ;
; multcore.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                             ;         ;
; bypassff.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                             ;         ;
; altshift.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                             ;         ;
; db/mult_h1t.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/Quartus/db/mult_h1t.tdf                         ;         ;
+-----------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                        ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimated Total logic elements              ; 1,901                                ;
;                                             ;                                      ;
; Total combinational functions               ; 807                                  ;
; Logic element usage by number of LUT inputs ;                                      ;
;     -- 4 input functions                    ; 699                                  ;
;     -- 3 input functions                    ; 57                                   ;
;     -- <=2 input functions                  ; 51                                   ;
;                                             ;                                      ;
; Logic elements by mode                      ;                                      ;
;     -- normal mode                          ; 746                                  ;
;     -- arithmetic mode                      ; 61                                   ;
;                                             ;                                      ;
; Total registers                             ; 1219                                 ;
;     -- Dedicated logic registers            ; 1219                                 ;
;     -- I/O registers                        ; 0                                    ;
;                                             ;                                      ;
; I/O pins                                    ; 5                                    ;
; Total memory bits                           ; 1024                                 ;
; Embedded Multiplier 9-bit elements          ; 2                                    ;
; Total PLLs                                  ; 1                                    ;
;     -- PLLs                                 ; 1                                    ;
;                                             ;                                      ;
; Maximum fan-out node                        ; pll:pl|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1235                                 ;
; Total fan-out                               ; 7919                                 ;
; Average fan-out                             ; 3.86                                 ;
+---------------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |uart                                              ; 807 (1)           ; 1219 (0)     ; 1024        ; 2            ; 0       ; 1         ; 5    ; 0            ; |uart                                                                                                    ; work         ;
;    |cu:CU|                                         ; 6 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|cu:CU                                                                                              ; work         ;
;    |dp:DP|                                         ; 800 (0)           ; 1211 (0)     ; 1024        ; 2            ; 0       ; 1         ; 0    ; 0            ; |uart|dp:DP                                                                                              ; work         ;
;       |FIR:inst1|                                  ; 716 (0)           ; 1108 (0)     ; 1024        ; 2            ; 0       ; 1         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1                                                                                    ; work         ;
;          |ctrlUnit:cu|                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|ctrlUnit:cu                                                                        ; work         ;
;          |datapath:dp|                             ; 709 (0)           ; 1101 (0)     ; 1024        ; 2            ; 0       ; 1         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp                                                                        ; work         ;
;             |coeffsMem:coMem|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem                                                        ; work         ;
;                |altsyncram:memory_rtl_0|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0                                ; work         ;
;                   |altsyncram_0r61:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated ; work         ;
;             |counter:cnt|                          ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|counter:cnt                                                            ; work         ;
;             |inputsMem:inMem|                      ; 673 (673)         ; 1040 (1040)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem                                                        ; work         ;
;             |multiplier:mult|                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|multiplier:mult                                                        ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|multiplier:mult|lpm_mult:Mult0                                         ; work         ;
;                   |mult_h1t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|multiplier:mult|lpm_mult:Mult0|mult_h1t:auto_generated                 ; work         ;
;             |register:mulReg|                      ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|register:mulReg                                                        ; work         ;
;             |register:regis|                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|FIR:inst1|datapath:dp|register:regis                                                         ; work         ;
;       |R_reg:inst4|                                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|R_reg:inst4                                                                                  ; work         ;
;       |T_reg:inst5|                                ; 8 (8)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|T_reg:inst5                                                                                  ; work         ;
;       |async_receiver:inst2|                       ; 35 (19)           ; 34 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|async_receiver:inst2                                                                         ; work         ;
;          |BaudTickGen:tickgen|                     ; 16 (16)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|async_receiver:inst2|BaudTickGen:tickgen                                                     ; work         ;
;       |async_transmitter:inst3|                    ; 41 (24)           ; 29 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|async_transmitter:inst3                                                                      ; work         ;
;          |BaudTickGen:tickgen|                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|dp:DP|async_transmitter:inst3|BaudTickGen:tickgen                                                  ; work         ;
;    |pll:pl|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|pll:pl                                                                                             ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|pll:pl|altpll:altpll_component                                                                     ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; Name                                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                     ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 16           ; --           ; --           ; 1024 ; db/uart.ram0_coeffsMem_b68beebc.hdl.mif ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |uart|pll:pl    ; D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/Quartus/pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |uart|cu:CU|Ps                      ;
+--------+--------+--------+--------+--------+--------+
; Name   ; Ps.011 ; Ps.010 ; Ps.001 ; Ps.000 ; Ps.100 ;
+--------+--------+--------+--------+--------+--------+
; Ps.000 ; 0      ; 0      ; 0      ; 0      ; 0      ;
; Ps.001 ; 0      ; 0      ; 1      ; 1      ; 0      ;
; Ps.010 ; 0      ; 1      ; 0      ; 1      ; 0      ;
; Ps.011 ; 1      ; 0      ; 0      ; 1      ; 0      ;
; Ps.100 ; 0      ; 0      ; 0      ; 1      ; 1      ;
+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+--------------------------------+
; State Machine - |uart|cu:CU|ps ;
+-------+-------+-------+--------+
; Name  ; ps.00 ; ps.10 ; ps.01  ;
+-------+-------+-------+--------+
; ps.00 ; 0     ; 0     ; 0      ;
; ps.01 ; 1     ; 0     ; 1      ;
; ps.10 ; 1     ; 1     ; 0      ;
+-------+-------+-------+--------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |uart|dp:DP|FIR:inst1|ctrlUnit:cu|ps                                           ;
+----------------+----------------+---------------+--------+-------------+-------------+---------+
; Name           ; ps.outputReady ; ps.accumulate ; ps.add ; ps.multiply ; ps.getInput ; ps.init ;
+----------------+----------------+---------------+--------+-------------+-------------+---------+
; ps.init        ; 0              ; 0             ; 0      ; 0           ; 0           ; 0       ;
; ps.getInput    ; 0              ; 0             ; 0      ; 0           ; 1           ; 1       ;
; ps.multiply    ; 0              ; 0             ; 0      ; 1           ; 0           ; 1       ;
; ps.add         ; 0              ; 0             ; 1      ; 0           ; 0           ; 1       ;
; ps.accumulate  ; 0              ; 1             ; 0      ; 0           ; 0           ; 1       ;
; ps.outputReady ; 1              ; 0             ; 0      ; 0           ; 0           ; 1       ;
+----------------+----------------+---------------+--------+-------------+-------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                              ;
+------------------------------------------------------------+-----------------------------------------------------------------+
; dp:DP|async_receiver:inst2|RxD_data_ready                  ; Stuck at VCC due to stuck port data_in                          ;
; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[31..36]    ; Merged with dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[37] ;
; cu:CU|Ps~4                                                 ; Lost fanout                                                     ;
; cu:CU|Ps~5                                                 ; Lost fanout                                                     ;
; dp:DP|FIR:inst1|ctrlUnit:cu|ps~2                           ; Lost fanout                                                     ;
; dp:DP|FIR:inst1|ctrlUnit:cu|ps~3                           ; Lost fanout                                                     ;
; dp:DP|FIR:inst1|ctrlUnit:cu|ps~4                           ; Lost fanout                                                     ;
; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[27..30,37] ; Lost fanout                                                     ;
; dp:DP|FIR:inst1|datapath:dp|register:regis|out[27..37]     ; Lost fanout                                                     ;
; Total Number of Removed Registers = 28                     ;                                                                 ;
+------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1219  ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 1093  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1152  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; dp:DP|async_receiver:inst2|RxD_bit       ; 3       ;
; dp:DP|async_receiver:inst2|Filter_cnt[0] ; 3       ;
; dp:DP|async_receiver:inst2|Filter_cnt[1] ; 3       ;
; dp:DP|async_receiver:inst2|RxD_sync[1]   ; 2       ;
; dp:DP|async_receiver:inst2|RxD_sync[0]   ; 1       ;
; Total number of inverted registers = 5   ;         ;
+------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                             ;
+--------------------------------------------------------+----------------------------------------------------------+------+
; Register Name                                          ; Megafunction                                             ; Type ;
+--------------------------------------------------------+----------------------------------------------------------+------+
; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|out[0..15] ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|memory_rtl_0 ; RAM  ;
+--------------------------------------------------------+----------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |uart|dp:DP|async_transmitter:inst3|TxD_shift[6]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |uart|dp:DP|async_receiver:inst2|Filter_cnt[0]           ;
; 64:1               ; 16 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |uart|dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|out[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP ;
+----------------+-------+---------------------------+
; Parameter Name ; Value ; Type                      ;
+----------------+-------+---------------------------+
; IN_WIDTH       ; 16    ; Signed Integer            ;
; OUT_WIDTH      ; 38    ; Signed Integer            ;
; LENGTH         ; 64    ; Signed Integer            ;
+----------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                      ;
; OUT_WIDTH      ; 38    ; Signed Integer                      ;
; LENGTH         ; 64    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; inWidth        ; 16    ; Signed Integer                                  ;
; outWidth       ; 38    ; Signed Integer                                  ;
; length         ; 64    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|register:regis ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 38    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|adder:ad ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 38    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|register:mulReg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 38    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|multiplier:mult ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; inWidth        ; 16    ; Signed Integer                                                  ;
; outWidth       ; 38    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                  ;
; length         ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                  ;
; length         ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|datapath:dp|counter:cnt ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; length         ; 64    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|FIR:inst1|ctrlUnit:cu ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; init           ; 0     ; Signed Integer                                  ;
; getInput       ; 1     ; Signed Integer                                  ;
; multiply       ; 2     ; Signed Integer                                  ;
; add            ; 3     ; Signed Integer                                  ;
; accumulate     ; 4     ; Signed Integer                                  ;
; outputReady    ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|async_receiver:inst2 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                              ;
; Baud           ; 115200   ; Signed Integer                              ;
; Oversampling   ; 4        ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|async_receiver:inst2|BaudTickGen:tickgen ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                  ;
; Baud           ; 115200   ; Signed Integer                                                  ;
; Oversampling   ; 4        ; Signed Integer                                                  ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|async_transmitter:inst3 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                 ;
; Baud           ; 115200   ; Signed Integer                                 ;
; Oversampling   ; 1        ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp:DP|async_transmitter:inst3|BaudTickGen:tickgen ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                     ;
; Baud           ; 115200   ; Signed Integer                                                     ;
; Oversampling   ; 1        ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pl|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 8                     ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK0_DIVIDE_BY                ; 3                     ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_USED             ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 6                     ; Untyped             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                  ;
+------------------------------------+-----------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                               ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                               ;
; WIDTH_A                            ; 16                                      ; Untyped                               ;
; WIDTHAD_A                          ; 6                                       ; Untyped                               ;
; NUMWORDS_A                         ; 64                                      ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                               ;
; WIDTH_B                            ; 1                                       ; Untyped                               ;
; WIDTHAD_B                          ; 1                                       ; Untyped                               ;
; NUMWORDS_B                         ; 1                                       ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                               ;
; BYTE_SIZE                          ; 8                                       ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                               ;
; INIT_FILE                          ; db/uart.ram0_coeffsMem_b68beebc.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II                              ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_0r61                         ; Untyped                               ;
+------------------------------------+-----------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dp:DP|FIR:inst1|datapath:dp|multiplier:mult|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                          ;
+------------------------------------------------+------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                       ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                       ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                       ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                       ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                       ;
; LATENCY                                        ; 0          ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                       ;
; USE_EAB                                        ; OFF        ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                       ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                       ;
+------------------------------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; pll:pl|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                   ;
; Entity Instance                           ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                     ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 1                                                          ;
; Entity Instance                       ; dp:DP|FIR:inst1|datapath:dp|multiplier:mult|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                         ;
;     -- LPM_WIDTHB                     ; 16                                                         ;
;     -- LPM_WIDTHP                     ; 32                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
+---------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "dp:DP|async_receiver:inst2|BaudTickGen:tickgen" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                   ;
+--------+-------+----------+------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 17 22:33:30 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/t_reg.v
    Info (12023): Found entity 1: T_reg
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/r_reg.v
    Info (12023): Found entity 1: R_reg
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/uart.v
    Info (12023): Found entity 1: uart
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/multiplier.v
    Info (12023): Found entity 1: multiplier
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/inputsmem.v
    Info (12023): Found entity 1: inputsMem
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/fir.v
    Info (12023): Found entity 1: FIR
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/dp.v
    Info (12023): Found entity 1: dp
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/cu.v
    Info (12023): Found entity 1: cu
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/ctrlunit.v
    Info (12023): Found entity 1: ctrlUnit
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/coeffsmem.v
    Info (12023): Found entity 1: coeffsMem
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/baudtickgen.v
    Info (12023): Found entity 1: BaudTickGen
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/async_transmitter.v
    Info (12023): Found entity 1: async_transmitter
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/async_receiver.v
    Info (12023): Found entity 1: async_receiver
Info (12021): Found 1 design units, including 1 entities, in source file /ut courses/semester 9/fpga/lab/new code/adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12127): Elaborating entity "uart" for the top level hierarchy
Info (12128): Elaborating entity "dp" for hierarchy "dp:DP"
Info (12128): Elaborating entity "FIR" for hierarchy "dp:DP|FIR:inst1"
Info (12128): Elaborating entity "datapath" for hierarchy "dp:DP|FIR:inst1|datapath:dp"
Info (12128): Elaborating entity "register" for hierarchy "dp:DP|FIR:inst1|datapath:dp|register:regis"
Info (12128): Elaborating entity "adder" for hierarchy "dp:DP|FIR:inst1|datapath:dp|adder:ad"
Info (12128): Elaborating entity "multiplier" for hierarchy "dp:DP|FIR:inst1|datapath:dp|multiplier:mult"
Warning (10230): Verilog HDL assignment warning at multiplier.v(12): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "inputsMem" for hierarchy "dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem"
Info (12128): Elaborating entity "coeffsMem" for hierarchy "dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem"
Warning (10030): Net "memory.data_a" at coeffsMem.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.waddr_a" at coeffsMem.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.we_a" at coeffsMem.v(11) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "counter" for hierarchy "dp:DP|FIR:inst1|datapath:dp|counter:cnt"
Warning (10230): Verilog HDL assignment warning at counter.v(16): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at counter.v(23): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "ctrlUnit" for hierarchy "dp:DP|FIR:inst1|ctrlUnit:cu"
Info (12128): Elaborating entity "async_receiver" for hierarchy "dp:DP|async_receiver:inst2"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "dp:DP|async_receiver:inst2|BaudTickGen:tickgen"
Info (12128): Elaborating entity "async_transmitter" for hierarchy "dp:DP|async_transmitter:inst3"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "dp:DP|async_transmitter:inst3|BaudTickGen:tickgen"
Info (12128): Elaborating entity "R_reg" for hierarchy "dp:DP|R_reg:inst4"
Info (12128): Elaborating entity "T_reg" for hierarchy "dp:DP|T_reg:inst5"
Info (12128): Elaborating entity "cu" for hierarchy "cu:CU"
Info (12128): Elaborating entity "pll" for hierarchy "pll:pl"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pl|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pl|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pl|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/uart.ram0_coeffsMem_b68beebc.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dp:DP|FIR:inst1|datapath:dp|multiplier:mult|Mult0"
Info (12130): Elaborated megafunction instantiation "dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/uart.ram0_coeffsMem_b68beebc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0r61.tdf
    Info (12023): Found entity 1: altsyncram_0r61
Info (12130): Elaborated megafunction instantiation "dp:DP|FIR:inst1|datapath:dp|multiplier:mult|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "dp:DP|FIR:inst1|datapath:dp|multiplier:mult|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Info (17049): 21 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/Quartus/output_files/uart.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1926 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 1902 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4654 megabytes
    Info: Processing ended: Wed Nov 17 22:34:29 2021
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:00:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/UT Courses/Semester 9/FPGA/Lab/NEW CODE/Quartus/output_files/uart.map.smsg.


