// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/05/2019 00:09:01"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Arena_32bitAccumulator_withSegmentDisplay (
	Arena_Cout_32bit,
	Arena_clk,
	Arena_sub_add,
	Arena_Cin_32bit,
	Arena_Bin_32bit,
	Arena_reset,
	Arena_octalOpcode,
	Arena_button,
	Arena_octalBits,
	Arena_Bout_32bit,
	Arena_segment1_A,
	Arena_AccumOut_32bit,
	Arena_segment1_B,
	Arena_segment1_C,
	Arena_segment1_D,
	Arena_segment1_E,
	Arena_segment1_F,
	Arena_segment1_G,
	Arena_segment2_A,
	Arena_segment2_B,
	Arena_segment2_C,
	Arena_segment2_D,
	Arena_segment2_E,
	Arena_segment2_F,
	Arena_segment2_G,
	Arena_segment3_A,
	Arena_segment3_C,
	Arena_segment3_D,
	Arena_segment3_E,
	Arena_segment3_F,
	Arena_segment3_G,
	Arena_segment3_B,
	Arena_segment4_A,
	Arena_segment4_B,
	Arena_segment4_C,
	Arena_segment4_D,
	Arena_segment4_E,
	Arena_segment4_F,
	Arena_segment4_G,
	Arena_segment5_A,
	Arena_segment5_B,
	Arena_segment5_C,
	Arena_segment5_D,
	Arena_segment5_E,
	Arena_segment5_F,
	Arena_segment5_G,
	Arena_segment6_A,
	Arena_segment6_B,
	Arena_segment6_C,
	Arena_segment6_D,
	Arena_segment6_E,
	Arena_segment6_F,
	Arena_segment6_G,
	Arena_segment7_A,
	Arena_segment7_B,
	Arena_segment7_C,
	Arena_segment7_D,
	Arena_segment7_E,
	Arena_segment7_F,
	Arena_segment7_G,
	Arena_segment8_A,
	Arena_segment8_B,
	Arena_segment8_C,
	Arena_segment8_D,
	Arena_segment8_E,
	Arena_segment8_F,
	Arena_segment8_G,
	AccumOut,
	Arena_A);
output 	Arena_Cout_32bit;
input 	Arena_clk;
input 	Arena_sub_add;
input 	Arena_Cin_32bit;
input 	Arena_Bin_32bit;
input 	Arena_reset;
input 	Arena_octalOpcode;
input 	[1:0] Arena_button;
input 	[7:0] Arena_octalBits;
output 	Arena_Bout_32bit;
output 	Arena_segment1_A;
output 	[31:0] Arena_AccumOut_32bit;
output 	Arena_segment1_B;
output 	Arena_segment1_C;
output 	Arena_segment1_D;
output 	Arena_segment1_E;
output 	Arena_segment1_F;
output 	Arena_segment1_G;
output 	Arena_segment2_A;
output 	Arena_segment2_B;
output 	Arena_segment2_C;
output 	Arena_segment2_D;
output 	Arena_segment2_E;
output 	Arena_segment2_F;
output 	Arena_segment2_G;
output 	Arena_segment3_A;
output 	Arena_segment3_C;
output 	Arena_segment3_D;
output 	Arena_segment3_E;
output 	Arena_segment3_F;
output 	Arena_segment3_G;
output 	Arena_segment3_B;
output 	Arena_segment4_A;
output 	Arena_segment4_B;
output 	Arena_segment4_C;
output 	Arena_segment4_D;
output 	Arena_segment4_E;
output 	Arena_segment4_F;
output 	Arena_segment4_G;
output 	Arena_segment5_A;
output 	Arena_segment5_B;
output 	Arena_segment5_C;
output 	Arena_segment5_D;
output 	Arena_segment5_E;
output 	Arena_segment5_F;
output 	Arena_segment5_G;
output 	Arena_segment6_A;
output 	Arena_segment6_B;
output 	Arena_segment6_C;
output 	Arena_segment6_D;
output 	Arena_segment6_E;
output 	Arena_segment6_F;
output 	Arena_segment6_G;
output 	Arena_segment7_A;
output 	Arena_segment7_B;
output 	Arena_segment7_C;
output 	Arena_segment7_D;
output 	Arena_segment7_E;
output 	Arena_segment7_F;
output 	Arena_segment7_G;
output 	Arena_segment8_A;
output 	Arena_segment8_B;
output 	Arena_segment8_C;
output 	Arena_segment8_D;
output 	Arena_segment8_E;
output 	Arena_segment8_F;
output 	Arena_segment8_G;
output 	[31:0] AccumOut;
output 	[31:0] Arena_A;

// Design Ports Information
// Arena_Cout_32bit	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Bout_32bit	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment1_A	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[31]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[30]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[29]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[28]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[27]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[26]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[25]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[24]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[23]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[22]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[21]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[20]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[19]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[18]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[17]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[16]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[15]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[14]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[12]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[11]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[10]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[9]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[8]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[7]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[6]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[5]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[4]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[3]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[2]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[1]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[0]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment1_B	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment1_C	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment1_D	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment1_E	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment1_F	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment1_G	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment2_A	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment2_B	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment2_C	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment2_D	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment2_E	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment2_F	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment2_G	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment3_A	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment3_C	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment3_D	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment3_E	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment3_F	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment3_G	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment3_B	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment4_A	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment4_B	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment4_C	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment4_D	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment4_E	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment4_F	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment4_G	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment5_A	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment5_B	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment5_C	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment5_D	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment5_E	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment5_F	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment5_G	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment6_A	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment6_B	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment6_C	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment6_D	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment6_E	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment6_F	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment6_G	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment7_A	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment7_B	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment7_C	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment7_D	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment7_E	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment7_F	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment7_G	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment8_A	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment8_B	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment8_C	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment8_D	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment8_E	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment8_F	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_segment8_G	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[31]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[30]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[29]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[28]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[27]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[26]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[25]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[24]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[23]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[22]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[21]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[20]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[19]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[18]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[17]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[16]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[15]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[14]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[13]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[12]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[11]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[10]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[9]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[8]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[7]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[6]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[5]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[4]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[3]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[2]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AccumOut[0]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[31]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[30]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[29]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[28]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[27]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[26]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[25]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[24]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[23]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[22]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[21]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[20]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[19]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[18]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[17]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[16]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[15]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[14]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[13]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[12]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[11]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[10]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[9]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[8]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[7]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[6]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[5]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[4]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[3]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[2]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[1]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_clk	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_sub_add	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_octalBits[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_octalOpcode	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_button[1]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_octalBits[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_octalBits[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_octalBits[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_octalBits[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_octalBits[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_octalBits[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_octalBits[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_button[0]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_Cin_32bit	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_Bin_32bit	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_reset	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|inst|Arena_Bout_32bit_vars~2_combout ;
wire \inst|inst|Arena_Difference_32bit~5_combout ;
wire \inst|inst|Arena_AccumOut_32bit~5_combout ;
wire \inst|inst|Arena_AccumOut_32bit~6_combout ;
wire \inst|inst|Arena_Difference_32bit~6_combout ;
wire \inst|inst|Arena_AccumOut_32bit~10_combout ;
wire \inst|inst|Arena_AccumOut_32bit~13_combout ;
wire \inst|inst|Arena_Difference_32bit~13_combout ;
wire \inst|inst|Arena_Difference_32bit~16_combout ;
wire \inst|inst|Arena_AccumOut_32bit~19_combout ;
wire \inst|inst|Arena_AccumOut_32bit~22_combout ;
wire \inst|inst|Arena_Difference_32bit~22_combout ;
wire \inst|inst|Arena_AccumOut_32bit~24_combout ;
wire \inst|inst|Arena_AccumOut_32bit~26_combout ;
wire \inst|inst|Arena_Difference_32bit~25_combout ;
wire \inst|inst|Arena_Difference_32bit~27_combout ;
wire \inst|inst|Arena_Difference_32bit~29_combout ;
wire \inst|inst|Arena_AccumOut_32bit~31_combout ;
wire \inst|inst|Arena_Difference_32bit~31_combout ;
wire \inst|inst|Arena_AccumOut_32bit~33_combout ;
wire \inst|inst|Arena_Difference_32bit~32_combout ;
wire \inst|inst|Arena_AccumOut_32bit~34_combout ;
wire \inst|inst|Arena_AccumOut_32bit~35_combout ;
wire \inst|inst|Arena_Difference_32bit~33_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~45_combout ;
wire \inst|inst|Arena_AccumOut_32bit~36_combout ;
wire \inst|inst|Arena_Difference_32bit~34_combout ;
wire \inst|inst|Arena_AccumOut_32bit~37_combout ;
wire \inst|inst|Arena_AccumOut_32bit~38_combout ;
wire \Arena_clk~combout ;
wire \Arena_clk~clk_delay_ctrl_clkout ;
wire \Arena_clk~clkctrl_outclk ;
wire \Arena_sub_add~combout ;
wire \Arena_sub_add~clkctrl_outclk ;
wire \Arena_octalOpcode~combout ;
wire \inst2|Arena_octet1[15]~0_combout ;
wire \inst2|Arena_octet1[15]~0clkctrl_outclk ;
wire \Arena_reset~combout ;
wire \inst2|Arena_octet1[7]~1_combout ;
wire \inst2|Arena_octet1[7]~1clkctrl_outclk ;
wire \inst|inst2[17]~feeder_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[16]~19_combout ;
wire \inst2|Arena_octet0[15]~0_combout ;
wire \inst2|Arena_octet0[15]~0clkctrl_outclk ;
wire \inst|inst7|$00000|auto_generated|result_node[9]~26_combout ;
wire \inst2|Arena_octet0[7]~1_combout ;
wire \inst2|Arena_octet0[7]~1clkctrl_outclk ;
wire \inst|inst7|$00000|auto_generated|result_node[7]~28_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[5]~30_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~3_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[4]~31_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[2]~2_combout ;
wire \Arena_Cin_32bit~combout ;
wire \Arena_Bin_32bit~combout ;
wire \inst|inst|Arena_Difference_32bit~4_combout ;
wire \inst|inst|Arena_AccumOut_32bit~4_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~3_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~2_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~4_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~6_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~5_combout ;
wire \inst|inst|Arena_AccumOut_32bit~7_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~4_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~6_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~5_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~7_combout ;
wire \inst|inst|Arena_Difference_32bit~7_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~8_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~9_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[6]~29_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~10_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~11_combout ;
wire \inst|inst|Arena_Difference_32bit~30_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~7_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~8_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~46_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~9_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~10_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~11_combout ;
wire \inst|inst|Arena_AccumOut_32bit~32_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[8]~27_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~12_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~13_combout ;
wire \inst|inst|Arena_Difference_32bit~28_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~12_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~13_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~14_combout ;
wire \inst|inst|Arena_AccumOut_32bit~30_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[10]~25_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~16_combout ;
wire \inst|inst|Arena_AccumOut_32bit~29_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[11]~24_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~14_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~15_combout ;
wire \inst|inst|Arena_Difference_32bit~26_combout ;
wire \inst|inst|Arena_AccumOut_32bit~28_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[12]~23_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~15_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~17_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~18_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~19_combout ;
wire \inst|inst|Arena_AccumOut_32bit~27_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[13]~22_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~16_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~17_combout ;
wire \inst|inst|Arena_Difference_32bit~24_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[14]~21_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~18_combout ;
wire \inst|inst|Arena_Difference_32bit~23_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~20_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~22_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~21_combout ;
wire \inst|inst|Arena_AccumOut_32bit~25_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[15]~20_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~19_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~20_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~21_combout ;
wire \inst|inst|Arena_Difference_32bit~20_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[18]~17_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~22_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~23_combout ;
wire \inst|inst|Arena_Difference_32bit~18_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~23_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~25_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~24_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~26_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~28_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~27_combout ;
wire \inst|inst|Arena_AccumOut_32bit~21_combout ;
wire \inst|inst|Arena_Difference_32bit~19_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[19]~16_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~29_combout ;
wire \inst|inst|Arena_AccumOut_32bit~20_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[20]~15_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~30_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~24_combout ;
wire \inst|inst|Arena_Difference_32bit~17_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[21]~14_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~31_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~32_combout ;
wire \inst|inst|Arena_AccumOut_32bit~18_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[22]~13_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~25_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~26_combout ;
wire \inst|inst|Arena_Difference_32bit~15_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~34_combout ;
wire \inst|inst|Arena_AccumOut_32bit~17_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[23]~12_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~27_combout ;
wire \inst|inst|Arena_Difference_32bit~14_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~33_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~35_combout ;
wire \inst|inst|Arena_AccumOut_32bit~16_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[24]~11_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~37_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~36_combout ;
wire \inst|inst|Arena_AccumOut_32bit~15_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[25]~10_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~28_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~29_combout ;
wire \inst|inst|Arena_Difference_32bit~12_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~38_combout ;
wire \inst|inst|Arena_AccumOut_32bit~14_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[26]~9_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~40_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~39_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~41_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~43_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~30_combout ;
wire \inst|inst|Arena_Difference_32bit~11_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[27]~8_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~31_combout ;
wire \inst|inst|Arena_Difference_32bit~10_combout ;
wire \inst|inst|Arena_AccumOut_32bit~12_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[28]~7_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~42_combout ;
wire \inst|inst|Arena_AccumOut_32bit~11_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~32_combout ;
wire \inst|inst|Arena_Difference_32bit~9_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[29]~6_combout ;
wire \inst|inst|Arena_Difference_32bit~8_combout ;
wire \inst|inst|Arena_Cout_32bit_vars~44_combout ;
wire \inst|inst|Arena_AccumOut_32bit~39_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[30]~5_combout ;
wire \inst|inst|Arena_AccumOut_32bit~8_combout ;
wire \inst|inst|Arena_AccumOut_32bit~9_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~1_combout ;
wire \inst|inst|Arena_Bout_32bit_vars~33_combout ;
wire \inst|inst|Arena_Difference_32bit~35_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[31]~4_combout ;
wire \inst|inst|Arena_Cout_32bit~0_combout ;
wire \inst|inst|Arena_Cout_32bit~1_combout ;
wire \inst|inst|Arena_Cout_32bit~combout ;
wire \inst|inst5|Arena_data~combout ;
wire \inst|inst|Arena_Bout_32bit_vars~0_combout ;
wire \inst|inst|Arena_Bout_32bit~0_combout ;
wire \inst|inst|Arena_Bout_32bit~combout ;
wire \inst|inst6|Arena_data~combout ;
wire \inst1|Mux0~0_combout ;
wire \inst|inst|Arena_Difference_32bit~21_combout ;
wire \inst|inst|Arena_AccumOut_32bit~23_combout ;
wire \inst|inst7|$00000|auto_generated|result_node[17]~18_combout ;
wire \inst1|Mux1~0_combout ;
wire \inst1|Mux2~0_combout ;
wire \inst1|Mux3~0_combout ;
wire \inst1|Mux4~0_combout ;
wire \inst1|Mux5~0_combout ;
wire \inst1|Mux6~0_combout ;
wire \inst3|Mux0~0_combout ;
wire \inst3|Mux1~0_combout ;
wire \inst3|Mux2~0_combout ;
wire \inst3|Mux3~0_combout ;
wire \inst3|Mux4~0_combout ;
wire \inst3|Mux5~0_combout ;
wire \inst3|Mux6~0_combout ;
wire \inst4|Mux0~0_combout ;
wire \inst4|Mux2~0_combout ;
wire \inst4|Mux3~0_combout ;
wire \inst4|Mux4~0_combout ;
wire \inst4|Mux5~0_combout ;
wire \inst4|Mux6~0_combout ;
wire \inst4|Mux1~0_combout ;
wire \inst5|Mux0~0_combout ;
wire \inst5|Mux1~0_combout ;
wire \inst5|Mux2~0_combout ;
wire \inst5|Mux3~0_combout ;
wire \inst5|Mux4~0_combout ;
wire \inst5|Mux5~0_combout ;
wire \inst5|Mux6~0_combout ;
wire \inst19|Mux0~0_combout ;
wire \inst19|Mux1~0_combout ;
wire \inst19|Mux2~0_combout ;
wire \inst19|Mux3~0_combout ;
wire \inst19|Mux4~0_combout ;
wire \inst19|Mux5~0_combout ;
wire \inst19|Mux6~0_combout ;
wire \inst22|Mux0~0_combout ;
wire \inst22|Mux1~0_combout ;
wire \inst22|Mux2~0_combout ;
wire \inst22|Mux3~0_combout ;
wire \inst22|Mux4~0_combout ;
wire \inst22|Mux5~0_combout ;
wire \inst22|Mux6~0_combout ;
wire \inst30|Mux0~0_combout ;
wire \inst30|Mux1~0_combout ;
wire \inst30|Mux2~0_combout ;
wire \inst30|Mux3~0_combout ;
wire \inst30|Mux4~0_combout ;
wire \inst30|Mux5~0_combout ;
wire \inst30|Mux6~0_combout ;
wire \inst38|Mux0~0_combout ;
wire \inst38|Mux1~0_combout ;
wire \inst38|Mux2~0_combout ;
wire \inst38|Mux3~0_combout ;
wire \inst38|Mux4~0_combout ;
wire \inst38|Mux5~0_combout ;
wire \inst38|Mux6~0_combout ;
wire [31:0] \inst|inst3 ;
wire [31:0] \inst|inst2 ;
wire [31:0] \inst|inst|Arena_Difference_32bit ;
wire [31:0] \inst|inst|Arena_AccumOut_32bit ;
wire [31:0] \inst2|Arena_32bitOutput ;
wire [7:0] \Arena_octalBits~combout ;
wire [1:0] \Arena_button~combout ;


// Location: LCFF_X5_Y17_N7
cycloneii_lcell_ff \inst|inst2[18] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [18]));

// Location: LCFF_X6_Y17_N31
cycloneii_lcell_ff \inst|inst2[22] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [22]));

// Location: LCCOMB_X1_Y17_N24
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~2 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~2_combout  = (\inst|inst3 [5] & !\inst|inst2 [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [5]),
	.datad(\inst|inst2 [5]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~2 .lut_mask = 16'h00F0;
defparam \inst|inst|Arena_Bout_32bit_vars~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N26
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~5 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~5_combout  = \inst|inst|Arena_Bout_32bit_vars~6_combout  $ (\inst|inst2 [1] $ (\inst|inst3 [1]))

	.dataa(\inst|inst|Arena_Bout_32bit_vars~6_combout ),
	.datab(\inst|inst2 [1]),
	.datac(vcc),
	.datad(\inst|inst3 [1]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~5 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_Difference_32bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N20
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~5 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~5_combout  = \inst|inst2 [1] $ (\inst|inst3 [1] $ (((\inst|inst|Arena_Cout_32bit_vars~2_combout ) # (\inst|inst|Arena_Cout_32bit_vars~3_combout ))))

	.dataa(\inst|inst2 [1]),
	.datab(\inst|inst|Arena_Cout_32bit_vars~2_combout ),
	.datac(\inst|inst|Arena_Cout_32bit_vars~3_combout ),
	.datad(\inst|inst3 [1]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~5 .lut_mask = 16'hA956;
defparam \inst|inst|Arena_AccumOut_32bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N8
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~6 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~6_combout  = \inst|inst3 [2] $ (\inst|inst2 [2])

	.dataa(\inst|inst3 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst2 [2]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~6 .lut_mask = 16'h55AA;
defparam \inst|inst|Arena_AccumOut_32bit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N26
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~6 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~6_combout  = \inst|inst|Arena_AccumOut_32bit~6_combout  $ (((\inst|inst2 [1] & (\inst|inst3 [1] & \inst|inst|Arena_Bout_32bit_vars~6_combout )) # (!\inst|inst2 [1] & ((\inst|inst3 [1]) # 
// (\inst|inst|Arena_Bout_32bit_vars~6_combout )))))

	.dataa(\inst|inst2 [1]),
	.datab(\inst|inst|Arena_AccumOut_32bit~6_combout ),
	.datac(\inst|inst3 [1]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~6_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~6 .lut_mask = 16'h399C;
defparam \inst|inst|Arena_Difference_32bit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N16
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~10 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~10_combout  = \inst|inst3 [30] $ (\inst|inst2 [30])

	.dataa(vcc),
	.datab(\inst|inst3 [30]),
	.datac(vcc),
	.datad(\inst|inst2 [30]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~10 .lut_mask = 16'h33CC;
defparam \inst|inst|Arena_AccumOut_32bit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N6
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~13 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~13_combout  = \inst|inst2 [27] $ (\inst|inst3 [27] $ (((\inst|inst|Arena_Cout_32bit_vars~39_combout ) # (\inst|inst|Arena_Cout_32bit_vars~40_combout ))))

	.dataa(\inst|inst2 [27]),
	.datab(\inst|inst3 [27]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~39_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~40_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~13 .lut_mask = 16'h9996;
defparam \inst|inst|Arena_AccumOut_32bit~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N16
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~13 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~13_combout  = \inst|inst3 [25] $ (\inst|inst|Arena_Bout_32bit_vars~28_combout  $ (\inst|inst2 [25]))

	.dataa(vcc),
	.datab(\inst|inst3 [25]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~28_combout ),
	.datad(\inst|inst2 [25]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~13 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N2
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~16 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~16_combout  = \inst|inst2 [22] $ (\inst|inst3 [22] $ (\inst|inst|Arena_Bout_32bit_vars~25_combout ))

	.dataa(\inst|inst2 [22]),
	.datab(vcc),
	.datac(\inst|inst3 [22]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~25_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~16 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_Difference_32bit~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N2
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~19 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~19_combout  = \inst|inst2 [21] $ (\inst|inst3 [21] $ (((\inst|inst|Arena_Cout_32bit_vars~31_combout ) # (\inst|inst|Arena_Cout_32bit_vars~30_combout ))))

	.dataa(\inst|inst|Arena_Cout_32bit_vars~31_combout ),
	.datab(\inst|inst2 [21]),
	.datac(\inst|inst3 [21]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~30_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~19 .lut_mask = 16'hC396;
defparam \inst|inst|Arena_AccumOut_32bit~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N20
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~22 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~22_combout  = \inst|inst2 [18] $ (\inst|inst|Arena_Cout_32bit_vars~26_combout  $ (\inst|inst3 [18]))

	.dataa(vcc),
	.datab(\inst|inst2 [18]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~26_combout ),
	.datad(\inst|inst3 [18]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~22 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_AccumOut_32bit~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N20
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~22 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~22_combout  = \inst|inst2 [16] $ (\inst|inst3 [16] $ (\inst|inst|Arena_Bout_32bit_vars~19_combout ))

	.dataa(\inst|inst2 [16]),
	.datab(vcc),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~19_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~22 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_Difference_32bit~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N10
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~24 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~24_combout  = \inst|inst3 [16] $ (\inst|inst2 [16] $ (\inst|inst|Arena_Cout_32bit_vars~23_combout ))

	.dataa(\inst|inst3 [16]),
	.datab(\inst|inst2 [16]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~24 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_AccumOut_32bit~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N10
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~26 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~26_combout  = \inst|inst3 [14] $ (\inst|inst2 [14] $ (\inst|inst|Arena_Cout_32bit_vars~20_combout ))

	.dataa(\inst|inst3 [14]),
	.datab(vcc),
	.datac(\inst|inst2 [14]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~26 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_AccumOut_32bit~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N16
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~25 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~25_combout  = \inst|inst2 [13] $ (\inst|inst3 [13] $ (\inst|inst|Arena_Bout_32bit_vars~16_combout ))

	.dataa(vcc),
	.datab(\inst|inst2 [13]),
	.datac(\inst|inst3 [13]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~16_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~25 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N6
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~27 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~27_combout  = \inst|inst3 [11] $ (\inst|inst|Arena_Bout_32bit_vars~14_combout  $ (\inst|inst2 [11]))

	.dataa(\inst|inst3 [11]),
	.datab(vcc),
	.datac(\inst|inst|Arena_Bout_32bit_vars~14_combout ),
	.datad(\inst|inst2 [11]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~27 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_Difference_32bit~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N20
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~29 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~29_combout  = \inst|inst3 [9] $ (\inst|inst|Arena_Bout_32bit_vars~12_combout  $ (\inst|inst2 [9]))

	.dataa(vcc),
	.datab(\inst|inst3 [9]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~12_combout ),
	.datad(\inst|inst2 [9]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~29 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~31 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~31_combout  = \inst|inst2 [9] $ (\inst|inst3 [9] $ (((\inst|inst|Arena_Cout_32bit_vars~12_combout ) # (\inst|inst|Arena_Cout_32bit_vars~13_combout ))))

	.dataa(\inst|inst2 [9]),
	.datab(\inst|inst3 [9]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~12_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~13_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~31 .lut_mask = 16'h9996;
defparam \inst|inst|Arena_AccumOut_32bit~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N12
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~31 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~31_combout  = \inst|inst3 [7] $ (\inst|inst|Arena_Bout_32bit_vars~10_combout  $ (\inst|inst2 [7]))

	.dataa(vcc),
	.datab(\inst|inst3 [7]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~10_combout ),
	.datad(\inst|inst2 [7]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~31 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N24
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~33 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~33_combout  = \inst|inst3 [7] $ (\inst|inst2 [7] $ (((\inst|inst|Arena_Cout_32bit_vars~10_combout ) # (\inst|inst|Arena_Cout_32bit_vars~46_combout ))))

	.dataa(\inst|inst3 [7]),
	.datab(\inst|inst|Arena_Cout_32bit_vars~10_combout ),
	.datac(\inst|inst2 [7]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~46_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~33 .lut_mask = 16'hA596;
defparam \inst|inst|Arena_AccumOut_32bit~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N16
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~32 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~32_combout  = \inst|inst3 [6] $ (\inst|inst2 [6] $ (((\inst|inst|Arena_Bout_32bit_vars~2_combout ) # (\inst|inst|Arena_Bout_32bit_vars~9_combout ))))

	.dataa(\inst|inst|Arena_Bout_32bit_vars~2_combout ),
	.datab(\inst|inst|Arena_Bout_32bit_vars~9_combout ),
	.datac(\inst|inst3 [6]),
	.datad(\inst|inst2 [6]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~32 .lut_mask = 16'hE11E;
defparam \inst|inst|Arena_Difference_32bit~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N18
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~34 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~34_combout  = \inst|inst|Arena_Cout_32bit_vars~9_combout  $ (\inst|inst2 [6] $ (\inst|inst3 [6]))

	.dataa(\inst|inst|Arena_Cout_32bit_vars~9_combout ),
	.datab(\inst|inst2 [6]),
	.datac(vcc),
	.datad(\inst|inst3 [6]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~34 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_AccumOut_32bit~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N0
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~35 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~35_combout  = \inst|inst2 [5] $ (\inst|inst3 [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst2 [5]),
	.datad(\inst|inst3 [5]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~35 .lut_mask = 16'h0FF0;
defparam \inst|inst|Arena_AccumOut_32bit~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N20
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~33 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~33_combout  = \inst|inst|Arena_AccumOut_32bit~35_combout  $ (((\inst|inst3 [4] & ((\inst|inst|Arena_Bout_32bit_vars~8_combout ) # (!\inst|inst2 [4]))) # (!\inst|inst3 [4] & (\inst|inst|Arena_Bout_32bit_vars~8_combout  & 
// !\inst|inst2 [4]))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~35_combout ),
	.datab(\inst|inst3 [4]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~8_combout ),
	.datad(\inst|inst2 [4]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~33 .lut_mask = 16'h6A56;
defparam \inst|inst|Arena_Difference_32bit~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N28
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~45 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~45_combout  = (\inst|inst3 [3] & ((\inst|inst2 [3]) # ((\inst|inst|Arena_Cout_32bit_vars~6_combout ) # (\inst|inst|Arena_Cout_32bit_vars~5_combout )))) # (!\inst|inst3 [3] & (\inst|inst2 [3] & 
// ((\inst|inst|Arena_Cout_32bit_vars~6_combout ) # (\inst|inst|Arena_Cout_32bit_vars~5_combout ))))

	.dataa(\inst|inst3 [3]),
	.datab(\inst|inst2 [3]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~6_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~5_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~45 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N10
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~36 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~36_combout  = \inst|inst|Arena_AccumOut_32bit~35_combout  $ (((\inst|inst2 [4] & ((\inst|inst|Arena_Cout_32bit_vars~45_combout ) # (\inst|inst3 [4]))) # (!\inst|inst2 [4] & (\inst|inst|Arena_Cout_32bit_vars~45_combout  & 
// \inst|inst3 [4]))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~35_combout ),
	.datab(\inst|inst2 [4]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~45_combout ),
	.datad(\inst|inst3 [4]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~36 .lut_mask = 16'h566A;
defparam \inst|inst|Arena_AccumOut_32bit~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~34 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~34_combout  = \inst|inst|Arena_Bout_32bit_vars~8_combout  $ (\inst|inst3 [4] $ (\inst|inst2 [4]))

	.dataa(\inst|inst|Arena_Bout_32bit_vars~8_combout ),
	.datab(\inst|inst3 [4]),
	.datac(vcc),
	.datad(\inst|inst2 [4]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~34 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_Difference_32bit~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N8
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~37 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~37_combout  = \inst|inst3 [4] $ (\inst|inst|Arena_Cout_32bit_vars~45_combout  $ (\inst|inst2 [4]))

	.dataa(vcc),
	.datab(\inst|inst3 [4]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~45_combout ),
	.datad(\inst|inst2 [4]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~37 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_AccumOut_32bit~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N28
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~38 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~38_combout  = \inst|inst3 [2] $ (\inst|inst|Arena_Cout_32bit_vars~4_combout  $ (\inst|inst2 [2]))

	.dataa(\inst|inst3 [2]),
	.datab(\inst|inst|Arena_Cout_32bit_vars~4_combout ),
	.datac(vcc),
	.datad(\inst|inst2 [2]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~38 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_AccumOut_32bit~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_clk));
// synopsys translate_off
defparam \Arena_clk~I .input_async_reset = "none";
defparam \Arena_clk~I .input_power_up = "low";
defparam \Arena_clk~I .input_register_mode = "none";
defparam \Arena_clk~I .input_sync_reset = "none";
defparam \Arena_clk~I .oe_async_reset = "none";
defparam \Arena_clk~I .oe_power_up = "low";
defparam \Arena_clk~I .oe_register_mode = "none";
defparam \Arena_clk~I .oe_sync_reset = "none";
defparam \Arena_clk~I .operation_mode = "input";
defparam \Arena_clk~I .output_async_reset = "none";
defparam \Arena_clk~I .output_power_up = "low";
defparam \Arena_clk~I .output_register_mode = "none";
defparam \Arena_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKDELAYCTRL_G4
cycloneii_clk_delay_ctrl \Arena_clk~clk_delay_ctrl (
	.clk(\Arena_clk~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\Arena_clk~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \Arena_clk~clk_delay_ctrl .delay_chain_mode = "none";
defparam \Arena_clk~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \Arena_clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Arena_clk~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Arena_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Arena_clk~clkctrl .clock_type = "global clock";
defparam \Arena_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_sub_add~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_sub_add~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_sub_add));
// synopsys translate_off
defparam \Arena_sub_add~I .input_async_reset = "none";
defparam \Arena_sub_add~I .input_power_up = "low";
defparam \Arena_sub_add~I .input_register_mode = "none";
defparam \Arena_sub_add~I .input_sync_reset = "none";
defparam \Arena_sub_add~I .oe_async_reset = "none";
defparam \Arena_sub_add~I .oe_power_up = "low";
defparam \Arena_sub_add~I .oe_register_mode = "none";
defparam \Arena_sub_add~I .oe_sync_reset = "none";
defparam \Arena_sub_add~I .operation_mode = "input";
defparam \Arena_sub_add~I .output_async_reset = "none";
defparam \Arena_sub_add~I .output_power_up = "low";
defparam \Arena_sub_add~I .output_register_mode = "none";
defparam \Arena_sub_add~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Arena_sub_add~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Arena_sub_add~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Arena_sub_add~clkctrl_outclk ));
// synopsys translate_off
defparam \Arena_sub_add~clkctrl .clock_type = "global clock";
defparam \Arena_sub_add~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_octalOpcode~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_octalOpcode~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_octalOpcode));
// synopsys translate_off
defparam \Arena_octalOpcode~I .input_async_reset = "none";
defparam \Arena_octalOpcode~I .input_power_up = "low";
defparam \Arena_octalOpcode~I .input_register_mode = "none";
defparam \Arena_octalOpcode~I .input_sync_reset = "none";
defparam \Arena_octalOpcode~I .oe_async_reset = "none";
defparam \Arena_octalOpcode~I .oe_power_up = "low";
defparam \Arena_octalOpcode~I .oe_register_mode = "none";
defparam \Arena_octalOpcode~I .oe_sync_reset = "none";
defparam \Arena_octalOpcode~I .operation_mode = "input";
defparam \Arena_octalOpcode~I .output_async_reset = "none";
defparam \Arena_octalOpcode~I .output_power_up = "low";
defparam \Arena_octalOpcode~I .output_register_mode = "none";
defparam \Arena_octalOpcode~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_button[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_button~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_button[1]));
// synopsys translate_off
defparam \Arena_button[1]~I .input_async_reset = "none";
defparam \Arena_button[1]~I .input_power_up = "low";
defparam \Arena_button[1]~I .input_register_mode = "none";
defparam \Arena_button[1]~I .input_sync_reset = "none";
defparam \Arena_button[1]~I .oe_async_reset = "none";
defparam \Arena_button[1]~I .oe_power_up = "low";
defparam \Arena_button[1]~I .oe_register_mode = "none";
defparam \Arena_button[1]~I .oe_sync_reset = "none";
defparam \Arena_button[1]~I .operation_mode = "input";
defparam \Arena_button[1]~I .output_async_reset = "none";
defparam \Arena_button[1]~I .output_power_up = "low";
defparam \Arena_button[1]~I .output_register_mode = "none";
defparam \Arena_button[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N30
cycloneii_lcell_comb \inst2|Arena_octet1[15]~0 (
// Equation(s):
// \inst2|Arena_octet1[15]~0_combout  = (\Arena_octalOpcode~combout  & !\Arena_button~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_octalOpcode~combout ),
	.datad(\Arena_button~combout [1]),
	.cin(gnd),
	.combout(\inst2|Arena_octet1[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_octet1[15]~0 .lut_mask = 16'h00F0;
defparam \inst2|Arena_octet1[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \inst2|Arena_octet1[15]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst2|Arena_octet1[15]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|Arena_octet1[15]~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|Arena_octet1[15]~0clkctrl .clock_type = "global clock";
defparam \inst2|Arena_octet1[15]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N26
cycloneii_lcell_comb \inst2|Arena_32bitOutput[29] (
// Equation(s):
// \inst2|Arena_32bitOutput [29] = (GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [5])) # (!GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [29])))

	.dataa(\Arena_octalBits~combout [5]),
	.datab(\inst2|Arena_32bitOutput [29]),
	.datac(vcc),
	.datad(\inst2|Arena_octet1[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [29]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[29] .lut_mask = 16'hAACC;
defparam \inst2|Arena_32bitOutput[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y16_N27
cycloneii_lcell_ff \inst|inst2[29] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [29]));

// Location: LCCOMB_X6_Y16_N20
cycloneii_lcell_comb \inst2|Arena_32bitOutput[28] (
// Equation(s):
// \inst2|Arena_32bitOutput [28] = (GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [4])) # (!GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [28])))

	.dataa(\Arena_octalBits~combout [4]),
	.datab(vcc),
	.datac(\inst2|Arena_32bitOutput [28]),
	.datad(\inst2|Arena_octet1[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [28]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[28] .lut_mask = 16'hAAF0;
defparam \inst2|Arena_32bitOutput[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y16_N21
cycloneii_lcell_ff \inst|inst2[28] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [28]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_octalBits[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_octalBits~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_octalBits[3]));
// synopsys translate_off
defparam \Arena_octalBits[3]~I .input_async_reset = "none";
defparam \Arena_octalBits[3]~I .input_power_up = "low";
defparam \Arena_octalBits[3]~I .input_register_mode = "none";
defparam \Arena_octalBits[3]~I .input_sync_reset = "none";
defparam \Arena_octalBits[3]~I .oe_async_reset = "none";
defparam \Arena_octalBits[3]~I .oe_power_up = "low";
defparam \Arena_octalBits[3]~I .oe_register_mode = "none";
defparam \Arena_octalBits[3]~I .oe_sync_reset = "none";
defparam \Arena_octalBits[3]~I .operation_mode = "input";
defparam \Arena_octalBits[3]~I .output_async_reset = "none";
defparam \Arena_octalBits[3]~I .output_power_up = "low";
defparam \Arena_octalBits[3]~I .output_register_mode = "none";
defparam \Arena_octalBits[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N14
cycloneii_lcell_comb \inst2|Arena_32bitOutput[27] (
// Equation(s):
// \inst2|Arena_32bitOutput [27] = (GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [3])) # (!GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [27])))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [3]),
	.datac(\inst2|Arena_32bitOutput [27]),
	.datad(\inst2|Arena_octet1[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [27]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[27] .lut_mask = 16'hCCF0;
defparam \inst2|Arena_32bitOutput[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y17_N15
cycloneii_lcell_ff \inst|inst2[27] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [27]));

// Location: LCCOMB_X6_Y17_N16
cycloneii_lcell_comb \inst2|Arena_32bitOutput[26] (
// Equation(s):
// \inst2|Arena_32bitOutput [26] = (GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [2])) # (!GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [26])))

	.dataa(\Arena_octalBits~combout [2]),
	.datab(vcc),
	.datac(\inst2|Arena_32bitOutput [26]),
	.datad(\inst2|Arena_octet1[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [26]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[26] .lut_mask = 16'hAAF0;
defparam \inst2|Arena_32bitOutput[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y17_N17
cycloneii_lcell_ff \inst|inst2[26] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [26]));

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_reset));
// synopsys translate_off
defparam \Arena_reset~I .input_async_reset = "none";
defparam \Arena_reset~I .input_power_up = "low";
defparam \Arena_reset~I .input_register_mode = "none";
defparam \Arena_reset~I .input_sync_reset = "none";
defparam \Arena_reset~I .oe_async_reset = "none";
defparam \Arena_reset~I .oe_power_up = "low";
defparam \Arena_reset~I .oe_register_mode = "none";
defparam \Arena_reset~I .oe_sync_reset = "none";
defparam \Arena_reset~I .operation_mode = "input";
defparam \Arena_reset~I .output_async_reset = "none";
defparam \Arena_reset~I .output_power_up = "low";
defparam \Arena_reset~I .output_register_mode = "none";
defparam \Arena_reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N8
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[25] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [25] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~13_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [25])))))

	.dataa(\inst|inst|Arena_Difference_32bit~13_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [25]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [25]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[25] .lut_mask = 16'h88C0;
defparam \inst|inst|Arena_Difference_32bit[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_octalBits[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_octalBits~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_octalBits[1]));
// synopsys translate_off
defparam \Arena_octalBits[1]~I .input_async_reset = "none";
defparam \Arena_octalBits[1]~I .input_power_up = "low";
defparam \Arena_octalBits[1]~I .input_register_mode = "none";
defparam \Arena_octalBits[1]~I .input_sync_reset = "none";
defparam \Arena_octalBits[1]~I .oe_async_reset = "none";
defparam \Arena_octalBits[1]~I .oe_power_up = "low";
defparam \Arena_octalBits[1]~I .oe_register_mode = "none";
defparam \Arena_octalBits[1]~I .oe_sync_reset = "none";
defparam \Arena_octalBits[1]~I .operation_mode = "input";
defparam \Arena_octalBits[1]~I .output_async_reset = "none";
defparam \Arena_octalBits[1]~I .output_power_up = "low";
defparam \Arena_octalBits[1]~I .output_register_mode = "none";
defparam \Arena_octalBits[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N8
cycloneii_lcell_comb \inst2|Arena_32bitOutput[25] (
// Equation(s):
// \inst2|Arena_32bitOutput [25] = (GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [1])) # (!GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [25])))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [1]),
	.datac(\inst2|Arena_32bitOutput [25]),
	.datad(\inst2|Arena_octet1[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [25]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[25] .lut_mask = 16'hCCF0;
defparam \inst2|Arena_32bitOutput[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y17_N9
cycloneii_lcell_ff \inst|inst2[25] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [25]));

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_button[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_button~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_button[0]));
// synopsys translate_off
defparam \Arena_button[0]~I .input_async_reset = "none";
defparam \Arena_button[0]~I .input_power_up = "low";
defparam \Arena_button[0]~I .input_register_mode = "none";
defparam \Arena_button[0]~I .input_sync_reset = "none";
defparam \Arena_button[0]~I .oe_async_reset = "none";
defparam \Arena_button[0]~I .oe_power_up = "low";
defparam \Arena_button[0]~I .oe_register_mode = "none";
defparam \Arena_button[0]~I .oe_sync_reset = "none";
defparam \Arena_button[0]~I .operation_mode = "input";
defparam \Arena_button[0]~I .output_async_reset = "none";
defparam \Arena_button[0]~I .output_power_up = "low";
defparam \Arena_button[0]~I .output_register_mode = "none";
defparam \Arena_button[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N6
cycloneii_lcell_comb \inst2|Arena_octet1[7]~1 (
// Equation(s):
// \inst2|Arena_octet1[7]~1_combout  = (\Arena_octalOpcode~combout  & !\Arena_button~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_octalOpcode~combout ),
	.datad(\Arena_button~combout [0]),
	.cin(gnd),
	.combout(\inst2|Arena_octet1[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_octet1[7]~1 .lut_mask = 16'h00F0;
defparam \inst2|Arena_octet1[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \inst2|Arena_octet1[7]~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst2|Arena_octet1[7]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|Arena_octet1[7]~1clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|Arena_octet1[7]~1clkctrl .clock_type = "global clock";
defparam \inst2|Arena_octet1[7]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N2
cycloneii_lcell_comb \inst2|Arena_32bitOutput[23] (
// Equation(s):
// \inst2|Arena_32bitOutput [23] = (GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [7])) # (!GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [23])))

	.dataa(\Arena_octalBits~combout [7]),
	.datab(vcc),
	.datac(\inst2|Arena_octet1[7]~1clkctrl_outclk ),
	.datad(\inst2|Arena_32bitOutput [23]),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [23]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[23] .lut_mask = 16'hAFA0;
defparam \inst2|Arena_32bitOutput[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N3
cycloneii_lcell_ff \inst|inst2[23] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [23]));

// Location: LCCOMB_X2_Y18_N14
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[22] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [22] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~16_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [22])))))

	.dataa(\inst|inst|Arena_Difference_32bit~16_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [22]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [22]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[22] .lut_mask = 16'h88C0;
defparam \inst|inst|Arena_Difference_32bit[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N28
cycloneii_lcell_comb \inst2|Arena_32bitOutput[20] (
// Equation(s):
// \inst2|Arena_32bitOutput [20] = (GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [4])) # (!GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [20])))

	.dataa(\Arena_octalBits~combout [4]),
	.datab(\inst2|Arena_32bitOutput [20]),
	.datac(vcc),
	.datad(\inst2|Arena_octet1[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [20]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[20] .lut_mask = 16'hAACC;
defparam \inst2|Arena_32bitOutput[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N29
cycloneii_lcell_ff \inst|inst2[20] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [20]));

// Location: LCCOMB_X1_Y15_N14
cycloneii_lcell_comb \inst2|Arena_32bitOutput[19] (
// Equation(s):
// \inst2|Arena_32bitOutput [19] = (GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [3])) # (!GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [19])))

	.dataa(\Arena_octalBits~combout [3]),
	.datab(vcc),
	.datac(\inst2|Arena_32bitOutput [19]),
	.datad(\inst2|Arena_octet1[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [19]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[19] .lut_mask = 16'hAAF0;
defparam \inst2|Arena_32bitOutput[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N15
cycloneii_lcell_ff \inst|inst2[19] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [19]));

// Location: LCCOMB_X5_Y15_N18
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[18] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [18] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [18]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~22_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~22_combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [18]),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [18]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[18] .lut_mask = 16'hC0A0;
defparam \inst|inst|Arena_AccumOut_32bit[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N28
cycloneii_lcell_comb \inst2|Arena_32bitOutput[17] (
// Equation(s):
// \inst2|Arena_32bitOutput [17] = (GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [1])) # (!GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [17])))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [1]),
	.datac(\inst2|Arena_32bitOutput [17]),
	.datad(\inst2|Arena_octet1[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [17]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[17] .lut_mask = 16'hCCF0;
defparam \inst2|Arena_32bitOutput[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N10
cycloneii_lcell_comb \inst|inst2[17]~feeder (
// Equation(s):
// \inst|inst2[17]~feeder_combout  = \inst2|Arena_32bitOutput [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Arena_32bitOutput [17]),
	.cin(gnd),
	.combout(\inst|inst2[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2[17]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst2[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y15_N11
cycloneii_lcell_ff \inst|inst2[17] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst2[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [17]));

// Location: LCCOMB_X5_Y18_N14
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[16] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [16] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~22_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [16])))))

	.dataa(\inst|inst|Arena_Difference_32bit~22_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [16]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [16]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[16] .lut_mask = 16'h88C0;
defparam \inst|inst|Arena_Difference_32bit[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N28
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[16] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [16] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [16]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~24_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~24_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [16]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [16]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[16] .lut_mask = 16'hC088;
defparam \inst|inst|Arena_AccumOut_32bit[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N16
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[16]~19 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[16]~19_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [16])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [16])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [16]),
	.datad(\inst|inst|Arena_AccumOut_32bit [16]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[16]~19 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y18_N17
cycloneii_lcell_ff \inst|inst3[16] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[16]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [16]));

// Location: LCCOMB_X64_Y19_N14
cycloneii_lcell_comb \inst2|Arena_octet0[15]~0 (
// Equation(s):
// \inst2|Arena_octet0[15]~0_combout  = (\Arena_octalOpcode~combout ) # (\Arena_button~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_octalOpcode~combout ),
	.datad(\Arena_button~combout [1]),
	.cin(gnd),
	.combout(\inst2|Arena_octet0[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_octet0[15]~0 .lut_mask = 16'hFFF0;
defparam \inst2|Arena_octet0[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \inst2|Arena_octet0[15]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst2|Arena_octet0[15]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|Arena_octet0[15]~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|Arena_octet0[15]~0clkctrl .clock_type = "global clock";
defparam \inst2|Arena_octet0[15]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N14
cycloneii_lcell_comb \inst2|Arena_32bitOutput[15] (
// Equation(s):
// \inst2|Arena_32bitOutput [15] = (GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [15]))) # (!GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [7]))

	.dataa(\Arena_octalBits~combout [7]),
	.datab(vcc),
	.datac(\inst2|Arena_32bitOutput [15]),
	.datad(\inst2|Arena_octet0[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [15]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[15] .lut_mask = 16'hF0AA;
defparam \inst2|Arena_32bitOutput[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y16_N29
cycloneii_lcell_ff \inst|inst2[15] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|Arena_32bitOutput [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [15]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_octalBits[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_octalBits~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_octalBits[5]));
// synopsys translate_off
defparam \Arena_octalBits[5]~I .input_async_reset = "none";
defparam \Arena_octalBits[5]~I .input_power_up = "low";
defparam \Arena_octalBits[5]~I .input_register_mode = "none";
defparam \Arena_octalBits[5]~I .input_sync_reset = "none";
defparam \Arena_octalBits[5]~I .oe_async_reset = "none";
defparam \Arena_octalBits[5]~I .oe_power_up = "low";
defparam \Arena_octalBits[5]~I .oe_register_mode = "none";
defparam \Arena_octalBits[5]~I .oe_sync_reset = "none";
defparam \Arena_octalBits[5]~I .operation_mode = "input";
defparam \Arena_octalBits[5]~I .output_async_reset = "none";
defparam \Arena_octalBits[5]~I .output_power_up = "low";
defparam \Arena_octalBits[5]~I .output_register_mode = "none";
defparam \Arena_octalBits[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N14
cycloneii_lcell_comb \inst2|Arena_32bitOutput[13] (
// Equation(s):
// \inst2|Arena_32bitOutput [13] = (GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [13]))) # (!GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [5]))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [5]),
	.datac(\inst2|Arena_32bitOutput [13]),
	.datad(\inst2|Arena_octet0[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [13]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[13] .lut_mask = 16'hF0CC;
defparam \inst2|Arena_32bitOutput[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N7
cycloneii_lcell_ff \inst|inst2[13] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|Arena_32bitOutput [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [13]));

// Location: LCCOMB_X5_Y16_N24
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[13] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [13] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~25_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [13])))))

	.dataa(\inst|inst|Arena_Difference_32bit~25_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Difference_32bit [13]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [13]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[13] .lut_mask = 16'h8C80;
defparam \inst|inst|Arena_Difference_32bit[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_octalBits[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_octalBits~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_octalBits[4]));
// synopsys translate_off
defparam \Arena_octalBits[4]~I .input_async_reset = "none";
defparam \Arena_octalBits[4]~I .input_power_up = "low";
defparam \Arena_octalBits[4]~I .input_register_mode = "none";
defparam \Arena_octalBits[4]~I .input_sync_reset = "none";
defparam \Arena_octalBits[4]~I .oe_async_reset = "none";
defparam \Arena_octalBits[4]~I .oe_power_up = "low";
defparam \Arena_octalBits[4]~I .oe_register_mode = "none";
defparam \Arena_octalBits[4]~I .oe_sync_reset = "none";
defparam \Arena_octalBits[4]~I .operation_mode = "input";
defparam \Arena_octalBits[4]~I .output_async_reset = "none";
defparam \Arena_octalBits[4]~I .output_power_up = "low";
defparam \Arena_octalBits[4]~I .output_register_mode = "none";
defparam \Arena_octalBits[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N4
cycloneii_lcell_comb \inst2|Arena_32bitOutput[12] (
// Equation(s):
// \inst2|Arena_32bitOutput [12] = (GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & (\inst2|Arena_32bitOutput [12])) # (!GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & ((\Arena_octalBits~combout [4])))

	.dataa(\inst2|Arena_32bitOutput [12]),
	.datab(\Arena_octalBits~combout [4]),
	.datac(vcc),
	.datad(\inst2|Arena_octet0[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [12]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[12] .lut_mask = 16'hAACC;
defparam \inst2|Arena_32bitOutput[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N5
cycloneii_lcell_ff \inst|inst2[12] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [12]));

// Location: LCCOMB_X4_Y18_N20
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[11] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [11] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~27_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [11])))))

	.dataa(\inst|inst|Arena_Difference_32bit~27_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [11]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [11]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[11] .lut_mask = 16'h88C0;
defparam \inst|inst|Arena_Difference_32bit[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneii_lcell_comb \inst2|Arena_32bitOutput[11] (
// Equation(s):
// \inst2|Arena_32bitOutput [11] = (GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [11]))) # (!GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [3]))

	.dataa(\Arena_octalBits~combout [3]),
	.datab(vcc),
	.datac(\inst2|Arena_32bitOutput [11]),
	.datad(\inst2|Arena_octet0[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [11]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[11] .lut_mask = 16'hF0AA;
defparam \inst2|Arena_32bitOutput[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N7
cycloneii_lcell_ff \inst|inst2[11] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|Arena_32bitOutput [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [11]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_octalBits[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_octalBits~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_octalBits[2]));
// synopsys translate_off
defparam \Arena_octalBits[2]~I .input_async_reset = "none";
defparam \Arena_octalBits[2]~I .input_power_up = "low";
defparam \Arena_octalBits[2]~I .input_register_mode = "none";
defparam \Arena_octalBits[2]~I .input_sync_reset = "none";
defparam \Arena_octalBits[2]~I .oe_async_reset = "none";
defparam \Arena_octalBits[2]~I .oe_power_up = "low";
defparam \Arena_octalBits[2]~I .oe_register_mode = "none";
defparam \Arena_octalBits[2]~I .oe_sync_reset = "none";
defparam \Arena_octalBits[2]~I .operation_mode = "input";
defparam \Arena_octalBits[2]~I .output_async_reset = "none";
defparam \Arena_octalBits[2]~I .output_power_up = "low";
defparam \Arena_octalBits[2]~I .output_register_mode = "none";
defparam \Arena_octalBits[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N14
cycloneii_lcell_comb \inst2|Arena_32bitOutput[10] (
// Equation(s):
// \inst2|Arena_32bitOutput [10] = (GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & (\inst2|Arena_32bitOutput [10])) # (!GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & ((\Arena_octalBits~combout [2])))

	.dataa(vcc),
	.datab(\inst2|Arena_32bitOutput [10]),
	.datac(\inst2|Arena_octet0[15]~0clkctrl_outclk ),
	.datad(\Arena_octalBits~combout [2]),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [10]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[10] .lut_mask = 16'hCFC0;
defparam \inst2|Arena_32bitOutput[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y17_N5
cycloneii_lcell_ff \inst|inst2[10] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|Arena_32bitOutput [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [10]));

// Location: LCCOMB_X3_Y17_N6
cycloneii_lcell_comb \inst2|Arena_32bitOutput[9] (
// Equation(s):
// \inst2|Arena_32bitOutput [9] = (GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & (\inst2|Arena_32bitOutput [9])) # (!GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & ((\Arena_octalBits~combout [1])))

	.dataa(\inst2|Arena_32bitOutput [9]),
	.datab(\Arena_octalBits~combout [1]),
	.datac(vcc),
	.datad(\inst2|Arena_octet0[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [9]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[9] .lut_mask = 16'hAACC;
defparam \inst2|Arena_32bitOutput[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N7
cycloneii_lcell_ff \inst|inst2[9] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [9]));

// Location: LCCOMB_X5_Y16_N22
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[9] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [9] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [9]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~31_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~31_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_AccumOut_32bit [9]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [9]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[9] .lut_mask = 16'hC808;
defparam \inst|inst|Arena_AccumOut_32bit[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N12
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[9] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [9] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~29_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [9])))))

	.dataa(\inst|inst|Arena_Difference_32bit~29_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Difference_32bit [9]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [9]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[9] .lut_mask = 16'h8C80;
defparam \inst|inst|Arena_Difference_32bit[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N16
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[9]~26 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[9]~26_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [9]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [9]))

	.dataa(vcc),
	.datab(\inst|inst|Arena_AccumOut_32bit [9]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_Difference_32bit [9]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[9]~26 .lut_mask = 16'hFC0C;
defparam \inst|inst7|$00000|auto_generated|result_node[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y16_N17
cycloneii_lcell_ff \inst|inst3[9] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[9]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [9]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_octalBits[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_octalBits~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_octalBits[7]));
// synopsys translate_off
defparam \Arena_octalBits[7]~I .input_async_reset = "none";
defparam \Arena_octalBits[7]~I .input_power_up = "low";
defparam \Arena_octalBits[7]~I .input_register_mode = "none";
defparam \Arena_octalBits[7]~I .input_sync_reset = "none";
defparam \Arena_octalBits[7]~I .oe_async_reset = "none";
defparam \Arena_octalBits[7]~I .oe_power_up = "low";
defparam \Arena_octalBits[7]~I .oe_register_mode = "none";
defparam \Arena_octalBits[7]~I .oe_sync_reset = "none";
defparam \Arena_octalBits[7]~I .operation_mode = "input";
defparam \Arena_octalBits[7]~I .output_async_reset = "none";
defparam \Arena_octalBits[7]~I .output_power_up = "low";
defparam \Arena_octalBits[7]~I .output_register_mode = "none";
defparam \Arena_octalBits[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N20
cycloneii_lcell_comb \inst2|Arena_octet0[7]~1 (
// Equation(s):
// \inst2|Arena_octet0[7]~1_combout  = (\Arena_octalOpcode~combout ) # (\Arena_button~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_octalOpcode~combout ),
	.datad(\Arena_button~combout [0]),
	.cin(gnd),
	.combout(\inst2|Arena_octet0[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_octet0[7]~1 .lut_mask = 16'hFFF0;
defparam \inst2|Arena_octet0[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \inst2|Arena_octet0[7]~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst2|Arena_octet0[7]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|Arena_octet0[7]~1clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|Arena_octet0[7]~1clkctrl .clock_type = "global clock";
defparam \inst2|Arena_octet0[7]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N10
cycloneii_lcell_comb \inst2|Arena_32bitOutput[7] (
// Equation(s):
// \inst2|Arena_32bitOutput [7] = (GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & (\inst2|Arena_32bitOutput [7])) # (!GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & ((\Arena_octalBits~combout [7])))

	.dataa(\inst2|Arena_32bitOutput [7]),
	.datab(vcc),
	.datac(\Arena_octalBits~combout [7]),
	.datad(\inst2|Arena_octet0[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [7]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[7] .lut_mask = 16'hAAF0;
defparam \inst2|Arena_32bitOutput[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N11
cycloneii_lcell_ff \inst|inst2[7] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [7]));

// Location: LCCOMB_X5_Y18_N0
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[7] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [7] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [7]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~33_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~33_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [7]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [7]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[7] .lut_mask = 16'hC088;
defparam \inst|inst|Arena_AccumOut_32bit[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N26
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[7] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [7] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~31_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [7])))))

	.dataa(\inst|inst|Arena_Difference_32bit~31_combout ),
	.datab(\inst|inst|Arena_Difference_32bit [7]),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [7]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[7] .lut_mask = 16'hA0C0;
defparam \inst|inst|Arena_Difference_32bit[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N6
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[7]~28 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[7]~28_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [7]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [7]))

	.dataa(vcc),
	.datab(\inst|inst|Arena_AccumOut_32bit [7]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_Difference_32bit [7]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[7]~28 .lut_mask = 16'hFC0C;
defparam \inst|inst7|$00000|auto_generated|result_node[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y18_N7
cycloneii_lcell_ff \inst|inst3[7] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[7]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [7]));

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_octalBits[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_octalBits~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_octalBits[6]));
// synopsys translate_off
defparam \Arena_octalBits[6]~I .input_async_reset = "none";
defparam \Arena_octalBits[6]~I .input_power_up = "low";
defparam \Arena_octalBits[6]~I .input_register_mode = "none";
defparam \Arena_octalBits[6]~I .input_sync_reset = "none";
defparam \Arena_octalBits[6]~I .oe_async_reset = "none";
defparam \Arena_octalBits[6]~I .oe_power_up = "low";
defparam \Arena_octalBits[6]~I .oe_register_mode = "none";
defparam \Arena_octalBits[6]~I .oe_sync_reset = "none";
defparam \Arena_octalBits[6]~I .operation_mode = "input";
defparam \Arena_octalBits[6]~I .output_async_reset = "none";
defparam \Arena_octalBits[6]~I .output_power_up = "low";
defparam \Arena_octalBits[6]~I .output_register_mode = "none";
defparam \Arena_octalBits[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N24
cycloneii_lcell_comb \inst2|Arena_32bitOutput[6] (
// Equation(s):
// \inst2|Arena_32bitOutput [6] = (GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [6]))) # (!GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [6]))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [6]),
	.datac(\inst2|Arena_32bitOutput [6]),
	.datad(\inst2|Arena_octet0[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [6]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[6] .lut_mask = 16'hF0CC;
defparam \inst2|Arena_32bitOutput[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N25
cycloneii_lcell_ff \inst|inst2[6] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [6]));

// Location: LCCOMB_X1_Y17_N28
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[5] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [5] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [5]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~36_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~36_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_AccumOut_32bit [5]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [5]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[5] .lut_mask = 16'hC808;
defparam \inst|inst|Arena_AccumOut_32bit[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N18
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[5] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [5] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~33_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [5])))))

	.dataa(\inst|inst|Arena_Difference_32bit~33_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Difference_32bit [5]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [5]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[5] .lut_mask = 16'h8C80;
defparam \inst|inst|Arena_Difference_32bit[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N4
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[5]~30 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[5]~30_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [5]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [5]))

	.dataa(vcc),
	.datab(\inst|inst|Arena_AccumOut_32bit [5]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_Difference_32bit [5]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[5]~30 .lut_mask = 16'hFC0C;
defparam \inst|inst7|$00000|auto_generated|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N5
cycloneii_lcell_ff \inst|inst3[5] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[5]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [5]));

// Location: LCCOMB_X1_Y17_N16
cycloneii_lcell_comb \inst2|Arena_32bitOutput[5] (
// Equation(s):
// \inst2|Arena_32bitOutput [5] = (GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [5]))) # (!GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [5]))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [5]),
	.datac(\inst2|Arena_32bitOutput [5]),
	.datad(\inst2|Arena_octet0[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [5]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[5] .lut_mask = 16'hF0CC;
defparam \inst2|Arena_32bitOutput[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N1
cycloneii_lcell_ff \inst|inst2[5] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|Arena_32bitOutput [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [5]));

// Location: LCCOMB_X1_Y17_N26
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~3 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~3_combout  = (\inst|inst3 [5]) # (!\inst|inst2 [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [5]),
	.datad(\inst|inst2 [5]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~3 .lut_mask = 16'hF0FF;
defparam \inst|inst|Arena_Bout_32bit_vars~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N22
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[4] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [4] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~34_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [4])))))

	.dataa(\inst|inst|Arena_Difference_32bit~34_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Difference_32bit [4]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [4]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[4] .lut_mask = 16'h8C80;
defparam \inst|inst|Arena_Difference_32bit[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[4] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [4] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [4]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~37_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~37_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_AccumOut_32bit [4]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [4]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[4] .lut_mask = 16'hC808;
defparam \inst|inst|Arena_AccumOut_32bit[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N30
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[4]~31 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[4]~31_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [4])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [4])))

	.dataa(vcc),
	.datab(\inst|inst|Arena_Difference_32bit [4]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_AccumOut_32bit [4]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[4]~31 .lut_mask = 16'hCFC0;
defparam \inst|inst7|$00000|auto_generated|result_node[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N31
cycloneii_lcell_ff \inst|inst3[4] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[4]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [4]));

// Location: LCCOMB_X3_Y17_N12
cycloneii_lcell_comb \inst2|Arena_32bitOutput[3] (
// Equation(s):
// \inst2|Arena_32bitOutput [3] = (GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & (\inst2|Arena_32bitOutput [3])) # (!GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & ((\Arena_octalBits~combout [3])))

	.dataa(\inst2|Arena_32bitOutput [3]),
	.datab(vcc),
	.datac(\Arena_octalBits~combout [3]),
	.datad(\inst2|Arena_octet0[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [3]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[3] .lut_mask = 16'hAAF0;
defparam \inst2|Arena_32bitOutput[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N13
cycloneii_lcell_ff \inst|inst2[3] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [3]));

// Location: LCCOMB_X3_Y15_N8
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[2] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [2] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~6_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [2])))))

	.dataa(\inst|inst|Arena_Difference_32bit~6_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [2]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[2] .lut_mask = 16'h88C0;
defparam \inst|inst|Arena_Difference_32bit[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N26
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[2] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [2] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [2]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~38_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~38_combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [2]),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[2] .lut_mask = 16'hC0A0;
defparam \inst|inst|Arena_AccumOut_32bit[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N14
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[2]~2_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [2])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [2])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [2]),
	.datad(\inst|inst|Arena_AccumOut_32bit [2]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N15
cycloneii_lcell_ff \inst|inst3[2] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [2]));

// Location: LCCOMB_X3_Y17_N20
cycloneii_lcell_comb \inst2|Arena_32bitOutput[1] (
// Equation(s):
// \inst2|Arena_32bitOutput [1] = (GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [1]))) # (!GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [1]))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [1]),
	.datac(\inst2|Arena_32bitOutput [1]),
	.datad(\inst2|Arena_octet0[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [1]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[1] .lut_mask = 16'hF0CC;
defparam \inst2|Arena_32bitOutput[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N29
cycloneii_lcell_ff \inst|inst2[1] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|Arena_32bitOutput [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [1]));

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_Cin_32bit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_Cin_32bit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cin_32bit));
// synopsys translate_off
defparam \Arena_Cin_32bit~I .input_async_reset = "none";
defparam \Arena_Cin_32bit~I .input_power_up = "low";
defparam \Arena_Cin_32bit~I .input_register_mode = "none";
defparam \Arena_Cin_32bit~I .input_sync_reset = "none";
defparam \Arena_Cin_32bit~I .oe_async_reset = "none";
defparam \Arena_Cin_32bit~I .oe_power_up = "low";
defparam \Arena_Cin_32bit~I .oe_register_mode = "none";
defparam \Arena_Cin_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cin_32bit~I .operation_mode = "input";
defparam \Arena_Cin_32bit~I .output_async_reset = "none";
defparam \Arena_Cin_32bit~I .output_power_up = "low";
defparam \Arena_Cin_32bit~I .output_register_mode = "none";
defparam \Arena_Cin_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_octalBits[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_octalBits~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_octalBits[0]));
// synopsys translate_off
defparam \Arena_octalBits[0]~I .input_async_reset = "none";
defparam \Arena_octalBits[0]~I .input_power_up = "low";
defparam \Arena_octalBits[0]~I .input_register_mode = "none";
defparam \Arena_octalBits[0]~I .input_sync_reset = "none";
defparam \Arena_octalBits[0]~I .oe_async_reset = "none";
defparam \Arena_octalBits[0]~I .oe_power_up = "low";
defparam \Arena_octalBits[0]~I .oe_register_mode = "none";
defparam \Arena_octalBits[0]~I .oe_sync_reset = "none";
defparam \Arena_octalBits[0]~I .operation_mode = "input";
defparam \Arena_octalBits[0]~I .output_async_reset = "none";
defparam \Arena_octalBits[0]~I .output_power_up = "low";
defparam \Arena_octalBits[0]~I .output_register_mode = "none";
defparam \Arena_octalBits[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N14
cycloneii_lcell_comb \inst2|Arena_32bitOutput[0] (
// Equation(s):
// \inst2|Arena_32bitOutput [0] = (GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [0]))) # (!GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [0]))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [0]),
	.datac(\inst2|Arena_32bitOutput [0]),
	.datad(\inst2|Arena_octet0[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [0]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[0] .lut_mask = 16'hF0CC;
defparam \inst2|Arena_32bitOutput[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N23
cycloneii_lcell_ff \inst|inst2[0] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|Arena_32bitOutput [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [0]));

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_Bin_32bit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_Bin_32bit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Bin_32bit));
// synopsys translate_off
defparam \Arena_Bin_32bit~I .input_async_reset = "none";
defparam \Arena_Bin_32bit~I .input_power_up = "low";
defparam \Arena_Bin_32bit~I .input_register_mode = "none";
defparam \Arena_Bin_32bit~I .input_sync_reset = "none";
defparam \Arena_Bin_32bit~I .oe_async_reset = "none";
defparam \Arena_Bin_32bit~I .oe_power_up = "low";
defparam \Arena_Bin_32bit~I .oe_register_mode = "none";
defparam \Arena_Bin_32bit~I .oe_sync_reset = "none";
defparam \Arena_Bin_32bit~I .operation_mode = "input";
defparam \Arena_Bin_32bit~I .output_async_reset = "none";
defparam \Arena_Bin_32bit~I .output_power_up = "low";
defparam \Arena_Bin_32bit~I .output_register_mode = "none";
defparam \Arena_Bin_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N22
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~4 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~4_combout  = \inst|inst3 [0] $ (\inst|inst2 [0] $ (\Arena_Bin_32bit~combout ))

	.dataa(\inst|inst3 [0]),
	.datab(vcc),
	.datac(\inst|inst2 [0]),
	.datad(\Arena_Bin_32bit~combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~4 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_Difference_32bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N4
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[0] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [0] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~4_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [0])))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit~4_combout ),
	.datac(\inst|inst|Arena_Difference_32bit [0]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [0]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[0] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_Difference_32bit[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N2
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~4 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~4_combout  = \inst|inst3 [0] $ (\Arena_Cin_32bit~combout  $ (\inst|inst2 [0]))

	.dataa(\inst|inst3 [0]),
	.datab(\Arena_Cin_32bit~combout ),
	.datac(vcc),
	.datad(\inst|inst2 [0]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~4 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_AccumOut_32bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N10
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[0] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [0] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [0]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~4_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~4_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [0]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [0]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[0] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N8
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[0]~0_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [0])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [0])))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|inst|Arena_Difference_32bit [0]),
	.datad(\inst|inst|Arena_AccumOut_32bit [0]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hF5A0;
defparam \inst|inst7|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y17_N9
cycloneii_lcell_ff \inst|inst3[0] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [0]));

// Location: LCCOMB_X2_Y17_N24
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~3 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~3_combout  = (\inst|inst2 [0] & ((\Arena_Cin_32bit~combout ) # (\inst|inst3 [0])))

	.dataa(vcc),
	.datab(\Arena_Cin_32bit~combout ),
	.datac(\inst|inst3 [0]),
	.datad(\inst|inst2 [0]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~3 .lut_mask = 16'hFC00;
defparam \inst|inst|Arena_Cout_32bit_vars~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N30
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~2 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~2_combout  = (\inst|inst3 [0] & \Arena_Cin_32bit~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [0]),
	.datad(\Arena_Cin_32bit~combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~2 .lut_mask = 16'hF000;
defparam \inst|inst|Arena_Cout_32bit_vars~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N6
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~4 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~4_combout  = (\inst|inst3 [1] & ((\inst|inst2 [1]) # ((\inst|inst|Arena_Cout_32bit_vars~3_combout ) # (\inst|inst|Arena_Cout_32bit_vars~2_combout )))) # (!\inst|inst3 [1] & (\inst|inst2 [1] & 
// ((\inst|inst|Arena_Cout_32bit_vars~3_combout ) # (\inst|inst|Arena_Cout_32bit_vars~2_combout ))))

	.dataa(\inst|inst3 [1]),
	.datab(\inst|inst2 [1]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~3_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~4 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N18
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~6 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~6_combout  = (\inst|inst2 [2] & ((\inst|inst3 [2]) # (\inst|inst|Arena_Cout_32bit_vars~4_combout )))

	.dataa(\inst|inst2 [2]),
	.datab(vcc),
	.datac(\inst|inst3 [2]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~6 .lut_mask = 16'hAAA0;
defparam \inst|inst|Arena_Cout_32bit_vars~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N28
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~5 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~5_combout  = (\inst|inst3 [2] & \inst|inst|Arena_Cout_32bit_vars~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [2]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~5 .lut_mask = 16'hF000;
defparam \inst|inst|Arena_Cout_32bit_vars~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N30
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~7 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~7_combout  = \inst|inst3 [3] $ (\inst|inst2 [3] $ (((\inst|inst|Arena_Cout_32bit_vars~6_combout ) # (\inst|inst|Arena_Cout_32bit_vars~5_combout ))))

	.dataa(\inst|inst3 [3]),
	.datab(\inst|inst2 [3]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~6_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~5_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~7 .lut_mask = 16'h9996;
defparam \inst|inst|Arena_AccumOut_32bit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N4
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[3] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [3] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [3]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~7_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~7_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [3]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [3]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[3] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N30
cycloneii_lcell_comb \inst2|Arena_32bitOutput[2] (
// Equation(s):
// \inst2|Arena_32bitOutput [2] = (GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & (\inst2|Arena_32bitOutput [2])) # (!GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & ((\Arena_octalBits~combout [2])))

	.dataa(vcc),
	.datab(\inst2|Arena_32bitOutput [2]),
	.datac(\Arena_octalBits~combout [2]),
	.datad(\inst2|Arena_octet0[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [2]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[2] .lut_mask = 16'hCCF0;
defparam \inst2|Arena_32bitOutput[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N27
cycloneii_lcell_ff \inst|inst2[2] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|Arena_32bitOutput [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [2]));

// Location: LCCOMB_X4_Y17_N4
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~4 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~4_combout  = (!\inst|inst2 [2] & \inst|inst3 [2])

	.dataa(vcc),
	.datab(\inst|inst2 [2]),
	.datac(vcc),
	.datad(\inst|inst3 [2]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~4 .lut_mask = 16'h3300;
defparam \inst|inst|Arena_Bout_32bit_vars~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N22
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[1] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [1] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [1]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~5_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~5_combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [1]),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [1]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[1] .lut_mask = 16'hC0A0;
defparam \inst|inst|Arena_AccumOut_32bit[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N0
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[1] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [1] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~5_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [1])))))

	.dataa(\inst|inst|Arena_Difference_32bit~5_combout ),
	.datab(\inst|inst|Arena_Difference_32bit [1]),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [1]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[1] .lut_mask = 16'hA0C0;
defparam \inst|inst|Arena_Difference_32bit[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N4
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[1]~1_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [1]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [1]))

	.dataa(vcc),
	.datab(\inst|inst|Arena_AccumOut_32bit [1]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_Difference_32bit [1]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hFC0C;
defparam \inst|inst7|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N5
cycloneii_lcell_ff \inst|inst3[1] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [1]));

// Location: LCCOMB_X3_Y17_N4
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~6 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~6_combout  = (\inst|inst2 [0] & (\Arena_Bin_32bit~combout  & \inst|inst3 [0])) # (!\inst|inst2 [0] & ((\Arena_Bin_32bit~combout ) # (\inst|inst3 [0])))

	.dataa(vcc),
	.datab(\inst|inst2 [0]),
	.datac(\Arena_Bin_32bit~combout ),
	.datad(\inst|inst3 [0]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~6 .lut_mask = 16'hF330;
defparam \inst|inst|Arena_Bout_32bit_vars~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N2
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~5 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~5_combout  = (\inst|inst3 [2]) # (!\inst|inst2 [2])

	.dataa(vcc),
	.datab(\inst|inst2 [2]),
	.datac(vcc),
	.datad(\inst|inst3 [2]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~5 .lut_mask = 16'hFF33;
defparam \inst|inst|Arena_Bout_32bit_vars~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N28
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~7 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~7_combout  = (\inst|inst|Arena_Bout_32bit_vars~5_combout  & ((\inst|inst2 [1] & (\inst|inst3 [1] & \inst|inst|Arena_Bout_32bit_vars~6_combout )) # (!\inst|inst2 [1] & ((\inst|inst3 [1]) # 
// (\inst|inst|Arena_Bout_32bit_vars~6_combout )))))

	.dataa(\inst|inst2 [1]),
	.datab(\inst|inst3 [1]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~6_combout ),
	.datad(\inst|inst|Arena_Bout_32bit_vars~5_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~7 .lut_mask = 16'hD400;
defparam \inst|inst|Arena_Bout_32bit_vars~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N24
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~7 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~7_combout  = \inst|inst3 [3] $ (\inst|inst2 [3] $ (((\inst|inst|Arena_Bout_32bit_vars~4_combout ) # (\inst|inst|Arena_Bout_32bit_vars~7_combout ))))

	.dataa(\inst|inst3 [3]),
	.datab(\inst|inst|Arena_Bout_32bit_vars~4_combout ),
	.datac(\inst|inst|Arena_Bout_32bit_vars~7_combout ),
	.datad(\inst|inst2 [3]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~7 .lut_mask = 16'hA956;
defparam \inst|inst|Arena_Difference_32bit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N2
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[3] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [3] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~7_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [3]))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit [3]),
	.datac(\inst|inst|Arena_Difference_32bit~7_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [3]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[3] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_Difference_32bit[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N16
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[3]~3_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [3]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [3]))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|inst|Arena_AccumOut_32bit [3]),
	.datad(\inst|inst|Arena_Difference_32bit [3]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hFA50;
defparam \inst|inst7|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y18_N17
cycloneii_lcell_ff \inst|inst3[3] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [3]));

// Location: LCCOMB_X4_Y17_N22
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~8 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~8_combout  = (\inst|inst2 [3] & (\inst|inst3 [3] & ((\inst|inst|Arena_Bout_32bit_vars~4_combout ) # (\inst|inst|Arena_Bout_32bit_vars~7_combout )))) # (!\inst|inst2 [3] & ((\inst|inst3 [3]) # 
// ((\inst|inst|Arena_Bout_32bit_vars~4_combout ) # (\inst|inst|Arena_Bout_32bit_vars~7_combout ))))

	.dataa(\inst|inst2 [3]),
	.datab(\inst|inst3 [3]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~4_combout ),
	.datad(\inst|inst|Arena_Bout_32bit_vars~7_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~8 .lut_mask = 16'hDDD4;
defparam \inst|inst|Arena_Bout_32bit_vars~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N20
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~9 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~9_combout  = (\inst|inst|Arena_Bout_32bit_vars~3_combout  & ((\inst|inst2 [4] & (\inst|inst3 [4] & \inst|inst|Arena_Bout_32bit_vars~8_combout )) # (!\inst|inst2 [4] & ((\inst|inst3 [4]) # 
// (\inst|inst|Arena_Bout_32bit_vars~8_combout )))))

	.dataa(\inst|inst2 [4]),
	.datab(\inst|inst|Arena_Bout_32bit_vars~3_combout ),
	.datac(\inst|inst3 [4]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~9 .lut_mask = 16'hC440;
defparam \inst|inst|Arena_Bout_32bit_vars~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N18
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[6] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [6] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [6]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~34_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~34_combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [6]),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [6]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[6] .lut_mask = 16'hC0A0;
defparam \inst|inst|Arena_AccumOut_32bit[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N28
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[6] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [6] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~32_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [6])))))

	.dataa(\inst|inst|Arena_Difference_32bit~32_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [6]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [6]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[6] .lut_mask = 16'h88C0;
defparam \inst|inst|Arena_Difference_32bit[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N16
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[6]~29 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[6]~29_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [6]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [6]))

	.dataa(\Arena_sub_add~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [6]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Difference_32bit [6]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[6]~29 .lut_mask = 16'hEE44;
defparam \inst|inst7|$00000|auto_generated|result_node[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N17
cycloneii_lcell_ff \inst|inst3[6] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[6]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [6]));

// Location: LCCOMB_X4_Y17_N30
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~10 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~10_combout  = (\inst|inst2 [6] & (\inst|inst3 [6] & ((\inst|inst|Arena_Bout_32bit_vars~2_combout ) # (\inst|inst|Arena_Bout_32bit_vars~9_combout )))) # (!\inst|inst2 [6] & ((\inst|inst|Arena_Bout_32bit_vars~2_combout ) # 
// ((\inst|inst|Arena_Bout_32bit_vars~9_combout ) # (\inst|inst3 [6]))))

	.dataa(\inst|inst|Arena_Bout_32bit_vars~2_combout ),
	.datab(\inst|inst2 [6]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~9_combout ),
	.datad(\inst|inst3 [6]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~10 .lut_mask = 16'hFB32;
defparam \inst|inst|Arena_Bout_32bit_vars~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N24
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~11 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~11_combout  = (\inst|inst2 [7] & (\inst|inst3 [7] & \inst|inst|Arena_Bout_32bit_vars~10_combout )) # (!\inst|inst2 [7] & ((\inst|inst3 [7]) # (\inst|inst|Arena_Bout_32bit_vars~10_combout )))

	.dataa(vcc),
	.datab(\inst|inst2 [7]),
	.datac(\inst|inst3 [7]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~10_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~11 .lut_mask = 16'hF330;
defparam \inst|inst|Arena_Bout_32bit_vars~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N8
cycloneii_lcell_comb \inst2|Arena_32bitOutput[8] (
// Equation(s):
// \inst2|Arena_32bitOutput [8] = (GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [8]))) # (!GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [0]))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [0]),
	.datac(\inst2|Arena_32bitOutput [8]),
	.datad(\inst2|Arena_octet0[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [8]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[8] .lut_mask = 16'hF0CC;
defparam \inst2|Arena_32bitOutput[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N9
cycloneii_lcell_ff \inst|inst2[8] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [8]));

// Location: LCCOMB_X4_Y18_N8
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~30 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~30_combout  = \inst|inst3 [8] $ (\inst|inst|Arena_Bout_32bit_vars~11_combout  $ (\inst|inst2 [8]))

	.dataa(\inst|inst3 [8]),
	.datab(vcc),
	.datac(\inst|inst|Arena_Bout_32bit_vars~11_combout ),
	.datad(\inst|inst2 [8]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~30 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_Difference_32bit~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N28
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[8] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [8] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~30_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [8])))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit~30_combout ),
	.datac(\inst|inst|Arena_Difference_32bit [8]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [8]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[8] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_Difference_32bit[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N18
cycloneii_lcell_comb \inst2|Arena_32bitOutput[4] (
// Equation(s):
// \inst2|Arena_32bitOutput [4] = (GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & (\inst2|Arena_32bitOutput [4])) # (!GLOBAL(\inst2|Arena_octet0[7]~1clkctrl_outclk ) & ((\Arena_octalBits~combout [4])))

	.dataa(vcc),
	.datab(\inst2|Arena_32bitOutput [4]),
	.datac(\Arena_octalBits~combout [4]),
	.datad(\inst2|Arena_octet0[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [4]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[4] .lut_mask = 16'hCCF0;
defparam \inst2|Arena_32bitOutput[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N19
cycloneii_lcell_ff \inst|inst2[4] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [4]));

// Location: LCCOMB_X2_Y17_N0
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~7 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~7_combout  = (\inst|inst2 [3] & ((\inst|inst|Arena_Cout_32bit_vars~6_combout ) # ((\inst|inst3 [3]) # (\inst|inst|Arena_Cout_32bit_vars~5_combout )))) # (!\inst|inst2 [3] & (\inst|inst3 [3] & 
// ((\inst|inst|Arena_Cout_32bit_vars~6_combout ) # (\inst|inst|Arena_Cout_32bit_vars~5_combout ))))

	.dataa(\inst|inst2 [3]),
	.datab(\inst|inst|Arena_Cout_32bit_vars~6_combout ),
	.datac(\inst|inst3 [3]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~5_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~7 .lut_mask = 16'hFAE8;
defparam \inst|inst|Arena_Cout_32bit_vars~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N22
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~8 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~8_combout  = (\inst|inst3 [4] & ((\inst|inst2 [4]) # (\inst|inst|Arena_Cout_32bit_vars~7_combout ))) # (!\inst|inst3 [4] & (\inst|inst2 [4] & \inst|inst|Arena_Cout_32bit_vars~7_combout ))

	.dataa(\inst|inst3 [4]),
	.datab(\inst|inst2 [4]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~7_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~8 .lut_mask = 16'hEE88;
defparam \inst|inst|Arena_Cout_32bit_vars~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N14
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~46 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~46_combout  = (\inst|inst3 [6] & ((\inst|inst2 [5] & ((\inst|inst3 [5]) # (\inst|inst|Arena_Cout_32bit_vars~8_combout ))) # (!\inst|inst2 [5] & (\inst|inst3 [5] & \inst|inst|Arena_Cout_32bit_vars~8_combout ))))

	.dataa(\inst|inst2 [5]),
	.datab(\inst|inst3 [5]),
	.datac(\inst|inst3 [6]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~46 .lut_mask = 16'hE080;
defparam \inst|inst|Arena_Cout_32bit_vars~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N12
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~9 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~9_combout  = (\inst|inst3 [5] & ((\inst|inst2 [5]) # (\inst|inst|Arena_Cout_32bit_vars~8_combout ))) # (!\inst|inst3 [5] & (\inst|inst2 [5] & \inst|inst|Arena_Cout_32bit_vars~8_combout ))

	.dataa(vcc),
	.datab(\inst|inst3 [5]),
	.datac(\inst|inst2 [5]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~9 .lut_mask = 16'hFCC0;
defparam \inst|inst|Arena_Cout_32bit_vars~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N26
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~10 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~10_combout  = (\inst|inst2 [6] & ((\inst|inst3 [6]) # (\inst|inst|Arena_Cout_32bit_vars~9_combout )))

	.dataa(vcc),
	.datab(\inst|inst3 [6]),
	.datac(\inst|inst2 [6]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~9_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~10 .lut_mask = 16'hF0C0;
defparam \inst|inst|Arena_Cout_32bit_vars~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N16
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~11 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~11_combout  = (\inst|inst3 [7] & ((\inst|inst2 [7]) # ((\inst|inst|Arena_Cout_32bit_vars~46_combout ) # (\inst|inst|Arena_Cout_32bit_vars~10_combout )))) # (!\inst|inst3 [7] & (\inst|inst2 [7] & 
// ((\inst|inst|Arena_Cout_32bit_vars~46_combout ) # (\inst|inst|Arena_Cout_32bit_vars~10_combout ))))

	.dataa(\inst|inst3 [7]),
	.datab(\inst|inst2 [7]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~46_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~10_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~11 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N2
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~32 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~32_combout  = \inst|inst3 [8] $ (\inst|inst|Arena_Cout_32bit_vars~11_combout  $ (\inst|inst2 [8]))

	.dataa(\inst|inst3 [8]),
	.datab(vcc),
	.datac(\inst|inst|Arena_Cout_32bit_vars~11_combout ),
	.datad(\inst|inst2 [8]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~32 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_AccumOut_32bit~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N22
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[8] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [8] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit [8])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit~32_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [8]),
	.datac(\inst|inst|Arena_AccumOut_32bit~32_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [8]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[8] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_AccumOut_32bit[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N14
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[8]~27 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[8]~27_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [8])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [8])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [8]),
	.datad(\inst|inst|Arena_AccumOut_32bit [8]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[8]~27 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N15
cycloneii_lcell_ff \inst|inst3[8] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[8]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [8]));

// Location: LCCOMB_X4_Y17_N6
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~12 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~12_combout  = (\inst|inst2 [8] & (\inst|inst|Arena_Bout_32bit_vars~11_combout  & \inst|inst3 [8])) # (!\inst|inst2 [8] & ((\inst|inst|Arena_Bout_32bit_vars~11_combout ) # (\inst|inst3 [8])))

	.dataa(\inst|inst2 [8]),
	.datab(vcc),
	.datac(\inst|inst|Arena_Bout_32bit_vars~11_combout ),
	.datad(\inst|inst3 [8]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~12 .lut_mask = 16'hF550;
defparam \inst|inst|Arena_Bout_32bit_vars~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N12
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~13 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~13_combout  = (\inst|inst2 [9] & (\inst|inst3 [9] & \inst|inst|Arena_Bout_32bit_vars~12_combout )) # (!\inst|inst2 [9] & ((\inst|inst3 [9]) # (\inst|inst|Arena_Bout_32bit_vars~12_combout )))

	.dataa(vcc),
	.datab(\inst|inst2 [9]),
	.datac(\inst|inst3 [9]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~12_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~13 .lut_mask = 16'hF330;
defparam \inst|inst|Arena_Bout_32bit_vars~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N24
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~28 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~28_combout  = \inst|inst3 [10] $ (\inst|inst|Arena_Bout_32bit_vars~13_combout  $ (\inst|inst2 [10]))

	.dataa(vcc),
	.datab(\inst|inst3 [10]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~13_combout ),
	.datad(\inst|inst2 [10]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~28 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N12
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[10] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [10] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~28_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [10]))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit [10]),
	.datac(\inst|inst|Arena_Difference_32bit~28_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [10]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[10] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_Difference_32bit[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N8
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~12 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~12_combout  = (\inst|inst3 [8] & \inst|inst|Arena_Cout_32bit_vars~11_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [8]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~12 .lut_mask = 16'hF000;
defparam \inst|inst|Arena_Cout_32bit_vars~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N18
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~13 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~13_combout  = (\inst|inst2 [8] & ((\inst|inst3 [8]) # (\inst|inst|Arena_Cout_32bit_vars~11_combout )))

	.dataa(\inst|inst2 [8]),
	.datab(vcc),
	.datac(\inst|inst3 [8]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~13 .lut_mask = 16'hAAA0;
defparam \inst|inst|Arena_Cout_32bit_vars~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~14 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~14_combout  = (\inst|inst2 [9] & ((\inst|inst3 [9]) # ((\inst|inst|Arena_Cout_32bit_vars~12_combout ) # (\inst|inst|Arena_Cout_32bit_vars~13_combout )))) # (!\inst|inst2 [9] & (\inst|inst3 [9] & 
// ((\inst|inst|Arena_Cout_32bit_vars~12_combout ) # (\inst|inst|Arena_Cout_32bit_vars~13_combout ))))

	.dataa(\inst|inst2 [9]),
	.datab(\inst|inst3 [9]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~12_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~13_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~14 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N22
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~30 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~30_combout  = \inst|inst2 [10] $ (\inst|inst3 [10] $ (\inst|inst|Arena_Cout_32bit_vars~14_combout ))

	.dataa(vcc),
	.datab(\inst|inst2 [10]),
	.datac(\inst|inst3 [10]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~14_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~30 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_AccumOut_32bit~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N10
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[10] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [10] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [10]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~30_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~30_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [10]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [10]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[10] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N30
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[10]~25 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[10]~25_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [10])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [10])))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|inst|Arena_Difference_32bit [10]),
	.datad(\inst|inst|Arena_AccumOut_32bit [10]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[10]~25 .lut_mask = 16'hF5A0;
defparam \inst|inst7|$00000|auto_generated|result_node[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N31
cycloneii_lcell_ff \inst|inst3[10] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[10]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [10]));

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~16 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~16_combout  = (\inst|inst2 [10] & ((\inst|inst3 [10]) # (\inst|inst|Arena_Cout_32bit_vars~14_combout )))

	.dataa(vcc),
	.datab(\inst|inst2 [10]),
	.datac(\inst|inst3 [10]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~14_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~16 .lut_mask = 16'hCCC0;
defparam \inst|inst|Arena_Cout_32bit_vars~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N6
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~29 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~29_combout  = \inst|inst3 [11] $ (\inst|inst2 [11] $ (((\inst|inst|Arena_Cout_32bit_vars~15_combout ) # (\inst|inst|Arena_Cout_32bit_vars~16_combout ))))

	.dataa(\inst|inst|Arena_Cout_32bit_vars~15_combout ),
	.datab(\inst|inst3 [11]),
	.datac(\inst|inst2 [11]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~16_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~29 .lut_mask = 16'hC396;
defparam \inst|inst|Arena_AccumOut_32bit~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N30
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[11] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [11] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [11]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~29_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~29_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [11]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [11]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[11] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N24
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[11]~24 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[11]~24_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [11])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [11])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [11]),
	.datad(\inst|inst|Arena_AccumOut_32bit [11]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[11]~24 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N25
cycloneii_lcell_ff \inst|inst3[11] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[11]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [11]));

// Location: LCCOMB_X4_Y17_N10
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~14 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~14_combout  = (\inst|inst2 [10] & (\inst|inst3 [10] & \inst|inst|Arena_Bout_32bit_vars~13_combout )) # (!\inst|inst2 [10] & ((\inst|inst3 [10]) # (\inst|inst|Arena_Bout_32bit_vars~13_combout )))

	.dataa(\inst|inst2 [10]),
	.datab(vcc),
	.datac(\inst|inst3 [10]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~13_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~14 .lut_mask = 16'hF550;
defparam \inst|inst|Arena_Bout_32bit_vars~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N0
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~15 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~15_combout  = (\inst|inst3 [11] & ((\inst|inst|Arena_Bout_32bit_vars~14_combout ) # (!\inst|inst2 [11]))) # (!\inst|inst3 [11] & (!\inst|inst2 [11] & \inst|inst|Arena_Bout_32bit_vars~14_combout ))

	.dataa(vcc),
	.datab(\inst|inst3 [11]),
	.datac(\inst|inst2 [11]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~14_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~15 .lut_mask = 16'hCF0C;
defparam \inst|inst|Arena_Bout_32bit_vars~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N20
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~26 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~26_combout  = \inst|inst2 [12] $ (\inst|inst3 [12] $ (\inst|inst|Arena_Bout_32bit_vars~15_combout ))

	.dataa(vcc),
	.datab(\inst|inst2 [12]),
	.datac(\inst|inst3 [12]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~15_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~26 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N8
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[12] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [12] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~26_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [12]))))

	.dataa(\inst|inst|Arena_Difference_32bit [12]),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_Difference_32bit~26_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [12]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[12] .lut_mask = 16'hC088;
defparam \inst|inst|Arena_Difference_32bit[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N18
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~28 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~28_combout  = \inst|inst|Arena_Cout_32bit_vars~17_combout  $ (\inst|inst3 [12] $ (\inst|inst2 [12]))

	.dataa(\inst|inst|Arena_Cout_32bit_vars~17_combout ),
	.datab(vcc),
	.datac(\inst|inst3 [12]),
	.datad(\inst|inst2 [12]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~28 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_AccumOut_32bit~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N6
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[12] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [12] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [12]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~28_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~28_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [12]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [12]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[12] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N16
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[12]~23 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[12]~23_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [12])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [12])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [12]),
	.datad(\inst|inst|Arena_AccumOut_32bit [12]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[12]~23 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N17
cycloneii_lcell_ff \inst|inst3[12] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[12]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [12]));

// Location: LCCOMB_X1_Y16_N2
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~15 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~15_combout  = (\inst|inst3 [10] & \inst|inst|Arena_Cout_32bit_vars~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [10]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~14_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~15 .lut_mask = 16'hF000;
defparam \inst|inst|Arena_Cout_32bit_vars~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N28
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~17 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~17_combout  = (\inst|inst2 [11] & ((\inst|inst3 [11]) # ((\inst|inst|Arena_Cout_32bit_vars~16_combout ) # (\inst|inst|Arena_Cout_32bit_vars~15_combout )))) # (!\inst|inst2 [11] & (\inst|inst3 [11] & 
// ((\inst|inst|Arena_Cout_32bit_vars~16_combout ) # (\inst|inst|Arena_Cout_32bit_vars~15_combout ))))

	.dataa(\inst|inst2 [11]),
	.datab(\inst|inst3 [11]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~16_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~15_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~17 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~18 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~18_combout  = (\inst|inst3 [12] & \inst|inst|Arena_Cout_32bit_vars~17_combout )

	.dataa(vcc),
	.datab(\inst|inst3 [12]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~18 .lut_mask = 16'hCC00;
defparam \inst|inst|Arena_Cout_32bit_vars~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N22
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~19 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~19_combout  = (\inst|inst2 [12] & ((\inst|inst3 [12]) # (\inst|inst|Arena_Cout_32bit_vars~17_combout )))

	.dataa(vcc),
	.datab(\inst|inst3 [12]),
	.datac(\inst|inst2 [12]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~19 .lut_mask = 16'hF0C0;
defparam \inst|inst|Arena_Cout_32bit_vars~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N24
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~27 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~27_combout  = \inst|inst3 [13] $ (\inst|inst2 [13] $ (((\inst|inst|Arena_Cout_32bit_vars~18_combout ) # (\inst|inst|Arena_Cout_32bit_vars~19_combout ))))

	.dataa(\inst|inst3 [13]),
	.datab(\inst|inst2 [13]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~18_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~19_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~27 .lut_mask = 16'h9996;
defparam \inst|inst|Arena_AccumOut_32bit~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N30
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[13] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [13] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit [13])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit~27_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [13]),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_AccumOut_32bit~27_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [13]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[13] .lut_mask = 16'h8A80;
defparam \inst|inst|Arena_AccumOut_32bit[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N2
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[13]~22 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[13]~22_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [13])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [13])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [13]),
	.datad(\inst|inst|Arena_AccumOut_32bit [13]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[13]~22 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y16_N3
cycloneii_lcell_ff \inst|inst3[13] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [13]));

// Location: LCCOMB_X4_Y17_N14
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~16 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~16_combout  = (\inst|inst2 [12] & (\inst|inst3 [12] & \inst|inst|Arena_Bout_32bit_vars~15_combout )) # (!\inst|inst2 [12] & ((\inst|inst3 [12]) # (\inst|inst|Arena_Bout_32bit_vars~15_combout )))

	.dataa(vcc),
	.datab(\inst|inst2 [12]),
	.datac(\inst|inst3 [12]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~15_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~16 .lut_mask = 16'hF330;
defparam \inst|inst|Arena_Bout_32bit_vars~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N22
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~17 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~17_combout  = (\inst|inst2 [13] & (\inst|inst3 [13] & \inst|inst|Arena_Bout_32bit_vars~16_combout )) # (!\inst|inst2 [13] & ((\inst|inst3 [13]) # (\inst|inst|Arena_Bout_32bit_vars~16_combout )))

	.dataa(vcc),
	.datab(\inst|inst2 [13]),
	.datac(\inst|inst3 [13]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~16_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~17 .lut_mask = 16'hF330;
defparam \inst|inst|Arena_Bout_32bit_vars~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N4
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~24 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~24_combout  = \inst|inst2 [14] $ (\inst|inst3 [14] $ (\inst|inst|Arena_Bout_32bit_vars~17_combout ))

	.dataa(\inst|inst2 [14]),
	.datab(\inst|inst3 [14]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Bout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~24 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_Difference_32bit~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N20
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[14] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [14] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~24_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [14])))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit~24_combout ),
	.datac(\inst|inst|Arena_Difference_32bit [14]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [14]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[14] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_Difference_32bit[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N30
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[14] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [14] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [14]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~26_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~26_combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [14]),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [14]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[14] .lut_mask = 16'hC0A0;
defparam \inst|inst|Arena_AccumOut_32bit[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N22
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[14]~21 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[14]~21_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [14])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [14])))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|inst|Arena_Difference_32bit [14]),
	.datad(\inst|inst|Arena_AccumOut_32bit [14]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[14]~21 .lut_mask = 16'hF5A0;
defparam \inst|inst7|$00000|auto_generated|result_node[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y16_N23
cycloneii_lcell_ff \inst|inst3[14] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[14]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [14]));

// Location: LCCOMB_X5_Y17_N12
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~18 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~18_combout  = (\inst|inst2 [14] & (\inst|inst3 [14] & \inst|inst|Arena_Bout_32bit_vars~17_combout )) # (!\inst|inst2 [14] & ((\inst|inst3 [14]) # (\inst|inst|Arena_Bout_32bit_vars~17_combout )))

	.dataa(\inst|inst2 [14]),
	.datab(vcc),
	.datac(\inst|inst3 [14]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~18 .lut_mask = 16'hF550;
defparam \inst|inst|Arena_Bout_32bit_vars~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N18
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~23 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~23_combout  = \inst|inst2 [15] $ (\inst|inst3 [15] $ (\inst|inst|Arena_Bout_32bit_vars~18_combout ))

	.dataa(vcc),
	.datab(\inst|inst2 [15]),
	.datac(\inst|inst3 [15]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~18_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~23 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N14
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[15] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [15] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~23_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [15])))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit~23_combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Difference_32bit [15]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [15]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[15] .lut_mask = 16'h8A80;
defparam \inst|inst|Arena_Difference_32bit[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~20 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~20_combout  = (\inst|inst3 [13] & ((\inst|inst2 [13]) # ((\inst|inst|Arena_Cout_32bit_vars~18_combout ) # (\inst|inst|Arena_Cout_32bit_vars~19_combout )))) # (!\inst|inst3 [13] & (\inst|inst2 [13] & 
// ((\inst|inst|Arena_Cout_32bit_vars~18_combout ) # (\inst|inst|Arena_Cout_32bit_vars~19_combout ))))

	.dataa(\inst|inst3 [13]),
	.datab(\inst|inst2 [13]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~18_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~19_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~20 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N4
cycloneii_lcell_comb \inst2|Arena_32bitOutput[14] (
// Equation(s):
// \inst2|Arena_32bitOutput [14] = (GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [14]))) # (!GLOBAL(\inst2|Arena_octet0[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [6]))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [6]),
	.datac(\inst2|Arena_32bitOutput [14]),
	.datad(\inst2|Arena_octet0[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [14]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[14] .lut_mask = 16'hF0CC;
defparam \inst2|Arena_32bitOutput[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y16_N11
cycloneii_lcell_ff \inst|inst2[14] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|Arena_32bitOutput [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [14]));

// Location: LCCOMB_X2_Y16_N6
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~22 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~22_combout  = (\inst|inst2 [14] & ((\inst|inst3 [14]) # (\inst|inst|Arena_Cout_32bit_vars~20_combout )))

	.dataa(vcc),
	.datab(\inst|inst3 [14]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~20_combout ),
	.datad(\inst|inst2 [14]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~22 .lut_mask = 16'hFC00;
defparam \inst|inst|Arena_Cout_32bit_vars~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N30
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~21 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~21_combout  = (\inst|inst3 [14] & \inst|inst|Arena_Cout_32bit_vars~20_combout )

	.dataa(vcc),
	.datab(\inst|inst3 [14]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~21 .lut_mask = 16'hCC00;
defparam \inst|inst|Arena_Cout_32bit_vars~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N28
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~25 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~25_combout  = \inst|inst3 [15] $ (\inst|inst2 [15] $ (((\inst|inst|Arena_Cout_32bit_vars~22_combout ) # (\inst|inst|Arena_Cout_32bit_vars~21_combout ))))

	.dataa(\inst|inst3 [15]),
	.datab(\inst|inst|Arena_Cout_32bit_vars~22_combout ),
	.datac(\inst|inst2 [15]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~21_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~25 .lut_mask = 16'hA596;
defparam \inst|inst|Arena_AccumOut_32bit~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N2
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[15] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [15] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [15]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~25_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~25_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [15]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [15]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[15] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N0
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[15]~20 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[15]~20_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [15])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [15])))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|inst|Arena_Difference_32bit [15]),
	.datad(\inst|inst|Arena_AccumOut_32bit [15]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[15]~20 .lut_mask = 16'hF5A0;
defparam \inst|inst7|$00000|auto_generated|result_node[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y16_N1
cycloneii_lcell_ff \inst|inst3[15] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[15]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [15]));

// Location: LCCOMB_X5_Y17_N10
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~19 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~19_combout  = (\inst|inst2 [15] & (\inst|inst3 [15] & \inst|inst|Arena_Bout_32bit_vars~18_combout )) # (!\inst|inst2 [15] & ((\inst|inst3 [15]) # (\inst|inst|Arena_Bout_32bit_vars~18_combout )))

	.dataa(vcc),
	.datab(\inst|inst2 [15]),
	.datac(\inst|inst3 [15]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~18_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~19 .lut_mask = 16'hF330;
defparam \inst|inst|Arena_Bout_32bit_vars~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N28
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~20 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~20_combout  = (\inst|inst2 [16] & (\inst|inst3 [16] & \inst|inst|Arena_Bout_32bit_vars~19_combout )) # (!\inst|inst2 [16] & ((\inst|inst3 [16]) # (\inst|inst|Arena_Bout_32bit_vars~19_combout )))

	.dataa(\inst|inst2 [16]),
	.datab(vcc),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~19_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~20 .lut_mask = 16'hF550;
defparam \inst|inst|Arena_Bout_32bit_vars~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N2
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~21 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~21_combout  = (\inst|inst3 [17] & ((\inst|inst|Arena_Bout_32bit_vars~20_combout ) # (!\inst|inst2 [17]))) # (!\inst|inst3 [17] & (!\inst|inst2 [17] & \inst|inst|Arena_Bout_32bit_vars~20_combout ))

	.dataa(\inst|inst3 [17]),
	.datab(vcc),
	.datac(\inst|inst2 [17]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~21 .lut_mask = 16'hAF0A;
defparam \inst|inst|Arena_Bout_32bit_vars~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N26
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~20 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~20_combout  = \inst|inst2 [18] $ (\inst|inst3 [18] $ (\inst|inst|Arena_Bout_32bit_vars~21_combout ))

	.dataa(\inst|inst2 [18]),
	.datab(vcc),
	.datac(\inst|inst3 [18]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~21_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~20 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_Difference_32bit~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N12
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[18] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [18] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~20_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [18]))))

	.dataa(\inst|inst|Arena_Difference_32bit [18]),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_Difference_32bit~20_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [18]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[18] .lut_mask = 16'hC088;
defparam \inst|inst|Arena_Difference_32bit[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N24
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[18]~17 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[18]~17_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [18]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [18]))

	.dataa(vcc),
	.datab(\inst|inst|Arena_AccumOut_32bit [18]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_Difference_32bit [18]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[18]~17 .lut_mask = 16'hFC0C;
defparam \inst|inst7|$00000|auto_generated|result_node[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y15_N25
cycloneii_lcell_ff \inst|inst3[18] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[18]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [18]));

// Location: LCCOMB_X5_Y17_N0
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~22 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~22_combout  = (\inst|inst2 [18] & (\inst|inst3 [18] & \inst|inst|Arena_Bout_32bit_vars~21_combout )) # (!\inst|inst2 [18] & ((\inst|inst3 [18]) # (\inst|inst|Arena_Bout_32bit_vars~21_combout )))

	.dataa(\inst|inst2 [18]),
	.datab(vcc),
	.datac(\inst|inst3 [18]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~21_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~22 .lut_mask = 16'hF550;
defparam \inst|inst|Arena_Bout_32bit_vars~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N30
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~23 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~23_combout  = (\inst|inst3 [19] & ((\inst|inst|Arena_Bout_32bit_vars~22_combout ) # (!\inst|inst2 [19]))) # (!\inst|inst3 [19] & (!\inst|inst2 [19] & \inst|inst|Arena_Bout_32bit_vars~22_combout ))

	.dataa(\inst|inst3 [19]),
	.datab(vcc),
	.datac(\inst|inst2 [19]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~22_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~23 .lut_mask = 16'hAF0A;
defparam \inst|inst|Arena_Bout_32bit_vars~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N30
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~18 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~18_combout  = \inst|inst3 [20] $ (\inst|inst2 [20] $ (\inst|inst|Arena_Bout_32bit_vars~23_combout ))

	.dataa(vcc),
	.datab(\inst|inst3 [20]),
	.datac(\inst|inst2 [20]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~18 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N24
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[20] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [20] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~18_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [20])))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit~18_combout ),
	.datac(\inst|inst|Arena_Difference_32bit [20]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [20]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[20] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_Difference_32bit[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N0
cycloneii_lcell_comb \inst2|Arena_32bitOutput[16] (
// Equation(s):
// \inst2|Arena_32bitOutput [16] = (GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [0])) # (!GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [16])))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [0]),
	.datac(\inst2|Arena_octet1[7]~1clkctrl_outclk ),
	.datad(\inst2|Arena_32bitOutput [16]),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [16]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[16] .lut_mask = 16'hCFC0;
defparam \inst2|Arena_32bitOutput[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y17_N1
cycloneii_lcell_ff \inst|inst2[16] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [16]));

// Location: LCCOMB_X2_Y16_N0
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~23 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~23_combout  = (\inst|inst3 [15] & ((\inst|inst2 [15]) # ((\inst|inst|Arena_Cout_32bit_vars~21_combout ) # (\inst|inst|Arena_Cout_32bit_vars~22_combout )))) # (!\inst|inst3 [15] & (\inst|inst2 [15] & 
// ((\inst|inst|Arena_Cout_32bit_vars~21_combout ) # (\inst|inst|Arena_Cout_32bit_vars~22_combout ))))

	.dataa(\inst|inst3 [15]),
	.datab(\inst|inst2 [15]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~21_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~22_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~23 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N4
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~25 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~25_combout  = (\inst|inst2 [16] & ((\inst|inst3 [16]) # (\inst|inst|Arena_Cout_32bit_vars~23_combout )))

	.dataa(\inst|inst3 [16]),
	.datab(vcc),
	.datac(\inst|inst2 [16]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~25 .lut_mask = 16'hF0A0;
defparam \inst|inst|Arena_Cout_32bit_vars~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N10
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~24 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~24_combout  = (\inst|inst3 [16] & \inst|inst|Arena_Cout_32bit_vars~23_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~24 .lut_mask = 16'hF000;
defparam \inst|inst|Arena_Cout_32bit_vars~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N26
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~26 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~26_combout  = (\inst|inst3 [17] & ((\inst|inst2 [17]) # ((\inst|inst|Arena_Cout_32bit_vars~25_combout ) # (\inst|inst|Arena_Cout_32bit_vars~24_combout )))) # (!\inst|inst3 [17] & (\inst|inst2 [17] & 
// ((\inst|inst|Arena_Cout_32bit_vars~25_combout ) # (\inst|inst|Arena_Cout_32bit_vars~24_combout ))))

	.dataa(\inst|inst3 [17]),
	.datab(\inst|inst2 [17]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~25_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~24_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~26 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N18
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~28 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~28_combout  = (\inst|inst2 [18] & ((\inst|inst3 [18]) # (\inst|inst|Arena_Cout_32bit_vars~26_combout )))

	.dataa(\inst|inst2 [18]),
	.datab(vcc),
	.datac(\inst|inst3 [18]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~28 .lut_mask = 16'hAAA0;
defparam \inst|inst|Arena_Cout_32bit_vars~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N16
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~27 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~27_combout  = (\inst|inst3 [18] & \inst|inst|Arena_Cout_32bit_vars~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [18]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~27 .lut_mask = 16'hF000;
defparam \inst|inst|Arena_Cout_32bit_vars~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N18
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~21 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~21_combout  = \inst|inst2 [19] $ (\inst|inst3 [19] $ (((\inst|inst|Arena_Cout_32bit_vars~28_combout ) # (\inst|inst|Arena_Cout_32bit_vars~27_combout ))))

	.dataa(\inst|inst2 [19]),
	.datab(\inst|inst|Arena_Cout_32bit_vars~28_combout ),
	.datac(\inst|inst3 [19]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~27_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~21 .lut_mask = 16'hA596;
defparam \inst|inst|Arena_AccumOut_32bit~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N26
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[19] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [19] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [19]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~21_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~21_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [19]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [19]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[19] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~19 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~19_combout  = \inst|inst3 [19] $ (\inst|inst|Arena_Bout_32bit_vars~22_combout  $ (\inst|inst2 [19]))

	.dataa(vcc),
	.datab(\inst|inst3 [19]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~22_combout ),
	.datad(\inst|inst2 [19]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~19 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[19] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [19] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~19_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [19]))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit [19]),
	.datac(\inst|inst|Arena_Difference_32bit~19_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [19]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[19] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_Difference_32bit[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N24
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[19]~16 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[19]~16_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [19]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [19]))

	.dataa(vcc),
	.datab(\inst|inst|Arena_AccumOut_32bit [19]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_Difference_32bit [19]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[19]~16 .lut_mask = 16'hFC0C;
defparam \inst|inst7|$00000|auto_generated|result_node[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N25
cycloneii_lcell_ff \inst|inst3[19] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[19]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [19]));

// Location: LCCOMB_X2_Y16_N28
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~29 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~29_combout  = (\inst|inst2 [19] & ((\inst|inst3 [19]) # ((\inst|inst|Arena_Cout_32bit_vars~27_combout ) # (\inst|inst|Arena_Cout_32bit_vars~28_combout )))) # (!\inst|inst2 [19] & (\inst|inst3 [19] & 
// ((\inst|inst|Arena_Cout_32bit_vars~27_combout ) # (\inst|inst|Arena_Cout_32bit_vars~28_combout ))))

	.dataa(\inst|inst2 [19]),
	.datab(\inst|inst3 [19]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~27_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~28_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~29 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N30
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~20 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~20_combout  = \inst|inst2 [20] $ (\inst|inst|Arena_Cout_32bit_vars~29_combout  $ (\inst|inst3 [20]))

	.dataa(vcc),
	.datab(\inst|inst2 [20]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~29_combout ),
	.datad(\inst|inst3 [20]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~20 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_AccumOut_32bit~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N30
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[20] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [20] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit [20])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit~20_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [20]),
	.datac(\inst|inst|Arena_AccumOut_32bit~20_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [20]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[20] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_AccumOut_32bit[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N22
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[20]~15 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[20]~15_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [20])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [20])))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|inst|Arena_Difference_32bit [20]),
	.datad(\inst|inst|Arena_AccumOut_32bit [20]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[20]~15 .lut_mask = 16'hF5A0;
defparam \inst|inst7|$00000|auto_generated|result_node[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y15_N23
cycloneii_lcell_ff \inst|inst3[20] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[20]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [20]));

// Location: LCCOMB_X2_Y16_N30
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~30 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~30_combout  = (\inst|inst3 [20] & \inst|inst|Arena_Cout_32bit_vars~29_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [20]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~29_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~30 .lut_mask = 16'hF000;
defparam \inst|inst|Arena_Cout_32bit_vars~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N22
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[21] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [21] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [21]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~19_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~19_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [21]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [21]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[21] .lut_mask = 16'hC088;
defparam \inst|inst|Arena_AccumOut_32bit[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N14
cycloneii_lcell_comb \inst2|Arena_32bitOutput[21] (
// Equation(s):
// \inst2|Arena_32bitOutput [21] = (GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [5])) # (!GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [21])))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [5]),
	.datac(\inst2|Arena_32bitOutput [21]),
	.datad(\inst2|Arena_octet1[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [21]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[21] .lut_mask = 16'hCCF0;
defparam \inst2|Arena_32bitOutput[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N15
cycloneii_lcell_ff \inst|inst2[21] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [21]));

// Location: LCCOMB_X5_Y17_N24
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~24 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~24_combout  = (\inst|inst2 [20] & (\inst|inst3 [20] & \inst|inst|Arena_Bout_32bit_vars~23_combout )) # (!\inst|inst2 [20] & ((\inst|inst3 [20]) # (\inst|inst|Arena_Bout_32bit_vars~23_combout )))

	.dataa(\inst|inst2 [20]),
	.datab(vcc),
	.datac(\inst|inst3 [20]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~24 .lut_mask = 16'hF550;
defparam \inst|inst|Arena_Bout_32bit_vars~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N8
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~17 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~17_combout  = \inst|inst3 [21] $ (\inst|inst2 [21] $ (\inst|inst|Arena_Bout_32bit_vars~24_combout ))

	.dataa(\inst|inst3 [21]),
	.datab(\inst|inst2 [21]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Bout_32bit_vars~24_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~17 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_Difference_32bit~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N26
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[21] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [21] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~17_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [21]))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit [21]),
	.datac(\inst|inst|Arena_Difference_32bit~17_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [21]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[21] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_Difference_32bit[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N24
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[21]~14 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[21]~14_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [21]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [21]))

	.dataa(vcc),
	.datab(\inst|inst|Arena_AccumOut_32bit [21]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_Difference_32bit [21]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[21]~14 .lut_mask = 16'hFC0C;
defparam \inst|inst7|$00000|auto_generated|result_node[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y16_N25
cycloneii_lcell_ff \inst|inst3[21] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[21]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [21]));

// Location: LCCOMB_X2_Y16_N12
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~31 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~31_combout  = (\inst|inst2 [20] & ((\inst|inst3 [20]) # (\inst|inst|Arena_Cout_32bit_vars~29_combout )))

	.dataa(\inst|inst3 [20]),
	.datab(vcc),
	.datac(\inst|inst2 [20]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~29_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~31 .lut_mask = 16'hF0A0;
defparam \inst|inst|Arena_Cout_32bit_vars~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N14
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~32 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~32_combout  = (\inst|inst2 [21] & ((\inst|inst|Arena_Cout_32bit_vars~30_combout ) # ((\inst|inst3 [21]) # (\inst|inst|Arena_Cout_32bit_vars~31_combout )))) # (!\inst|inst2 [21] & (\inst|inst3 [21] & 
// ((\inst|inst|Arena_Cout_32bit_vars~30_combout ) # (\inst|inst|Arena_Cout_32bit_vars~31_combout ))))

	.dataa(\inst|inst2 [21]),
	.datab(\inst|inst|Arena_Cout_32bit_vars~30_combout ),
	.datac(\inst|inst3 [21]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~31_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~32 .lut_mask = 16'hFAE8;
defparam \inst|inst|Arena_Cout_32bit_vars~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N6
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~18 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~18_combout  = \inst|inst2 [22] $ (\inst|inst3 [22] $ (\inst|inst|Arena_Cout_32bit_vars~32_combout ))

	.dataa(\inst|inst2 [22]),
	.datab(\inst|inst3 [22]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~32_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~18 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_AccumOut_32bit~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N22
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[22] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [22] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [22]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~18_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~18_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [22]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [22]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[22] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[22]~13 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[22]~13_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [22])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [22])))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|inst|Arena_Difference_32bit [22]),
	.datad(\inst|inst|Arena_AccumOut_32bit [22]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[22]~13 .lut_mask = 16'hF5A0;
defparam \inst|inst7|$00000|auto_generated|result_node[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N17
cycloneii_lcell_ff \inst|inst3[22] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[22]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [22]));

// Location: LCCOMB_X6_Y17_N18
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~25 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~25_combout  = (\inst|inst3 [21] & ((\inst|inst|Arena_Bout_32bit_vars~24_combout ) # (!\inst|inst2 [21]))) # (!\inst|inst3 [21] & (!\inst|inst2 [21] & \inst|inst|Arena_Bout_32bit_vars~24_combout ))

	.dataa(\inst|inst3 [21]),
	.datab(vcc),
	.datac(\inst|inst2 [21]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~24_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~25 .lut_mask = 16'hAF0A;
defparam \inst|inst|Arena_Bout_32bit_vars~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N28
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~26 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~26_combout  = (\inst|inst2 [22] & (\inst|inst3 [22] & \inst|inst|Arena_Bout_32bit_vars~25_combout )) # (!\inst|inst2 [22] & ((\inst|inst3 [22]) # (\inst|inst|Arena_Bout_32bit_vars~25_combout )))

	.dataa(\inst|inst2 [22]),
	.datab(vcc),
	.datac(\inst|inst3 [22]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~25_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~26 .lut_mask = 16'hF550;
defparam \inst|inst|Arena_Bout_32bit_vars~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N20
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~15 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~15_combout  = \inst|inst3 [23] $ (\inst|inst2 [23] $ (\inst|inst|Arena_Bout_32bit_vars~26_combout ))

	.dataa(vcc),
	.datab(\inst|inst3 [23]),
	.datac(\inst|inst2 [23]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~15 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N26
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[23] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [23] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~15_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [23]))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit [23]),
	.datac(\inst|inst|Arena_Difference_32bit~15_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [23]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[23] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_Difference_32bit[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N26
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~34 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~34_combout  = (\inst|inst2 [22] & ((\inst|inst3 [22]) # (\inst|inst|Arena_Cout_32bit_vars~32_combout )))

	.dataa(\inst|inst2 [22]),
	.datab(\inst|inst3 [22]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~32_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~34 .lut_mask = 16'hAA88;
defparam \inst|inst|Arena_Cout_32bit_vars~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N16
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~17 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~17_combout  = \inst|inst2 [23] $ (\inst|inst3 [23] $ (((\inst|inst|Arena_Cout_32bit_vars~33_combout ) # (\inst|inst|Arena_Cout_32bit_vars~34_combout ))))

	.dataa(\inst|inst|Arena_Cout_32bit_vars~33_combout ),
	.datab(\inst|inst2 [23]),
	.datac(\inst|inst3 [23]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~34_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~17 .lut_mask = 16'hC396;
defparam \inst|inst|Arena_AccumOut_32bit~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N18
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[23] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [23] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit [23])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit~17_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [23]),
	.datac(\inst|inst|Arena_AccumOut_32bit~17_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [23]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[23] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_AccumOut_32bit[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N16
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[23]~12 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[23]~12_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [23])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [23])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [23]),
	.datad(\inst|inst|Arena_AccumOut_32bit [23]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[23]~12 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y15_N17
cycloneii_lcell_ff \inst|inst3[23] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[23]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [23]));

// Location: LCCOMB_X6_Y17_N10
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~27 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~27_combout  = (\inst|inst3 [23] & ((\inst|inst|Arena_Bout_32bit_vars~26_combout ) # (!\inst|inst2 [23]))) # (!\inst|inst3 [23] & (!\inst|inst2 [23] & \inst|inst|Arena_Bout_32bit_vars~26_combout ))

	.dataa(vcc),
	.datab(\inst|inst3 [23]),
	.datac(\inst|inst2 [23]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~27 .lut_mask = 16'hCF0C;
defparam \inst|inst|Arena_Bout_32bit_vars~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N20
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~14 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~14_combout  = \inst|inst2 [24] $ (\inst|inst3 [24] $ (\inst|inst|Arena_Bout_32bit_vars~27_combout ))

	.dataa(\inst|inst2 [24]),
	.datab(vcc),
	.datac(\inst|inst3 [24]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~27_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~14 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_Difference_32bit~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N22
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[24] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [24] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~14_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [24])))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit~14_combout ),
	.datac(\inst|inst|Arena_Difference_32bit [24]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [24]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[24] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_Difference_32bit[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N20
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~33 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~33_combout  = (\inst|inst3 [22] & \inst|inst|Arena_Cout_32bit_vars~32_combout )

	.dataa(vcc),
	.datab(\inst|inst3 [22]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~32_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~33 .lut_mask = 16'hCC00;
defparam \inst|inst|Arena_Cout_32bit_vars~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N0
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~35 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~35_combout  = (\inst|inst3 [23] & ((\inst|inst2 [23]) # ((\inst|inst|Arena_Cout_32bit_vars~33_combout ) # (\inst|inst|Arena_Cout_32bit_vars~34_combout )))) # (!\inst|inst3 [23] & (\inst|inst2 [23] & 
// ((\inst|inst|Arena_Cout_32bit_vars~33_combout ) # (\inst|inst|Arena_Cout_32bit_vars~34_combout ))))

	.dataa(\inst|inst3 [23]),
	.datab(\inst|inst2 [23]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~33_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~34_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~35 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N30
cycloneii_lcell_comb \inst2|Arena_32bitOutput[24] (
// Equation(s):
// \inst2|Arena_32bitOutput [24] = (GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [0])) # (!GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [24])))

	.dataa(\Arena_octalBits~combout [0]),
	.datab(\inst2|Arena_32bitOutput [24]),
	.datac(vcc),
	.datad(\inst2|Arena_octet1[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [24]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[24] .lut_mask = 16'hAACC;
defparam \inst2|Arena_32bitOutput[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y17_N31
cycloneii_lcell_ff \inst|inst2[24] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [24]));

// Location: LCCOMB_X3_Y18_N26
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~16 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~16_combout  = \inst|inst3 [24] $ (\inst|inst|Arena_Cout_32bit_vars~35_combout  $ (\inst|inst2 [24]))

	.dataa(\inst|inst3 [24]),
	.datab(vcc),
	.datac(\inst|inst|Arena_Cout_32bit_vars~35_combout ),
	.datad(\inst|inst2 [24]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~16 .lut_mask = 16'hA55A;
defparam \inst|inst|Arena_AccumOut_32bit~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N12
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[24] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [24] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [24]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~16_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~16_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [24]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [24]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[24] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N18
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[24]~11 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[24]~11_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [24])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [24])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [24]),
	.datad(\inst|inst|Arena_AccumOut_32bit [24]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[24]~11 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y18_N19
cycloneii_lcell_ff \inst|inst3[24] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[24]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [24]));

// Location: LCCOMB_X3_Y16_N12
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~37 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~37_combout  = (\inst|inst2 [24] & ((\inst|inst3 [24]) # (\inst|inst|Arena_Cout_32bit_vars~35_combout )))

	.dataa(vcc),
	.datab(\inst|inst3 [24]),
	.datac(\inst|inst2 [24]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~35_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~37 .lut_mask = 16'hF0C0;
defparam \inst|inst|Arena_Cout_32bit_vars~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N14
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~36 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~36_combout  = (\inst|inst3 [24] & \inst|inst|Arena_Cout_32bit_vars~35_combout )

	.dataa(vcc),
	.datab(\inst|inst3 [24]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~35_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~36 .lut_mask = 16'hCC00;
defparam \inst|inst|Arena_Cout_32bit_vars~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N8
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~15 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~15_combout  = \inst|inst3 [25] $ (\inst|inst2 [25] $ (((\inst|inst|Arena_Cout_32bit_vars~37_combout ) # (\inst|inst|Arena_Cout_32bit_vars~36_combout ))))

	.dataa(\inst|inst3 [25]),
	.datab(\inst|inst2 [25]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~37_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~36_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~15 .lut_mask = 16'h9996;
defparam \inst|inst|Arena_AccumOut_32bit~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N0
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[25] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [25] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [25]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~15_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~15_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [25]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [25]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[25] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N10
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[25]~10 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[25]~10_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [25])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [25])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [25]),
	.datad(\inst|inst|Arena_AccumOut_32bit [25]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[25]~10 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y15_N11
cycloneii_lcell_ff \inst|inst3[25] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[25]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [25]));

// Location: LCCOMB_X6_Y17_N0
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~28 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~28_combout  = (\inst|inst3 [24] & ((\inst|inst|Arena_Bout_32bit_vars~27_combout ) # (!\inst|inst2 [24]))) # (!\inst|inst3 [24] & (!\inst|inst2 [24] & \inst|inst|Arena_Bout_32bit_vars~27_combout ))

	.dataa(\inst|inst3 [24]),
	.datab(\inst|inst2 [24]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Bout_32bit_vars~27_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~28 .lut_mask = 16'hBB22;
defparam \inst|inst|Arena_Bout_32bit_vars~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N26
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~29 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~29_combout  = (\inst|inst2 [25] & (\inst|inst3 [25] & \inst|inst|Arena_Bout_32bit_vars~28_combout )) # (!\inst|inst2 [25] & ((\inst|inst3 [25]) # (\inst|inst|Arena_Bout_32bit_vars~28_combout )))

	.dataa(\inst|inst2 [25]),
	.datab(vcc),
	.datac(\inst|inst3 [25]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~28_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~29 .lut_mask = 16'hF550;
defparam \inst|inst|Arena_Bout_32bit_vars~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N22
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~12 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~12_combout  = \inst|inst2 [26] $ (\inst|inst3 [26] $ (\inst|inst|Arena_Bout_32bit_vars~29_combout ))

	.dataa(vcc),
	.datab(\inst|inst2 [26]),
	.datac(\inst|inst3 [26]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~29_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~12 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N14
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[26] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [26] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~12_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [26])))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit~12_combout ),
	.datac(\inst|inst|Arena_Difference_32bit [26]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [26]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[26] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_Difference_32bit[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N18
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~38 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~38_combout  = (\inst|inst2 [25] & ((\inst|inst3 [25]) # ((\inst|inst|Arena_Cout_32bit_vars~36_combout ) # (\inst|inst|Arena_Cout_32bit_vars~37_combout )))) # (!\inst|inst2 [25] & (\inst|inst3 [25] & 
// ((\inst|inst|Arena_Cout_32bit_vars~36_combout ) # (\inst|inst|Arena_Cout_32bit_vars~37_combout ))))

	.dataa(\inst|inst2 [25]),
	.datab(\inst|inst3 [25]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~36_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~37_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~38 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N14
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~14 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~14_combout  = \inst|inst3 [26] $ (\inst|inst2 [26] $ (\inst|inst|Arena_Cout_32bit_vars~38_combout ))

	.dataa(vcc),
	.datab(\inst|inst3 [26]),
	.datac(\inst|inst2 [26]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~38_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~14 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_AccumOut_32bit~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N26
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[26] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [26] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit [26])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit~14_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [26]),
	.datac(\inst|inst|Arena_AccumOut_32bit~14_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [26]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[26] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_AccumOut_32bit[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N20
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[26]~9 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[26]~9_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [26])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [26])))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|inst|Arena_Difference_32bit [26]),
	.datad(\inst|inst|Arena_AccumOut_32bit [26]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[26]~9 .lut_mask = 16'hF5A0;
defparam \inst|inst7|$00000|auto_generated|result_node[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y15_N21
cycloneii_lcell_ff \inst|inst3[26] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[26]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [26]));

// Location: LCCOMB_X3_Y16_N22
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~40 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~40_combout  = (\inst|inst2 [26] & ((\inst|inst3 [26]) # (\inst|inst|Arena_Cout_32bit_vars~38_combout )))

	.dataa(vcc),
	.datab(\inst|inst2 [26]),
	.datac(\inst|inst3 [26]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~38_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~40 .lut_mask = 16'hCCC0;
defparam \inst|inst|Arena_Cout_32bit_vars~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N8
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~39 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~39_combout  = (\inst|inst3 [26] & \inst|inst|Arena_Cout_32bit_vars~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [26]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~38_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~39 .lut_mask = 16'hF000;
defparam \inst|inst|Arena_Cout_32bit_vars~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N12
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~41 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~41_combout  = (\inst|inst3 [27] & ((\inst|inst2 [27]) # ((\inst|inst|Arena_Cout_32bit_vars~40_combout ) # (\inst|inst|Arena_Cout_32bit_vars~39_combout )))) # (!\inst|inst3 [27] & (\inst|inst2 [27] & 
// ((\inst|inst|Arena_Cout_32bit_vars~40_combout ) # (\inst|inst|Arena_Cout_32bit_vars~39_combout ))))

	.dataa(\inst|inst3 [27]),
	.datab(\inst|inst2 [27]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~40_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~39_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~41 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N14
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~43 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~43_combout  = (\inst|inst2 [28] & ((\inst|inst3 [28]) # (\inst|inst|Arena_Cout_32bit_vars~41_combout )))

	.dataa(\inst|inst3 [28]),
	.datab(\inst|inst2 [28]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~41_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~43 .lut_mask = 16'hCC88;
defparam \inst|inst|Arena_Cout_32bit_vars~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N12
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~30 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~30_combout  = (\inst|inst2 [26] & (\inst|inst3 [26] & \inst|inst|Arena_Bout_32bit_vars~29_combout )) # (!\inst|inst2 [26] & ((\inst|inst3 [26]) # (\inst|inst|Arena_Bout_32bit_vars~29_combout )))

	.dataa(vcc),
	.datab(\inst|inst2 [26]),
	.datac(\inst|inst3 [26]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~29_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~30 .lut_mask = 16'hF330;
defparam \inst|inst|Arena_Bout_32bit_vars~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N0
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~11 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~11_combout  = \inst|inst3 [27] $ (\inst|inst2 [27] $ (\inst|inst|Arena_Bout_32bit_vars~30_combout ))

	.dataa(\inst|inst3 [27]),
	.datab(\inst|inst2 [27]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~11 .lut_mask = 16'h9696;
defparam \inst|inst|Arena_Difference_32bit~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N4
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[27] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [27] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit~11_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit [27])))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_Difference_32bit~11_combout ),
	.datac(\inst|inst|Arena_Difference_32bit [27]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [27]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[27] .lut_mask = 16'h88A0;
defparam \inst|inst|Arena_Difference_32bit[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N22
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[27] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [27] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [27]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~13_combout ))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~13_combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [27]),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [27]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[27] .lut_mask = 16'hC0A0;
defparam \inst|inst|Arena_AccumOut_32bit[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N26
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[27]~8 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[27]~8_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [27])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [27])))

	.dataa(vcc),
	.datab(\inst|inst|Arena_Difference_32bit [27]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_AccumOut_32bit [27]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[27]~8 .lut_mask = 16'hCFC0;
defparam \inst|inst7|$00000|auto_generated|result_node[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y16_N27
cycloneii_lcell_ff \inst|inst3[27] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[27]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [27]));

// Location: LCCOMB_X6_Y17_N6
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~31 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~31_combout  = (\inst|inst3 [27] & ((\inst|inst|Arena_Bout_32bit_vars~30_combout ) # (!\inst|inst2 [27]))) # (!\inst|inst3 [27] & (!\inst|inst2 [27] & \inst|inst|Arena_Bout_32bit_vars~30_combout ))

	.dataa(vcc),
	.datab(\inst|inst3 [27]),
	.datac(\inst|inst2 [27]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~30_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~31 .lut_mask = 16'hCF0C;
defparam \inst|inst|Arena_Bout_32bit_vars~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N28
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~10 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~10_combout  = \inst|inst3 [28] $ (\inst|inst2 [28] $ (\inst|inst|Arena_Bout_32bit_vars~31_combout ))

	.dataa(\inst|inst3 [28]),
	.datab(\inst|inst2 [28]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Bout_32bit_vars~31_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~10 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_Difference_32bit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N16
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[28] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [28] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~10_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [28]))))

	.dataa(\inst|inst|Arena_Difference_32bit [28]),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Difference_32bit~10_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [28]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[28] .lut_mask = 16'hC808;
defparam \inst|inst|Arena_Difference_32bit[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N2
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~12 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~12_combout  = \inst|inst3 [28] $ (\inst|inst2 [28] $ (\inst|inst|Arena_Cout_32bit_vars~41_combout ))

	.dataa(\inst|inst3 [28]),
	.datab(\inst|inst2 [28]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~41_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~12 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_AccumOut_32bit~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N18
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[28] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [28] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit [28])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit~12_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [28]),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_AccumOut_32bit~12_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [28]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[28] .lut_mask = 16'h8A80;
defparam \inst|inst|Arena_AccumOut_32bit[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N24
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[28]~7 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[28]~7_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [28])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [28])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [28]),
	.datad(\inst|inst|Arena_AccumOut_32bit [28]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[28]~7 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y16_N25
cycloneii_lcell_ff \inst|inst3[28] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[28]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [28]));

// Location: LCCOMB_X6_Y16_N30
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~42 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~42_combout  = (\inst|inst3 [28] & \inst|inst|Arena_Cout_32bit_vars~41_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst3 [28]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~41_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~42 .lut_mask = 16'hF000;
defparam \inst|inst|Arena_Cout_32bit_vars~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N10
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~11 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~11_combout  = \inst|inst3 [29] $ (\inst|inst2 [29] $ (((\inst|inst|Arena_Cout_32bit_vars~43_combout ) # (\inst|inst|Arena_Cout_32bit_vars~42_combout ))))

	.dataa(\inst|inst3 [29]),
	.datab(\inst|inst2 [29]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~43_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~42_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~11 .lut_mask = 16'h9996;
defparam \inst|inst|Arena_AccumOut_32bit~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N0
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[29] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [29] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit [29])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit~11_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit [29]),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_AccumOut_32bit~11_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [29]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[29] .lut_mask = 16'h8A80;
defparam \inst|inst|Arena_AccumOut_32bit[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N8
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~32 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~32_combout  = (\inst|inst2 [28] & (\inst|inst3 [28] & \inst|inst|Arena_Bout_32bit_vars~31_combout )) # (!\inst|inst2 [28] & ((\inst|inst3 [28]) # (\inst|inst|Arena_Bout_32bit_vars~31_combout )))

	.dataa(\inst|inst2 [28]),
	.datab(\inst|inst3 [28]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Bout_32bit_vars~31_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~32 .lut_mask = 16'hDD44;
defparam \inst|inst|Arena_Bout_32bit_vars~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N28
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~9 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~9_combout  = \inst|inst2 [29] $ (\inst|inst3 [29] $ (\inst|inst|Arena_Bout_32bit_vars~32_combout ))

	.dataa(vcc),
	.datab(\inst|inst2 [29]),
	.datac(\inst|inst3 [29]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~32_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~9 .lut_mask = 16'hC33C;
defparam \inst|inst|Arena_Difference_32bit~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N6
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[29] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [29] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~9_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [29]))))

	.dataa(\inst|inst|Arena_Difference_32bit [29]),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Difference_32bit~9_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [29]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[29] .lut_mask = 16'hC808;
defparam \inst|inst|Arena_Difference_32bit[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N4
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[29]~6 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[29]~6_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [29]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [29]))

	.dataa(vcc),
	.datab(\inst|inst|Arena_AccumOut_32bit [29]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|inst|Arena_Difference_32bit [29]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[29]~6 .lut_mask = 16'hFC0C;
defparam \inst|inst7|$00000|auto_generated|result_node[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y16_N5
cycloneii_lcell_ff \inst|inst3[29] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[29]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [29]));

// Location: LCCOMB_X7_Y16_N10
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~8 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~8_combout  = \inst|inst|Arena_AccumOut_32bit~10_combout  $ (((\inst|inst2 [29] & (\inst|inst3 [29] & \inst|inst|Arena_Bout_32bit_vars~32_combout )) # (!\inst|inst2 [29] & ((\inst|inst3 [29]) # 
// (\inst|inst|Arena_Bout_32bit_vars~32_combout )))))

	.dataa(\inst|inst|Arena_AccumOut_32bit~10_combout ),
	.datab(\inst|inst2 [29]),
	.datac(\inst|inst3 [29]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~32_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~8 .lut_mask = 16'h599A;
defparam \inst|inst|Arena_Difference_32bit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N4
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[30] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [30] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~8_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [30]))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_sub_add~clkctrl_outclk ),
	.datac(\inst|inst|Arena_Difference_32bit [30]),
	.datad(\inst|inst|Arena_Difference_32bit~8_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [30]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[30] .lut_mask = 16'hA820;
defparam \inst|inst|Arena_Difference_32bit[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N18
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit_vars~44 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit_vars~44_combout  = (\inst|inst3 [29] & ((\inst|inst2 [29]) # ((\inst|inst|Arena_Cout_32bit_vars~42_combout ) # (\inst|inst|Arena_Cout_32bit_vars~43_combout )))) # (!\inst|inst3 [29] & (\inst|inst2 [29] & 
// ((\inst|inst|Arena_Cout_32bit_vars~42_combout ) # (\inst|inst|Arena_Cout_32bit_vars~43_combout ))))

	.dataa(\inst|inst3 [29]),
	.datab(\inst|inst2 [29]),
	.datac(\inst|inst|Arena_Cout_32bit_vars~42_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~43_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit_vars~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit_vars~44 .lut_mask = 16'hEEE8;
defparam \inst|inst|Arena_Cout_32bit_vars~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N12
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~39 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~39_combout  = \inst|inst2 [30] $ (\inst|inst3 [30] $ (\inst|inst|Arena_Cout_32bit_vars~44_combout ))

	.dataa(\inst|inst2 [30]),
	.datab(\inst|inst3 [30]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~44_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~39 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_AccumOut_32bit~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N30
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[30] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [30] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit [30])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit~39_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_sub_add~clkctrl_outclk ),
	.datac(\inst|inst|Arena_AccumOut_32bit [30]),
	.datad(\inst|inst|Arena_AccumOut_32bit~39_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [30]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[30] .lut_mask = 16'hA280;
defparam \inst|inst|Arena_AccumOut_32bit[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N20
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[30]~5 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[30]~5_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [30])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [30])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [30]),
	.datad(\inst|inst|Arena_AccumOut_32bit [30]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[30]~5 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y16_N21
cycloneii_lcell_ff \inst|inst3[30] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[30]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [30]));

// Location: LCCOMB_X7_Y17_N16
cycloneii_lcell_comb \inst2|Arena_32bitOutput[31] (
// Equation(s):
// \inst2|Arena_32bitOutput [31] = (GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [7])) # (!GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [31])))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [7]),
	.datac(\inst2|Arena_32bitOutput [31]),
	.datad(\inst2|Arena_octet1[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [31]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[31] .lut_mask = 16'hCCF0;
defparam \inst2|Arena_32bitOutput[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y17_N17
cycloneii_lcell_ff \inst|inst2[31] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [31]));

// Location: LCCOMB_X7_Y16_N24
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~8 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~8_combout  = \inst|inst2 [31] $ (\inst|inst3 [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst2 [31]),
	.datad(\inst|inst3 [31]),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~8 .lut_mask = 16'h0FF0;
defparam \inst|inst|Arena_AccumOut_32bit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N26
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~9 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~9_combout  = \inst|inst|Arena_AccumOut_32bit~8_combout  $ (((\inst|inst2 [30] & ((\inst|inst3 [30]) # (\inst|inst|Arena_Cout_32bit_vars~44_combout ))) # (!\inst|inst2 [30] & (\inst|inst3 [30] & 
// \inst|inst|Arena_Cout_32bit_vars~44_combout ))))

	.dataa(\inst|inst2 [30]),
	.datab(\inst|inst3 [30]),
	.datac(\inst|inst|Arena_AccumOut_32bit~8_combout ),
	.datad(\inst|inst|Arena_Cout_32bit_vars~44_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~9 .lut_mask = 16'h1E78;
defparam \inst|inst|Arena_AccumOut_32bit~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N22
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[31] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [31] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit [31])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit~9_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_sub_add~clkctrl_outclk ),
	.datac(\inst|inst|Arena_AccumOut_32bit [31]),
	.datad(\inst|inst|Arena_AccumOut_32bit~9_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [31]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[31] .lut_mask = 16'hA280;
defparam \inst|inst|Arena_AccumOut_32bit[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N24
cycloneii_lcell_comb \inst2|Arena_32bitOutput[30] (
// Equation(s):
// \inst2|Arena_32bitOutput [30] = (GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & (\Arena_octalBits~combout [6])) # (!GLOBAL(\inst2|Arena_octet1[15]~0clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [30])))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [6]),
	.datac(\inst2|Arena_32bitOutput [30]),
	.datad(\inst2|Arena_octet1[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [30]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[30] .lut_mask = 16'hCCF0;
defparam \inst2|Arena_32bitOutput[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y17_N25
cycloneii_lcell_ff \inst|inst2[30] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst2|Arena_32bitOutput [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2 [30]));

// Location: LCCOMB_X7_Y17_N18
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~1 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~1_combout  = (\inst|inst3 [30]) # (!\inst|inst2 [30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst2 [30]),
	.datad(\inst|inst3 [30]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~1 .lut_mask = 16'hFF0F;
defparam \inst|inst|Arena_Bout_32bit_vars~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N0
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~33 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~33_combout  = (\inst|inst|Arena_Bout_32bit_vars~1_combout  & ((\inst|inst3 [29] & ((\inst|inst|Arena_Bout_32bit_vars~32_combout ) # (!\inst|inst2 [29]))) # (!\inst|inst3 [29] & (!\inst|inst2 [29] & 
// \inst|inst|Arena_Bout_32bit_vars~32_combout ))))

	.dataa(\inst|inst3 [29]),
	.datab(\inst|inst|Arena_Bout_32bit_vars~1_combout ),
	.datac(\inst|inst2 [29]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~32_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~33 .lut_mask = 16'h8C08;
defparam \inst|inst|Arena_Bout_32bit_vars~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N28
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~35 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~35_combout  = \inst|inst|Arena_AccumOut_32bit~8_combout  $ (((\inst|inst|Arena_Bout_32bit_vars~33_combout ) # ((\inst|inst3 [30] & !\inst|inst2 [30]))))

	.dataa(\inst|inst3 [30]),
	.datab(\inst|inst|Arena_AccumOut_32bit~8_combout ),
	.datac(\inst|inst2 [30]),
	.datad(\inst|inst|Arena_Bout_32bit_vars~33_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~35 .lut_mask = 16'h33C6;
defparam \inst|inst|Arena_Difference_32bit~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N6
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[31] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [31] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~35_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [31]))))

	.dataa(\inst|inst|Arena_Difference_32bit [31]),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Difference_32bit~35_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [31]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[31] .lut_mask = 16'hC808;
defparam \inst|inst|Arena_Difference_32bit[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N8
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[31]~4 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[31]~4_combout  = (\Arena_sub_add~combout  & ((\inst|inst|Arena_Difference_32bit [31]))) # (!\Arena_sub_add~combout  & (\inst|inst|Arena_AccumOut_32bit [31]))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [31]),
	.datad(\inst|inst|Arena_Difference_32bit [31]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[31]~4 .lut_mask = 16'hFC30;
defparam \inst|inst7|$00000|auto_generated|result_node[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y17_N9
cycloneii_lcell_ff \inst|inst3[31] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[31]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [31]));

// Location: LCCOMB_X7_Y16_N0
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit~0 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit~0_combout  = (\inst|inst2 [30] & ((\inst|inst3 [30]) # (\inst|inst|Arena_Cout_32bit_vars~44_combout ))) # (!\inst|inst2 [30] & (\inst|inst3 [30] & \inst|inst|Arena_Cout_32bit_vars~44_combout ))

	.dataa(\inst|inst2 [30]),
	.datab(\inst|inst3 [30]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Cout_32bit_vars~44_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit~0 .lut_mask = 16'hEE88;
defparam \inst|inst|Arena_Cout_32bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N2
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit~1 (
// Equation(s):
// \inst|inst|Arena_Cout_32bit~1_combout  = (\inst|inst3 [31] & ((\inst|inst2 [31]) # (\inst|inst|Arena_Cout_32bit~0_combout ))) # (!\inst|inst3 [31] & (\inst|inst2 [31] & \inst|inst|Arena_Cout_32bit~0_combout ))

	.dataa(vcc),
	.datab(\inst|inst3 [31]),
	.datac(\inst|inst2 [31]),
	.datad(\inst|inst|Arena_Cout_32bit~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit~1 .lut_mask = 16'hFCC0;
defparam \inst|inst|Arena_Cout_32bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N28
cycloneii_lcell_comb \inst|inst|Arena_Cout_32bit (
// Equation(s):
// \inst|inst|Arena_Cout_32bit~combout  = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Cout_32bit~combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Cout_32bit~1_combout )))

	.dataa(vcc),
	.datab(\Arena_sub_add~clkctrl_outclk ),
	.datac(\inst|inst|Arena_Cout_32bit~combout ),
	.datad(\inst|inst|Arena_Cout_32bit~1_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Cout_32bit~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Cout_32bit .lut_mask = 16'hF3C0;
defparam \inst|inst|Arena_Cout_32bit .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N14
cycloneii_lcell_comb \inst|inst5|Arena_data (
// Equation(s):
// \inst|inst5|Arena_data~combout  = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|inst5|Arena_data~combout )) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|inst|Arena_Cout_32bit~combout )))

	.dataa(vcc),
	.datab(\inst|inst5|Arena_data~combout ),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Cout_32bit~combout ),
	.cin(gnd),
	.combout(\inst|inst5|Arena_data~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|Arena_data .lut_mask = 16'hCFC0;
defparam \inst|inst5|Arena_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N24
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit_vars~0 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit_vars~0_combout  = (!\inst|inst2 [30] & \inst|inst3 [30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst2 [30]),
	.datad(\inst|inst3 [30]),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit_vars~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit_vars~0 .lut_mask = 16'h0F00;
defparam \inst|inst|Arena_Bout_32bit_vars~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N26
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit~0 (
// Equation(s):
// \inst|inst|Arena_Bout_32bit~0_combout  = (\inst|inst2 [31] & (\inst|inst3 [31] & ((\inst|inst|Arena_Bout_32bit_vars~0_combout ) # (\inst|inst|Arena_Bout_32bit_vars~33_combout )))) # (!\inst|inst2 [31] & ((\inst|inst3 [31]) # 
// ((\inst|inst|Arena_Bout_32bit_vars~0_combout ) # (\inst|inst|Arena_Bout_32bit_vars~33_combout ))))

	.dataa(\inst|inst2 [31]),
	.datab(\inst|inst3 [31]),
	.datac(\inst|inst|Arena_Bout_32bit_vars~0_combout ),
	.datad(\inst|inst|Arena_Bout_32bit_vars~33_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit~0 .lut_mask = 16'hDDD4;
defparam \inst|inst|Arena_Bout_32bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N12
cycloneii_lcell_comb \inst|inst|Arena_Bout_32bit (
// Equation(s):
// \inst|inst|Arena_Bout_32bit~combout  = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Bout_32bit~0_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Bout_32bit~combout ))

	.dataa(\inst|inst|Arena_Bout_32bit~combout ),
	.datab(vcc),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Bout_32bit~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Bout_32bit~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Bout_32bit .lut_mask = 16'hFA0A;
defparam \inst|inst|Arena_Bout_32bit .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N14
cycloneii_lcell_comb \inst|inst6|Arena_data (
// Equation(s):
// \inst|inst6|Arena_data~combout  = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|inst6|Arena_data~combout )) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|inst|Arena_Bout_32bit~combout )))

	.dataa(vcc),
	.datab(\inst|inst6|Arena_data~combout ),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst|inst|Arena_Bout_32bit~combout ),
	.cin(gnd),
	.combout(\inst|inst6|Arena_data~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|Arena_data .lut_mask = 16'hCFC0;
defparam \inst|inst6|Arena_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N16
cycloneii_lcell_comb \inst1|Mux0~0 (
// Equation(s):
// \inst1|Mux0~0_combout  = (\inst|inst3 [3] & (\inst|inst3 [0] & (\inst|inst3 [2] $ (\inst|inst3 [1])))) # (!\inst|inst3 [3] & (!\inst|inst3 [1] & (\inst|inst3 [0] $ (\inst|inst3 [2]))))

	.dataa(\inst|inst3 [3]),
	.datab(\inst|inst3 [0]),
	.datac(\inst|inst3 [2]),
	.datad(\inst|inst3 [1]),
	.cin(gnd),
	.combout(\inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux0~0 .lut_mask = 16'h0894;
defparam \inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N22
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit~21 (
// Equation(s):
// \inst|inst|Arena_Difference_32bit~21_combout  = \inst|inst2 [17] $ (\inst|inst3 [17] $ (\inst|inst|Arena_Bout_32bit_vars~20_combout ))

	.dataa(\inst|inst2 [17]),
	.datab(\inst|inst3 [17]),
	.datac(vcc),
	.datad(\inst|inst|Arena_Bout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit~21 .lut_mask = 16'h9966;
defparam \inst|inst|Arena_Difference_32bit~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N20
cycloneii_lcell_comb \inst|inst|Arena_Difference_32bit[17] (
// Equation(s):
// \inst|inst|Arena_Difference_32bit [17] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_Difference_32bit~21_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_Difference_32bit [17]))))

	.dataa(\inst|inst|Arena_Difference_32bit [17]),
	.datab(\inst|inst|Arena_Difference_32bit~21_combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_Difference_32bit [17]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_Difference_32bit[17] .lut_mask = 16'hC0A0;
defparam \inst|inst|Arena_Difference_32bit[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N20
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit~23 (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit~23_combout  = \inst|inst3 [17] $ (\inst|inst2 [17] $ (((\inst|inst|Arena_Cout_32bit_vars~25_combout ) # (\inst|inst|Arena_Cout_32bit_vars~24_combout ))))

	.dataa(\inst|inst3 [17]),
	.datab(\inst|inst|Arena_Cout_32bit_vars~25_combout ),
	.datac(\inst|inst2 [17]),
	.datad(\inst|inst|Arena_Cout_32bit_vars~24_combout ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit~23 .lut_mask = 16'hA596;
defparam \inst|inst|Arena_AccumOut_32bit~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
cycloneii_lcell_comb \inst|inst|Arena_AccumOut_32bit[17] (
// Equation(s):
// \inst|inst|Arena_AccumOut_32bit [17] = (\Arena_reset~combout  & ((GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|inst|Arena_AccumOut_32bit [17]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|inst|Arena_AccumOut_32bit~23_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\inst|inst|Arena_AccumOut_32bit~23_combout ),
	.datac(\inst|inst|Arena_AccumOut_32bit [17]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|Arena_AccumOut_32bit [17]),
	.cout());
// synopsys translate_off
defparam \inst|inst|Arena_AccumOut_32bit[17] .lut_mask = 16'hA088;
defparam \inst|inst|Arena_AccumOut_32bit[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneii_lcell_comb \inst|inst7|$00000|auto_generated|result_node[17]~18 (
// Equation(s):
// \inst|inst7|$00000|auto_generated|result_node[17]~18_combout  = (\Arena_sub_add~combout  & (\inst|inst|Arena_Difference_32bit [17])) # (!\Arena_sub_add~combout  & ((\inst|inst|Arena_AccumOut_32bit [17])))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|inst|Arena_Difference_32bit [17]),
	.datad(\inst|inst|Arena_AccumOut_32bit [17]),
	.cin(gnd),
	.combout(\inst|inst7|$00000|auto_generated|result_node[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|$00000|auto_generated|result_node[17]~18 .lut_mask = 16'hF3C0;
defparam \inst|inst7|$00000|auto_generated|result_node[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N11
cycloneii_lcell_ff \inst|inst3[17] (
	.clk(!\Arena_clk~clkctrl_outclk ),
	.datain(\inst|inst7|$00000|auto_generated|result_node[17]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3 [17]));

// Location: LCCOMB_X3_Y15_N10
cycloneii_lcell_comb \inst1|Mux1~0 (
// Equation(s):
// \inst1|Mux1~0_combout  = (\inst|inst3 [1] & ((\inst|inst3 [0] & ((\inst|inst3 [3]))) # (!\inst|inst3 [0] & (\inst|inst3 [2])))) # (!\inst|inst3 [1] & (\inst|inst3 [2] & (\inst|inst3 [0] $ (\inst|inst3 [3]))))

	.dataa(\inst|inst3 [0]),
	.datab(\inst|inst3 [1]),
	.datac(\inst|inst3 [2]),
	.datad(\inst|inst3 [3]),
	.cin(gnd),
	.combout(\inst1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux1~0 .lut_mask = 16'hD860;
defparam \inst1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N12
cycloneii_lcell_comb \inst1|Mux2~0 (
// Equation(s):
// \inst1|Mux2~0_combout  = (\inst|inst3 [2] & (\inst|inst3 [3] & ((\inst|inst3 [1]) # (!\inst|inst3 [0])))) # (!\inst|inst3 [2] & (!\inst|inst3 [0] & (\inst|inst3 [1] & !\inst|inst3 [3])))

	.dataa(\inst|inst3 [0]),
	.datab(\inst|inst3 [1]),
	.datac(\inst|inst3 [2]),
	.datad(\inst|inst3 [3]),
	.cin(gnd),
	.combout(\inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux2~0 .lut_mask = 16'hD004;
defparam \inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N6
cycloneii_lcell_comb \inst1|Mux3~0 (
// Equation(s):
// \inst1|Mux3~0_combout  = (\inst|inst3 [0] & (\inst|inst3 [1] $ ((!\inst|inst3 [2])))) # (!\inst|inst3 [0] & ((\inst|inst3 [1] & (!\inst|inst3 [2] & \inst|inst3 [3])) # (!\inst|inst3 [1] & (\inst|inst3 [2] & !\inst|inst3 [3]))))

	.dataa(\inst|inst3 [0]),
	.datab(\inst|inst3 [1]),
	.datac(\inst|inst3 [2]),
	.datad(\inst|inst3 [3]),
	.cin(gnd),
	.combout(\inst1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux3~0 .lut_mask = 16'h8692;
defparam \inst1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N24
cycloneii_lcell_comb \inst1|Mux4~0 (
// Equation(s):
// \inst1|Mux4~0_combout  = (\inst|inst3 [1] & (\inst|inst3 [0] & ((!\inst|inst3 [3])))) # (!\inst|inst3 [1] & ((\inst|inst3 [2] & ((!\inst|inst3 [3]))) # (!\inst|inst3 [2] & (\inst|inst3 [0]))))

	.dataa(\inst|inst3 [0]),
	.datab(\inst|inst3 [1]),
	.datac(\inst|inst3 [2]),
	.datad(\inst|inst3 [3]),
	.cin(gnd),
	.combout(\inst1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux4~0 .lut_mask = 16'h02BA;
defparam \inst1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N2
cycloneii_lcell_comb \inst1|Mux5~0 (
// Equation(s):
// \inst1|Mux5~0_combout  = (\inst|inst3 [0] & (\inst|inst3 [3] $ (((\inst|inst3 [1]) # (!\inst|inst3 [2]))))) # (!\inst|inst3 [0] & (\inst|inst3 [1] & (!\inst|inst3 [2] & !\inst|inst3 [3])))

	.dataa(\inst|inst3 [0]),
	.datab(\inst|inst3 [1]),
	.datac(\inst|inst3 [2]),
	.datad(\inst|inst3 [3]),
	.cin(gnd),
	.combout(\inst1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux5~0 .lut_mask = 16'h208E;
defparam \inst1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N20
cycloneii_lcell_comb \inst1|Mux6~0 (
// Equation(s):
// \inst1|Mux6~0_combout  = (\inst|inst3 [0] & ((\inst|inst3 [3]) # (\inst|inst3 [1] $ (\inst|inst3 [2])))) # (!\inst|inst3 [0] & ((\inst|inst3 [1]) # (\inst|inst3 [2] $ (\inst|inst3 [3]))))

	.dataa(\inst|inst3 [0]),
	.datab(\inst|inst3 [1]),
	.datac(\inst|inst3 [2]),
	.datad(\inst|inst3 [3]),
	.cin(gnd),
	.combout(\inst1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux6~0 .lut_mask = 16'hEF7C;
defparam \inst1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N20
cycloneii_lcell_comb \inst3|Mux0~0 (
// Equation(s):
// \inst3|Mux0~0_combout  = (\inst|inst3 [6] & (!\inst|inst3 [5] & (\inst|inst3 [7] $ (!\inst|inst3 [4])))) # (!\inst|inst3 [6] & (\inst|inst3 [4] & (\inst|inst3 [7] $ (!\inst|inst3 [5]))))

	.dataa(\inst|inst3 [6]),
	.datab(\inst|inst3 [7]),
	.datac(\inst|inst3 [4]),
	.datad(\inst|inst3 [5]),
	.cin(gnd),
	.combout(\inst3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~0 .lut_mask = 16'h4092;
defparam \inst3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N22
cycloneii_lcell_comb \inst3|Mux1~0 (
// Equation(s):
// \inst3|Mux1~0_combout  = (\inst|inst3 [7] & ((\inst|inst3 [4] & ((\inst|inst3 [5]))) # (!\inst|inst3 [4] & (\inst|inst3 [6])))) # (!\inst|inst3 [7] & (\inst|inst3 [6] & (\inst|inst3 [4] $ (\inst|inst3 [5]))))

	.dataa(\inst|inst3 [6]),
	.datab(\inst|inst3 [7]),
	.datac(\inst|inst3 [4]),
	.datad(\inst|inst3 [5]),
	.cin(gnd),
	.combout(\inst3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux1~0 .lut_mask = 16'hCA28;
defparam \inst3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N4
cycloneii_lcell_comb \inst3|Mux2~0 (
// Equation(s):
// \inst3|Mux2~0_combout  = (\inst|inst3 [6] & (\inst|inst3 [7] & ((\inst|inst3 [5]) # (!\inst|inst3 [4])))) # (!\inst|inst3 [6] & (!\inst|inst3 [7] & (!\inst|inst3 [4] & \inst|inst3 [5])))

	.dataa(\inst|inst3 [6]),
	.datab(\inst|inst3 [7]),
	.datac(\inst|inst3 [4]),
	.datad(\inst|inst3 [5]),
	.cin(gnd),
	.combout(\inst3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux2~0 .lut_mask = 16'h8908;
defparam \inst3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N18
cycloneii_lcell_comb \inst3|Mux3~0 (
// Equation(s):
// \inst3|Mux3~0_combout  = (\inst|inst3 [4] & (\inst|inst3 [6] $ (((!\inst|inst3 [5]))))) # (!\inst|inst3 [4] & ((\inst|inst3 [6] & (!\inst|inst3 [7] & !\inst|inst3 [5])) # (!\inst|inst3 [6] & (\inst|inst3 [7] & \inst|inst3 [5]))))

	.dataa(\inst|inst3 [6]),
	.datab(\inst|inst3 [7]),
	.datac(\inst|inst3 [4]),
	.datad(\inst|inst3 [5]),
	.cin(gnd),
	.combout(\inst3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux3~0 .lut_mask = 16'hA452;
defparam \inst3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N8
cycloneii_lcell_comb \inst3|Mux4~0 (
// Equation(s):
// \inst3|Mux4~0_combout  = (\inst|inst3 [5] & (((!\inst|inst3 [7] & \inst|inst3 [4])))) # (!\inst|inst3 [5] & ((\inst|inst3 [6] & (!\inst|inst3 [7])) # (!\inst|inst3 [6] & ((\inst|inst3 [4])))))

	.dataa(\inst|inst3 [6]),
	.datab(\inst|inst3 [7]),
	.datac(\inst|inst3 [4]),
	.datad(\inst|inst3 [5]),
	.cin(gnd),
	.combout(\inst3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux4~0 .lut_mask = 16'h3072;
defparam \inst3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N30
cycloneii_lcell_comb \inst3|Mux5~0 (
// Equation(s):
// \inst3|Mux5~0_combout  = (\inst|inst3 [6] & (\inst|inst3 [4] & (\inst|inst3 [7] $ (\inst|inst3 [5])))) # (!\inst|inst3 [6] & (!\inst|inst3 [7] & ((\inst|inst3 [4]) # (\inst|inst3 [5]))))

	.dataa(\inst|inst3 [6]),
	.datab(\inst|inst3 [7]),
	.datac(\inst|inst3 [4]),
	.datad(\inst|inst3 [5]),
	.cin(gnd),
	.combout(\inst3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux5~0 .lut_mask = 16'h3190;
defparam \inst3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N24
cycloneii_lcell_comb \inst3|Mux6~0 (
// Equation(s):
// \inst3|Mux6~0_combout  = (\inst|inst3 [4] & ((\inst|inst3 [7]) # (\inst|inst3 [6] $ (\inst|inst3 [5])))) # (!\inst|inst3 [4] & ((\inst|inst3 [5]) # (\inst|inst3 [6] $ (\inst|inst3 [7]))))

	.dataa(\inst|inst3 [6]),
	.datab(\inst|inst3 [7]),
	.datac(\inst|inst3 [4]),
	.datad(\inst|inst3 [5]),
	.cin(gnd),
	.combout(\inst3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~0 .lut_mask = 16'hDFE6;
defparam \inst3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N12
cycloneii_lcell_comb \inst4|Mux0~0 (
// Equation(s):
// \inst4|Mux0~0_combout  = (\inst|inst3 [11] & (\inst|inst3 [8] & (\inst|inst3 [10] $ (\inst|inst3 [9])))) # (!\inst|inst3 [11] & (!\inst|inst3 [9] & (\inst|inst3 [10] $ (\inst|inst3 [8]))))

	.dataa(\inst|inst3 [11]),
	.datab(\inst|inst3 [10]),
	.datac(\inst|inst3 [9]),
	.datad(\inst|inst3 [8]),
	.cin(gnd),
	.combout(\inst4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux0~0 .lut_mask = 16'h2904;
defparam \inst4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N18
cycloneii_lcell_comb \inst4|Mux2~0 (
// Equation(s):
// \inst4|Mux2~0_combout  = (\inst|inst3 [11] & (\inst|inst3 [10] & ((\inst|inst3 [9]) # (!\inst|inst3 [8])))) # (!\inst|inst3 [11] & (!\inst|inst3 [10] & (\inst|inst3 [9] & !\inst|inst3 [8])))

	.dataa(\inst|inst3 [11]),
	.datab(\inst|inst3 [10]),
	.datac(\inst|inst3 [9]),
	.datad(\inst|inst3 [8]),
	.cin(gnd),
	.combout(\inst4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux2~0 .lut_mask = 16'h8098;
defparam \inst4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N16
cycloneii_lcell_comb \inst4|Mux3~0 (
// Equation(s):
// \inst4|Mux3~0_combout  = (\inst|inst3 [8] & ((\inst|inst3 [10] $ (!\inst|inst3 [9])))) # (!\inst|inst3 [8] & ((\inst|inst3 [11] & (!\inst|inst3 [10] & \inst|inst3 [9])) # (!\inst|inst3 [11] & (\inst|inst3 [10] & !\inst|inst3 [9]))))

	.dataa(\inst|inst3 [11]),
	.datab(\inst|inst3 [10]),
	.datac(\inst|inst3 [9]),
	.datad(\inst|inst3 [8]),
	.cin(gnd),
	.combout(\inst4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux3~0 .lut_mask = 16'hC324;
defparam \inst4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N10
cycloneii_lcell_comb \inst4|Mux4~0 (
// Equation(s):
// \inst4|Mux4~0_combout  = (\inst|inst3 [9] & (!\inst|inst3 [11] & ((\inst|inst3 [8])))) # (!\inst|inst3 [9] & ((\inst|inst3 [10] & (!\inst|inst3 [11])) # (!\inst|inst3 [10] & ((\inst|inst3 [8])))))

	.dataa(\inst|inst3 [11]),
	.datab(\inst|inst3 [10]),
	.datac(\inst|inst3 [9]),
	.datad(\inst|inst3 [8]),
	.cin(gnd),
	.combout(\inst4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux4~0 .lut_mask = 16'h5704;
defparam \inst4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N0
cycloneii_lcell_comb \inst4|Mux5~0 (
// Equation(s):
// \inst4|Mux5~0_combout  = (\inst|inst3 [10] & (\inst|inst3 [8] & (\inst|inst3 [11] $ (\inst|inst3 [9])))) # (!\inst|inst3 [10] & (!\inst|inst3 [11] & ((\inst|inst3 [9]) # (\inst|inst3 [8]))))

	.dataa(\inst|inst3 [11]),
	.datab(\inst|inst3 [10]),
	.datac(\inst|inst3 [9]),
	.datad(\inst|inst3 [8]),
	.cin(gnd),
	.combout(\inst4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux5~0 .lut_mask = 16'h5910;
defparam \inst4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N26
cycloneii_lcell_comb \inst4|Mux6~0 (
// Equation(s):
// \inst4|Mux6~0_combout  = (\inst|inst3 [8] & ((\inst|inst3 [11]) # (\inst|inst3 [10] $ (\inst|inst3 [9])))) # (!\inst|inst3 [8] & ((\inst|inst3 [9]) # (\inst|inst3 [11] $ (\inst|inst3 [10]))))

	.dataa(\inst|inst3 [11]),
	.datab(\inst|inst3 [10]),
	.datac(\inst|inst3 [9]),
	.datad(\inst|inst3 [8]),
	.cin(gnd),
	.combout(\inst4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux6~0 .lut_mask = 16'hBEF6;
defparam \inst4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N4
cycloneii_lcell_comb \inst4|Mux1~0 (
// Equation(s):
// \inst4|Mux1~0_combout  = (\inst|inst3 [11] & ((\inst|inst3 [8] & ((\inst|inst3 [9]))) # (!\inst|inst3 [8] & (\inst|inst3 [10])))) # (!\inst|inst3 [11] & (\inst|inst3 [10] & (\inst|inst3 [9] $ (\inst|inst3 [8]))))

	.dataa(\inst|inst3 [11]),
	.datab(\inst|inst3 [10]),
	.datac(\inst|inst3 [9]),
	.datad(\inst|inst3 [8]),
	.cin(gnd),
	.combout(\inst4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux1~0 .lut_mask = 16'hA4C8;
defparam \inst4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N12
cycloneii_lcell_comb \inst5|Mux0~0 (
// Equation(s):
// \inst5|Mux0~0_combout  = (\inst|inst3 [14] & (!\inst|inst3 [13] & (\inst|inst3 [12] $ (!\inst|inst3 [15])))) # (!\inst|inst3 [14] & (\inst|inst3 [12] & (\inst|inst3 [15] $ (!\inst|inst3 [13]))))

	.dataa(\inst|inst3 [14]),
	.datab(\inst|inst3 [12]),
	.datac(\inst|inst3 [15]),
	.datad(\inst|inst3 [13]),
	.cin(gnd),
	.combout(\inst5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~0 .lut_mask = 16'h4086;
defparam \inst5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N26
cycloneii_lcell_comb \inst5|Mux1~0 (
// Equation(s):
// \inst5|Mux1~0_combout  = (\inst|inst3 [15] & ((\inst|inst3 [12] & ((\inst|inst3 [13]))) # (!\inst|inst3 [12] & (\inst|inst3 [14])))) # (!\inst|inst3 [15] & (\inst|inst3 [14] & (\inst|inst3 [12] $ (\inst|inst3 [13]))))

	.dataa(\inst|inst3 [14]),
	.datab(\inst|inst3 [12]),
	.datac(\inst|inst3 [15]),
	.datad(\inst|inst3 [13]),
	.cin(gnd),
	.combout(\inst5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~0 .lut_mask = 16'hE228;
defparam \inst5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N24
cycloneii_lcell_comb \inst5|Mux2~0 (
// Equation(s):
// \inst5|Mux2~0_combout  = (\inst|inst3 [14] & (\inst|inst3 [15] & ((\inst|inst3 [13]) # (!\inst|inst3 [12])))) # (!\inst|inst3 [14] & (!\inst|inst3 [12] & (!\inst|inst3 [15] & \inst|inst3 [13])))

	.dataa(\inst|inst3 [14]),
	.datab(\inst|inst3 [12]),
	.datac(\inst|inst3 [15]),
	.datad(\inst|inst3 [13]),
	.cin(gnd),
	.combout(\inst5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~0 .lut_mask = 16'hA120;
defparam \inst5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N18
cycloneii_lcell_comb \inst5|Mux3~0 (
// Equation(s):
// \inst5|Mux3~0_combout  = (\inst|inst3 [12] & (\inst|inst3 [14] $ (((!\inst|inst3 [13]))))) # (!\inst|inst3 [12] & ((\inst|inst3 [14] & (!\inst|inst3 [15] & !\inst|inst3 [13])) # (!\inst|inst3 [14] & (\inst|inst3 [15] & \inst|inst3 [13]))))

	.dataa(\inst|inst3 [14]),
	.datab(\inst|inst3 [12]),
	.datac(\inst|inst3 [15]),
	.datad(\inst|inst3 [13]),
	.cin(gnd),
	.combout(\inst5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~0 .lut_mask = 16'h9846;
defparam \inst5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N16
cycloneii_lcell_comb \inst5|Mux4~0 (
// Equation(s):
// \inst5|Mux4~0_combout  = (\inst|inst3 [13] & (((\inst|inst3 [12] & !\inst|inst3 [15])))) # (!\inst|inst3 [13] & ((\inst|inst3 [14] & ((!\inst|inst3 [15]))) # (!\inst|inst3 [14] & (\inst|inst3 [12]))))

	.dataa(\inst|inst3 [14]),
	.datab(\inst|inst3 [12]),
	.datac(\inst|inst3 [15]),
	.datad(\inst|inst3 [13]),
	.cin(gnd),
	.combout(\inst5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~0 .lut_mask = 16'h0C4E;
defparam \inst5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N6
cycloneii_lcell_comb \inst5|Mux5~0 (
// Equation(s):
// \inst5|Mux5~0_combout  = (\inst|inst3 [14] & (\inst|inst3 [12] & (\inst|inst3 [15] $ (\inst|inst3 [13])))) # (!\inst|inst3 [14] & (!\inst|inst3 [15] & ((\inst|inst3 [12]) # (\inst|inst3 [13]))))

	.dataa(\inst|inst3 [14]),
	.datab(\inst|inst3 [12]),
	.datac(\inst|inst3 [15]),
	.datad(\inst|inst3 [13]),
	.cin(gnd),
	.combout(\inst5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~0 .lut_mask = 16'h0D84;
defparam \inst5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N8
cycloneii_lcell_comb \inst5|Mux6~0 (
// Equation(s):
// \inst5|Mux6~0_combout  = (\inst|inst3 [12] & ((\inst|inst3 [15]) # (\inst|inst3 [14] $ (\inst|inst3 [13])))) # (!\inst|inst3 [12] & ((\inst|inst3 [13]) # (\inst|inst3 [14] $ (\inst|inst3 [15]))))

	.dataa(\inst|inst3 [14]),
	.datab(\inst|inst3 [12]),
	.datac(\inst|inst3 [15]),
	.datad(\inst|inst3 [13]),
	.cin(gnd),
	.combout(\inst5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~0 .lut_mask = 16'hF7DA;
defparam \inst5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N8
cycloneii_lcell_comb \inst19|Mux0~0 (
// Equation(s):
// \inst19|Mux0~0_combout  = (\inst|inst3 [19] & (\inst|inst3 [16] & (\inst|inst3 [17] $ (\inst|inst3 [18])))) # (!\inst|inst3 [19] & (!\inst|inst3 [17] & (\inst|inst3 [16] $ (\inst|inst3 [18]))))

	.dataa(\inst|inst3 [19]),
	.datab(\inst|inst3 [17]),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst3 [18]),
	.cin(gnd),
	.combout(\inst19|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux0~0 .lut_mask = 16'h2190;
defparam \inst19|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N30
cycloneii_lcell_comb \inst19|Mux1~0 (
// Equation(s):
// \inst19|Mux1~0_combout  = (\inst|inst3 [19] & ((\inst|inst3 [16] & (\inst|inst3 [17])) # (!\inst|inst3 [16] & ((\inst|inst3 [18]))))) # (!\inst|inst3 [19] & (\inst|inst3 [18] & (\inst|inst3 [17] $ (\inst|inst3 [16]))))

	.dataa(\inst|inst3 [19]),
	.datab(\inst|inst3 [17]),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst3 [18]),
	.cin(gnd),
	.combout(\inst19|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~0 .lut_mask = 16'h9E80;
defparam \inst19|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \inst19|Mux2~0 (
// Equation(s):
// \inst19|Mux2~0_combout  = (\inst|inst3 [19] & (\inst|inst3 [18] & ((\inst|inst3 [17]) # (!\inst|inst3 [16])))) # (!\inst|inst3 [19] & (\inst|inst3 [17] & (!\inst|inst3 [16] & !\inst|inst3 [18])))

	.dataa(\inst|inst3 [19]),
	.datab(\inst|inst3 [17]),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst3 [18]),
	.cin(gnd),
	.combout(\inst19|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux2~0 .lut_mask = 16'h8A04;
defparam \inst19|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneii_lcell_comb \inst19|Mux3~0 (
// Equation(s):
// \inst19|Mux3~0_combout  = (\inst|inst3 [16] & ((\inst|inst3 [17] $ (!\inst|inst3 [18])))) # (!\inst|inst3 [16] & ((\inst|inst3 [19] & (\inst|inst3 [17] & !\inst|inst3 [18])) # (!\inst|inst3 [19] & (!\inst|inst3 [17] & \inst|inst3 [18]))))

	.dataa(\inst|inst3 [19]),
	.datab(\inst|inst3 [17]),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst3 [18]),
	.cin(gnd),
	.combout(\inst19|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux3~0 .lut_mask = 16'hC138;
defparam \inst19|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \inst19|Mux4~0 (
// Equation(s):
// \inst19|Mux4~0_combout  = (\inst|inst3 [17] & (!\inst|inst3 [19] & (\inst|inst3 [16]))) # (!\inst|inst3 [17] & ((\inst|inst3 [18] & (!\inst|inst3 [19])) # (!\inst|inst3 [18] & ((\inst|inst3 [16])))))

	.dataa(\inst|inst3 [19]),
	.datab(\inst|inst3 [17]),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst3 [18]),
	.cin(gnd),
	.combout(\inst19|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux4~0 .lut_mask = 16'h5170;
defparam \inst19|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \inst19|Mux5~0 (
// Equation(s):
// \inst19|Mux5~0_combout  = (\inst|inst3 [17] & (!\inst|inst3 [19] & ((\inst|inst3 [16]) # (!\inst|inst3 [18])))) # (!\inst|inst3 [17] & (\inst|inst3 [16] & (\inst|inst3 [19] $ (!\inst|inst3 [18]))))

	.dataa(\inst|inst3 [19]),
	.datab(\inst|inst3 [17]),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst3 [18]),
	.cin(gnd),
	.combout(\inst19|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux5~0 .lut_mask = 16'h6054;
defparam \inst19|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
cycloneii_lcell_comb \inst19|Mux6~0 (
// Equation(s):
// \inst19|Mux6~0_combout  = (\inst|inst3 [16] & ((\inst|inst3 [19]) # (\inst|inst3 [17] $ (\inst|inst3 [18])))) # (!\inst|inst3 [16] & ((\inst|inst3 [17]) # (\inst|inst3 [19] $ (\inst|inst3 [18]))))

	.dataa(\inst|inst3 [19]),
	.datab(\inst|inst3 [17]),
	.datac(\inst|inst3 [16]),
	.datad(\inst|inst3 [18]),
	.cin(gnd),
	.combout(\inst19|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux6~0 .lut_mask = 16'hBDEE;
defparam \inst19|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N28
cycloneii_lcell_comb \inst22|Mux0~0 (
// Equation(s):
// \inst22|Mux0~0_combout  = (\inst|inst3 [22] & (!\inst|inst3 [21] & (\inst|inst3 [23] $ (!\inst|inst3 [20])))) # (!\inst|inst3 [22] & (\inst|inst3 [20] & (\inst|inst3 [21] $ (!\inst|inst3 [23]))))

	.dataa(\inst|inst3 [22]),
	.datab(\inst|inst3 [21]),
	.datac(\inst|inst3 [23]),
	.datad(\inst|inst3 [20]),
	.cin(gnd),
	.combout(\inst22|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux0~0 .lut_mask = 16'h6102;
defparam \inst22|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N2
cycloneii_lcell_comb \inst22|Mux1~0 (
// Equation(s):
// \inst22|Mux1~0_combout  = (\inst|inst3 [21] & ((\inst|inst3 [20] & ((\inst|inst3 [23]))) # (!\inst|inst3 [20] & (\inst|inst3 [22])))) # (!\inst|inst3 [21] & (\inst|inst3 [22] & (\inst|inst3 [23] $ (\inst|inst3 [20]))))

	.dataa(\inst|inst3 [22]),
	.datab(\inst|inst3 [21]),
	.datac(\inst|inst3 [23]),
	.datad(\inst|inst3 [20]),
	.cin(gnd),
	.combout(\inst22|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux1~0 .lut_mask = 16'hC2A8;
defparam \inst22|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N12
cycloneii_lcell_comb \inst22|Mux2~0 (
// Equation(s):
// \inst22|Mux2~0_combout  = (\inst|inst3 [22] & (\inst|inst3 [23] & ((\inst|inst3 [21]) # (!\inst|inst3 [20])))) # (!\inst|inst3 [22] & (\inst|inst3 [21] & (!\inst|inst3 [23] & !\inst|inst3 [20])))

	.dataa(\inst|inst3 [22]),
	.datab(\inst|inst3 [21]),
	.datac(\inst|inst3 [23]),
	.datad(\inst|inst3 [20]),
	.cin(gnd),
	.combout(\inst22|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux2~0 .lut_mask = 16'h80A4;
defparam \inst22|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N18
cycloneii_lcell_comb \inst22|Mux3~0 (
// Equation(s):
// \inst22|Mux3~0_combout  = (\inst|inst3 [20] & (\inst|inst3 [21] $ ((!\inst|inst3 [22])))) # (!\inst|inst3 [20] & ((\inst|inst3 [21] & (!\inst|inst3 [22] & \inst|inst3 [23])) # (!\inst|inst3 [21] & (\inst|inst3 [22] & !\inst|inst3 [23]))))

	.dataa(\inst|inst3 [21]),
	.datab(\inst|inst3 [20]),
	.datac(\inst|inst3 [22]),
	.datad(\inst|inst3 [23]),
	.cin(gnd),
	.combout(\inst22|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux3~0 .lut_mask = 16'h8694;
defparam \inst22|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N6
cycloneii_lcell_comb \inst22|Mux4~0 (
// Equation(s):
// \inst22|Mux4~0_combout  = (\inst|inst3 [21] & (((!\inst|inst3 [23] & \inst|inst3 [20])))) # (!\inst|inst3 [21] & ((\inst|inst3 [22] & (!\inst|inst3 [23])) # (!\inst|inst3 [22] & ((\inst|inst3 [20])))))

	.dataa(\inst|inst3 [22]),
	.datab(\inst|inst3 [21]),
	.datac(\inst|inst3 [23]),
	.datad(\inst|inst3 [20]),
	.cin(gnd),
	.combout(\inst22|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux4~0 .lut_mask = 16'h1F02;
defparam \inst22|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N8
cycloneii_lcell_comb \inst22|Mux5~0 (
// Equation(s):
// \inst22|Mux5~0_combout  = (\inst|inst3 [21] & (!\inst|inst3 [23] & ((\inst|inst3 [20]) # (!\inst|inst3 [22])))) # (!\inst|inst3 [21] & (\inst|inst3 [20] & (\inst|inst3 [22] $ (!\inst|inst3 [23]))))

	.dataa(\inst|inst3 [21]),
	.datab(\inst|inst3 [20]),
	.datac(\inst|inst3 [22]),
	.datad(\inst|inst3 [23]),
	.cin(gnd),
	.combout(\inst22|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux5~0 .lut_mask = 16'h408E;
defparam \inst22|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N4
cycloneii_lcell_comb \inst22|Mux6~0 (
// Equation(s):
// \inst22|Mux6~0_combout  = (\inst|inst3 [20] & ((\inst|inst3 [23]) # (\inst|inst3 [22] $ (\inst|inst3 [21])))) # (!\inst|inst3 [20] & ((\inst|inst3 [21]) # (\inst|inst3 [22] $ (\inst|inst3 [23]))))

	.dataa(\inst|inst3 [22]),
	.datab(\inst|inst3 [21]),
	.datac(\inst|inst3 [23]),
	.datad(\inst|inst3 [20]),
	.cin(gnd),
	.combout(\inst22|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux6~0 .lut_mask = 16'hF6DE;
defparam \inst22|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N4
cycloneii_lcell_comb \inst30|Mux0~0 (
// Equation(s):
// \inst30|Mux0~0_combout  = (\inst|inst3 [26] & (!\inst|inst3 [25] & (\inst|inst3 [24] $ (!\inst|inst3 [27])))) # (!\inst|inst3 [26] & (\inst|inst3 [24] & (\inst|inst3 [25] $ (!\inst|inst3 [27]))))

	.dataa(\inst|inst3 [24]),
	.datab(\inst|inst3 [25]),
	.datac(\inst|inst3 [26]),
	.datad(\inst|inst3 [27]),
	.cin(gnd),
	.combout(\inst30|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|Mux0~0 .lut_mask = 16'h2812;
defparam \inst30|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N24
cycloneii_lcell_comb \inst30|Mux1~0 (
// Equation(s):
// \inst30|Mux1~0_combout  = (\inst|inst3 [25] & ((\inst|inst3 [24] & ((\inst|inst3 [27]))) # (!\inst|inst3 [24] & (\inst|inst3 [26])))) # (!\inst|inst3 [25] & (\inst|inst3 [26] & (\inst|inst3 [27] $ (\inst|inst3 [24]))))

	.dataa(\inst|inst3 [26]),
	.datab(\inst|inst3 [25]),
	.datac(\inst|inst3 [27]),
	.datad(\inst|inst3 [24]),
	.cin(gnd),
	.combout(\inst30|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|Mux1~0 .lut_mask = 16'hC2A8;
defparam \inst30|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N30
cycloneii_lcell_comb \inst30|Mux2~0 (
// Equation(s):
// \inst30|Mux2~0_combout  = (\inst|inst3 [26] & (\inst|inst3 [27] & ((\inst|inst3 [25]) # (!\inst|inst3 [24])))) # (!\inst|inst3 [26] & (\inst|inst3 [25] & (!\inst|inst3 [27] & !\inst|inst3 [24])))

	.dataa(\inst|inst3 [26]),
	.datab(\inst|inst3 [25]),
	.datac(\inst|inst3 [27]),
	.datad(\inst|inst3 [24]),
	.cin(gnd),
	.combout(\inst30|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|Mux2~0 .lut_mask = 16'h80A4;
defparam \inst30|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N4
cycloneii_lcell_comb \inst30|Mux3~0 (
// Equation(s):
// \inst30|Mux3~0_combout  = (\inst|inst3 [24] & (\inst|inst3 [26] $ ((!\inst|inst3 [25])))) # (!\inst|inst3 [24] & ((\inst|inst3 [26] & (!\inst|inst3 [25] & !\inst|inst3 [27])) # (!\inst|inst3 [26] & (\inst|inst3 [25] & \inst|inst3 [27]))))

	.dataa(\inst|inst3 [26]),
	.datab(\inst|inst3 [25]),
	.datac(\inst|inst3 [27]),
	.datad(\inst|inst3 [24]),
	.cin(gnd),
	.combout(\inst30|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|Mux3~0 .lut_mask = 16'h9942;
defparam \inst30|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N10
cycloneii_lcell_comb \inst30|Mux4~0 (
// Equation(s):
// \inst30|Mux4~0_combout  = (\inst|inst3 [25] & (((!\inst|inst3 [27] & \inst|inst3 [24])))) # (!\inst|inst3 [25] & ((\inst|inst3 [26] & (!\inst|inst3 [27])) # (!\inst|inst3 [26] & ((\inst|inst3 [24])))))

	.dataa(\inst|inst3 [26]),
	.datab(\inst|inst3 [25]),
	.datac(\inst|inst3 [27]),
	.datad(\inst|inst3 [24]),
	.cin(gnd),
	.combout(\inst30|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|Mux4~0 .lut_mask = 16'h1F02;
defparam \inst30|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N28
cycloneii_lcell_comb \inst30|Mux5~0 (
// Equation(s):
// \inst30|Mux5~0_combout  = (\inst|inst3 [26] & (\inst|inst3 [24] & (\inst|inst3 [25] $ (\inst|inst3 [27])))) # (!\inst|inst3 [26] & (!\inst|inst3 [27] & ((\inst|inst3 [25]) # (\inst|inst3 [24]))))

	.dataa(\inst|inst3 [26]),
	.datab(\inst|inst3 [25]),
	.datac(\inst|inst3 [27]),
	.datad(\inst|inst3 [24]),
	.cin(gnd),
	.combout(\inst30|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|Mux5~0 .lut_mask = 16'h2D04;
defparam \inst30|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N2
cycloneii_lcell_comb \inst30|Mux6~0 (
// Equation(s):
// \inst30|Mux6~0_combout  = (\inst|inst3 [24] & ((\inst|inst3 [27]) # (\inst|inst3 [26] $ (\inst|inst3 [25])))) # (!\inst|inst3 [24] & ((\inst|inst3 [25]) # (\inst|inst3 [26] $ (\inst|inst3 [27]))))

	.dataa(\inst|inst3 [26]),
	.datab(\inst|inst3 [25]),
	.datac(\inst|inst3 [27]),
	.datad(\inst|inst3 [24]),
	.cin(gnd),
	.combout(\inst30|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|Mux6~0 .lut_mask = 16'hF6DE;
defparam \inst30|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N2
cycloneii_lcell_comb \inst38|Mux0~0 (
// Equation(s):
// \inst38|Mux0~0_combout  = (\inst|inst3 [31] & (\inst|inst3 [28] & (\inst|inst3 [29] $ (\inst|inst3 [30])))) # (!\inst|inst3 [31] & (!\inst|inst3 [29] & (\inst|inst3 [28] $ (\inst|inst3 [30]))))

	.dataa(\inst|inst3 [29]),
	.datab(\inst|inst3 [31]),
	.datac(\inst|inst3 [28]),
	.datad(\inst|inst3 [30]),
	.cin(gnd),
	.combout(\inst38|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst38|Mux0~0 .lut_mask = 16'h4190;
defparam \inst38|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N6
cycloneii_lcell_comb \inst38|Mux1~0 (
// Equation(s):
// \inst38|Mux1~0_combout  = (\inst|inst3 [29] & ((\inst|inst3 [28] & ((\inst|inst3 [31]))) # (!\inst|inst3 [28] & (\inst|inst3 [30])))) # (!\inst|inst3 [29] & (\inst|inst3 [30] & (\inst|inst3 [28] $ (\inst|inst3 [31]))))

	.dataa(\inst|inst3 [28]),
	.datab(\inst|inst3 [30]),
	.datac(\inst|inst3 [29]),
	.datad(\inst|inst3 [31]),
	.cin(gnd),
	.combout(\inst38|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst38|Mux1~0 .lut_mask = 16'hE448;
defparam \inst38|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N4
cycloneii_lcell_comb \inst38|Mux2~0 (
// Equation(s):
// \inst38|Mux2~0_combout  = (\inst|inst3 [31] & (\inst|inst3 [30] & ((\inst|inst3 [29]) # (!\inst|inst3 [28])))) # (!\inst|inst3 [31] & (\inst|inst3 [29] & (!\inst|inst3 [28] & !\inst|inst3 [30])))

	.dataa(\inst|inst3 [29]),
	.datab(\inst|inst3 [31]),
	.datac(\inst|inst3 [28]),
	.datad(\inst|inst3 [30]),
	.cin(gnd),
	.combout(\inst38|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst38|Mux2~0 .lut_mask = 16'h8C02;
defparam \inst38|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N10
cycloneii_lcell_comb \inst38|Mux3~0 (
// Equation(s):
// \inst38|Mux3~0_combout  = (\inst|inst3 [28] & (\inst|inst3 [29] $ (((!\inst|inst3 [30]))))) # (!\inst|inst3 [28] & ((\inst|inst3 [29] & (\inst|inst3 [31] & !\inst|inst3 [30])) # (!\inst|inst3 [29] & (!\inst|inst3 [31] & \inst|inst3 [30]))))

	.dataa(\inst|inst3 [29]),
	.datab(\inst|inst3 [31]),
	.datac(\inst|inst3 [28]),
	.datad(\inst|inst3 [30]),
	.cin(gnd),
	.combout(\inst38|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst38|Mux3~0 .lut_mask = 16'hA158;
defparam \inst38|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N8
cycloneii_lcell_comb \inst38|Mux4~0 (
// Equation(s):
// \inst38|Mux4~0_combout  = (\inst|inst3 [29] & (\inst|inst3 [28] & ((!\inst|inst3 [31])))) # (!\inst|inst3 [29] & ((\inst|inst3 [30] & ((!\inst|inst3 [31]))) # (!\inst|inst3 [30] & (\inst|inst3 [28]))))

	.dataa(\inst|inst3 [28]),
	.datab(\inst|inst3 [30]),
	.datac(\inst|inst3 [29]),
	.datad(\inst|inst3 [31]),
	.cin(gnd),
	.combout(\inst38|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst38|Mux4~0 .lut_mask = 16'h02AE;
defparam \inst38|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N20
cycloneii_lcell_comb \inst38|Mux5~0 (
// Equation(s):
// \inst38|Mux5~0_combout  = (\inst|inst3 [29] & (!\inst|inst3 [31] & ((\inst|inst3 [28]) # (!\inst|inst3 [30])))) # (!\inst|inst3 [29] & (\inst|inst3 [28] & (\inst|inst3 [31] $ (!\inst|inst3 [30]))))

	.dataa(\inst|inst3 [29]),
	.datab(\inst|inst3 [31]),
	.datac(\inst|inst3 [28]),
	.datad(\inst|inst3 [30]),
	.cin(gnd),
	.combout(\inst38|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst38|Mux5~0 .lut_mask = 16'h6032;
defparam \inst38|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N22
cycloneii_lcell_comb \inst38|Mux6~0 (
// Equation(s):
// \inst38|Mux6~0_combout  = (\inst|inst3 [28] & ((\inst|inst3 [31]) # (\inst|inst3 [29] $ (\inst|inst3 [30])))) # (!\inst|inst3 [28] & ((\inst|inst3 [29]) # (\inst|inst3 [31] $ (\inst|inst3 [30]))))

	.dataa(\inst|inst3 [29]),
	.datab(\inst|inst3 [31]),
	.datac(\inst|inst3 [28]),
	.datad(\inst|inst3 [30]),
	.cin(gnd),
	.combout(\inst38|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst38|Mux6~0 .lut_mask = 16'hDBEE;
defparam \inst38|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N30
cycloneii_lcell_comb \inst2|Arena_32bitOutput[22] (
// Equation(s):
// \inst2|Arena_32bitOutput [22] = (GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [6])) # (!GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [22])))

	.dataa(\Arena_octalBits~combout [6]),
	.datab(\inst2|Arena_32bitOutput [22]),
	.datac(\inst2|Arena_octet1[7]~1clkctrl_outclk ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [22]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[22] .lut_mask = 16'hACAC;
defparam \inst2|Arena_32bitOutput[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N6
cycloneii_lcell_comb \inst2|Arena_32bitOutput[18] (
// Equation(s):
// \inst2|Arena_32bitOutput [18] = (GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & (\Arena_octalBits~combout [2])) # (!GLOBAL(\inst2|Arena_octet1[7]~1clkctrl_outclk ) & ((\inst2|Arena_32bitOutput [18])))

	.dataa(vcc),
	.datab(\Arena_octalBits~combout [2]),
	.datac(\inst2|Arena_octet1[7]~1clkctrl_outclk ),
	.datad(\inst2|Arena_32bitOutput [18]),
	.cin(gnd),
	.combout(\inst2|Arena_32bitOutput [18]),
	.cout());
// synopsys translate_off
defparam \inst2|Arena_32bitOutput[18] .lut_mask = 16'hCFC0;
defparam \inst2|Arena_32bitOutput[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Cout_32bit~I (
	.datain(\inst|inst5|Arena_data~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cout_32bit));
// synopsys translate_off
defparam \Arena_Cout_32bit~I .input_async_reset = "none";
defparam \Arena_Cout_32bit~I .input_power_up = "low";
defparam \Arena_Cout_32bit~I .input_register_mode = "none";
defparam \Arena_Cout_32bit~I .input_sync_reset = "none";
defparam \Arena_Cout_32bit~I .oe_async_reset = "none";
defparam \Arena_Cout_32bit~I .oe_power_up = "low";
defparam \Arena_Cout_32bit~I .oe_register_mode = "none";
defparam \Arena_Cout_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cout_32bit~I .operation_mode = "output";
defparam \Arena_Cout_32bit~I .output_async_reset = "none";
defparam \Arena_Cout_32bit~I .output_power_up = "low";
defparam \Arena_Cout_32bit~I .output_register_mode = "none";
defparam \Arena_Cout_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Bout_32bit~I (
	.datain(\inst|inst6|Arena_data~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Bout_32bit));
// synopsys translate_off
defparam \Arena_Bout_32bit~I .input_async_reset = "none";
defparam \Arena_Bout_32bit~I .input_power_up = "low";
defparam \Arena_Bout_32bit~I .input_register_mode = "none";
defparam \Arena_Bout_32bit~I .input_sync_reset = "none";
defparam \Arena_Bout_32bit~I .oe_async_reset = "none";
defparam \Arena_Bout_32bit~I .oe_power_up = "low";
defparam \Arena_Bout_32bit~I .oe_register_mode = "none";
defparam \Arena_Bout_32bit~I .oe_sync_reset = "none";
defparam \Arena_Bout_32bit~I .operation_mode = "output";
defparam \Arena_Bout_32bit~I .output_async_reset = "none";
defparam \Arena_Bout_32bit~I .output_power_up = "low";
defparam \Arena_Bout_32bit~I .output_register_mode = "none";
defparam \Arena_Bout_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment1_A~I (
	.datain(\inst1|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment1_A));
// synopsys translate_off
defparam \Arena_segment1_A~I .input_async_reset = "none";
defparam \Arena_segment1_A~I .input_power_up = "low";
defparam \Arena_segment1_A~I .input_register_mode = "none";
defparam \Arena_segment1_A~I .input_sync_reset = "none";
defparam \Arena_segment1_A~I .oe_async_reset = "none";
defparam \Arena_segment1_A~I .oe_power_up = "low";
defparam \Arena_segment1_A~I .oe_register_mode = "none";
defparam \Arena_segment1_A~I .oe_sync_reset = "none";
defparam \Arena_segment1_A~I .operation_mode = "output";
defparam \Arena_segment1_A~I .output_async_reset = "none";
defparam \Arena_segment1_A~I .output_power_up = "low";
defparam \Arena_segment1_A~I .output_register_mode = "none";
defparam \Arena_segment1_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[31]~I (
	.datain(\inst|inst3 [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[31]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[31]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[31]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[31]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[31]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[30]~I (
	.datain(\inst|inst3 [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[30]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[30]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[30]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[30]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[30]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[29]~I (
	.datain(\inst|inst3 [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[29]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[29]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[29]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[29]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[29]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[28]~I (
	.datain(\inst|inst3 [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[28]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[28]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[28]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[28]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[28]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[27]~I (
	.datain(\inst|inst3 [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[27]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[27]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[27]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[27]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[27]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[26]~I (
	.datain(\inst|inst3 [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[26]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[26]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[26]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[26]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[26]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[25]~I (
	.datain(\inst|inst3 [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[25]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[25]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[25]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[25]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[25]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[24]~I (
	.datain(\inst|inst3 [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[24]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[24]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[24]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[24]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[24]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[23]~I (
	.datain(\inst|inst3 [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[23]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[23]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[23]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[23]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[23]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[22]~I (
	.datain(\inst|inst3 [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[22]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[22]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[22]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[22]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[22]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[21]~I (
	.datain(\inst|inst3 [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[21]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[21]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[21]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[21]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[21]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[20]~I (
	.datain(\inst|inst3 [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[20]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[20]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[20]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[20]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[20]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[19]~I (
	.datain(\inst|inst3 [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[19]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[19]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[19]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[19]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[19]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[18]~I (
	.datain(\inst|inst3 [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[18]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[18]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[18]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[18]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[18]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[17]~I (
	.datain(\inst|inst3 [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[17]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[17]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[17]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[17]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[17]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[16]~I (
	.datain(\inst|inst3 [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[16]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[16]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[16]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[16]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[16]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[15]~I (
	.datain(\inst|inst3 [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[15]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[15]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[15]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[15]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[15]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[14]~I (
	.datain(\inst|inst3 [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[14]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[14]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[14]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[14]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[14]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[13]~I (
	.datain(\inst|inst3 [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[13]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[13]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[13]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[13]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[13]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[12]~I (
	.datain(\inst|inst3 [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[12]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[12]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[12]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[12]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[12]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[11]~I (
	.datain(\inst|inst3 [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[11]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[11]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[11]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[11]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[11]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[10]~I (
	.datain(\inst|inst3 [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[10]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[10]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[10]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[10]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[10]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[9]~I (
	.datain(\inst|inst3 [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[9]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[9]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[9]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[9]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[9]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[8]~I (
	.datain(\inst|inst3 [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[8]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[8]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[8]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[8]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[8]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[7]~I (
	.datain(\inst|inst3 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[7]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[7]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[7]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[7]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[7]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[6]~I (
	.datain(\inst|inst3 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[6]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[6]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[6]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[6]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[6]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[5]~I (
	.datain(\inst|inst3 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[5]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[5]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[5]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[5]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[5]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[4]~I (
	.datain(\inst|inst3 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[4]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[4]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[4]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[4]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[4]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[3]~I (
	.datain(\inst|inst3 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[3]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[3]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[3]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[3]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[3]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[2]~I (
	.datain(\inst|inst3 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[2]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[2]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[2]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[2]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[2]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[1]~I (
	.datain(\inst|inst3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[1]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[1]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[1]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[1]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[1]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[0]~I (
	.datain(\inst|inst3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[0]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[0]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[0]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[0]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[0]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment1_B~I (
	.datain(\inst1|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment1_B));
// synopsys translate_off
defparam \Arena_segment1_B~I .input_async_reset = "none";
defparam \Arena_segment1_B~I .input_power_up = "low";
defparam \Arena_segment1_B~I .input_register_mode = "none";
defparam \Arena_segment1_B~I .input_sync_reset = "none";
defparam \Arena_segment1_B~I .oe_async_reset = "none";
defparam \Arena_segment1_B~I .oe_power_up = "low";
defparam \Arena_segment1_B~I .oe_register_mode = "none";
defparam \Arena_segment1_B~I .oe_sync_reset = "none";
defparam \Arena_segment1_B~I .operation_mode = "output";
defparam \Arena_segment1_B~I .output_async_reset = "none";
defparam \Arena_segment1_B~I .output_power_up = "low";
defparam \Arena_segment1_B~I .output_register_mode = "none";
defparam \Arena_segment1_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment1_C~I (
	.datain(\inst1|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment1_C));
// synopsys translate_off
defparam \Arena_segment1_C~I .input_async_reset = "none";
defparam \Arena_segment1_C~I .input_power_up = "low";
defparam \Arena_segment1_C~I .input_register_mode = "none";
defparam \Arena_segment1_C~I .input_sync_reset = "none";
defparam \Arena_segment1_C~I .oe_async_reset = "none";
defparam \Arena_segment1_C~I .oe_power_up = "low";
defparam \Arena_segment1_C~I .oe_register_mode = "none";
defparam \Arena_segment1_C~I .oe_sync_reset = "none";
defparam \Arena_segment1_C~I .operation_mode = "output";
defparam \Arena_segment1_C~I .output_async_reset = "none";
defparam \Arena_segment1_C~I .output_power_up = "low";
defparam \Arena_segment1_C~I .output_register_mode = "none";
defparam \Arena_segment1_C~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment1_D~I (
	.datain(\inst1|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment1_D));
// synopsys translate_off
defparam \Arena_segment1_D~I .input_async_reset = "none";
defparam \Arena_segment1_D~I .input_power_up = "low";
defparam \Arena_segment1_D~I .input_register_mode = "none";
defparam \Arena_segment1_D~I .input_sync_reset = "none";
defparam \Arena_segment1_D~I .oe_async_reset = "none";
defparam \Arena_segment1_D~I .oe_power_up = "low";
defparam \Arena_segment1_D~I .oe_register_mode = "none";
defparam \Arena_segment1_D~I .oe_sync_reset = "none";
defparam \Arena_segment1_D~I .operation_mode = "output";
defparam \Arena_segment1_D~I .output_async_reset = "none";
defparam \Arena_segment1_D~I .output_power_up = "low";
defparam \Arena_segment1_D~I .output_register_mode = "none";
defparam \Arena_segment1_D~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment1_E~I (
	.datain(\inst1|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment1_E));
// synopsys translate_off
defparam \Arena_segment1_E~I .input_async_reset = "none";
defparam \Arena_segment1_E~I .input_power_up = "low";
defparam \Arena_segment1_E~I .input_register_mode = "none";
defparam \Arena_segment1_E~I .input_sync_reset = "none";
defparam \Arena_segment1_E~I .oe_async_reset = "none";
defparam \Arena_segment1_E~I .oe_power_up = "low";
defparam \Arena_segment1_E~I .oe_register_mode = "none";
defparam \Arena_segment1_E~I .oe_sync_reset = "none";
defparam \Arena_segment1_E~I .operation_mode = "output";
defparam \Arena_segment1_E~I .output_async_reset = "none";
defparam \Arena_segment1_E~I .output_power_up = "low";
defparam \Arena_segment1_E~I .output_register_mode = "none";
defparam \Arena_segment1_E~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment1_F~I (
	.datain(\inst1|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment1_F));
// synopsys translate_off
defparam \Arena_segment1_F~I .input_async_reset = "none";
defparam \Arena_segment1_F~I .input_power_up = "low";
defparam \Arena_segment1_F~I .input_register_mode = "none";
defparam \Arena_segment1_F~I .input_sync_reset = "none";
defparam \Arena_segment1_F~I .oe_async_reset = "none";
defparam \Arena_segment1_F~I .oe_power_up = "low";
defparam \Arena_segment1_F~I .oe_register_mode = "none";
defparam \Arena_segment1_F~I .oe_sync_reset = "none";
defparam \Arena_segment1_F~I .operation_mode = "output";
defparam \Arena_segment1_F~I .output_async_reset = "none";
defparam \Arena_segment1_F~I .output_power_up = "low";
defparam \Arena_segment1_F~I .output_register_mode = "none";
defparam \Arena_segment1_F~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment1_G~I (
	.datain(!\inst1|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment1_G));
// synopsys translate_off
defparam \Arena_segment1_G~I .input_async_reset = "none";
defparam \Arena_segment1_G~I .input_power_up = "low";
defparam \Arena_segment1_G~I .input_register_mode = "none";
defparam \Arena_segment1_G~I .input_sync_reset = "none";
defparam \Arena_segment1_G~I .oe_async_reset = "none";
defparam \Arena_segment1_G~I .oe_power_up = "low";
defparam \Arena_segment1_G~I .oe_register_mode = "none";
defparam \Arena_segment1_G~I .oe_sync_reset = "none";
defparam \Arena_segment1_G~I .operation_mode = "output";
defparam \Arena_segment1_G~I .output_async_reset = "none";
defparam \Arena_segment1_G~I .output_power_up = "low";
defparam \Arena_segment1_G~I .output_register_mode = "none";
defparam \Arena_segment1_G~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment2_A~I (
	.datain(\inst3|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment2_A));
// synopsys translate_off
defparam \Arena_segment2_A~I .input_async_reset = "none";
defparam \Arena_segment2_A~I .input_power_up = "low";
defparam \Arena_segment2_A~I .input_register_mode = "none";
defparam \Arena_segment2_A~I .input_sync_reset = "none";
defparam \Arena_segment2_A~I .oe_async_reset = "none";
defparam \Arena_segment2_A~I .oe_power_up = "low";
defparam \Arena_segment2_A~I .oe_register_mode = "none";
defparam \Arena_segment2_A~I .oe_sync_reset = "none";
defparam \Arena_segment2_A~I .operation_mode = "output";
defparam \Arena_segment2_A~I .output_async_reset = "none";
defparam \Arena_segment2_A~I .output_power_up = "low";
defparam \Arena_segment2_A~I .output_register_mode = "none";
defparam \Arena_segment2_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment2_B~I (
	.datain(\inst3|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment2_B));
// synopsys translate_off
defparam \Arena_segment2_B~I .input_async_reset = "none";
defparam \Arena_segment2_B~I .input_power_up = "low";
defparam \Arena_segment2_B~I .input_register_mode = "none";
defparam \Arena_segment2_B~I .input_sync_reset = "none";
defparam \Arena_segment2_B~I .oe_async_reset = "none";
defparam \Arena_segment2_B~I .oe_power_up = "low";
defparam \Arena_segment2_B~I .oe_register_mode = "none";
defparam \Arena_segment2_B~I .oe_sync_reset = "none";
defparam \Arena_segment2_B~I .operation_mode = "output";
defparam \Arena_segment2_B~I .output_async_reset = "none";
defparam \Arena_segment2_B~I .output_power_up = "low";
defparam \Arena_segment2_B~I .output_register_mode = "none";
defparam \Arena_segment2_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment2_C~I (
	.datain(\inst3|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment2_C));
// synopsys translate_off
defparam \Arena_segment2_C~I .input_async_reset = "none";
defparam \Arena_segment2_C~I .input_power_up = "low";
defparam \Arena_segment2_C~I .input_register_mode = "none";
defparam \Arena_segment2_C~I .input_sync_reset = "none";
defparam \Arena_segment2_C~I .oe_async_reset = "none";
defparam \Arena_segment2_C~I .oe_power_up = "low";
defparam \Arena_segment2_C~I .oe_register_mode = "none";
defparam \Arena_segment2_C~I .oe_sync_reset = "none";
defparam \Arena_segment2_C~I .operation_mode = "output";
defparam \Arena_segment2_C~I .output_async_reset = "none";
defparam \Arena_segment2_C~I .output_power_up = "low";
defparam \Arena_segment2_C~I .output_register_mode = "none";
defparam \Arena_segment2_C~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment2_D~I (
	.datain(\inst3|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment2_D));
// synopsys translate_off
defparam \Arena_segment2_D~I .input_async_reset = "none";
defparam \Arena_segment2_D~I .input_power_up = "low";
defparam \Arena_segment2_D~I .input_register_mode = "none";
defparam \Arena_segment2_D~I .input_sync_reset = "none";
defparam \Arena_segment2_D~I .oe_async_reset = "none";
defparam \Arena_segment2_D~I .oe_power_up = "low";
defparam \Arena_segment2_D~I .oe_register_mode = "none";
defparam \Arena_segment2_D~I .oe_sync_reset = "none";
defparam \Arena_segment2_D~I .operation_mode = "output";
defparam \Arena_segment2_D~I .output_async_reset = "none";
defparam \Arena_segment2_D~I .output_power_up = "low";
defparam \Arena_segment2_D~I .output_register_mode = "none";
defparam \Arena_segment2_D~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment2_E~I (
	.datain(\inst3|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment2_E));
// synopsys translate_off
defparam \Arena_segment2_E~I .input_async_reset = "none";
defparam \Arena_segment2_E~I .input_power_up = "low";
defparam \Arena_segment2_E~I .input_register_mode = "none";
defparam \Arena_segment2_E~I .input_sync_reset = "none";
defparam \Arena_segment2_E~I .oe_async_reset = "none";
defparam \Arena_segment2_E~I .oe_power_up = "low";
defparam \Arena_segment2_E~I .oe_register_mode = "none";
defparam \Arena_segment2_E~I .oe_sync_reset = "none";
defparam \Arena_segment2_E~I .operation_mode = "output";
defparam \Arena_segment2_E~I .output_async_reset = "none";
defparam \Arena_segment2_E~I .output_power_up = "low";
defparam \Arena_segment2_E~I .output_register_mode = "none";
defparam \Arena_segment2_E~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment2_F~I (
	.datain(\inst3|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment2_F));
// synopsys translate_off
defparam \Arena_segment2_F~I .input_async_reset = "none";
defparam \Arena_segment2_F~I .input_power_up = "low";
defparam \Arena_segment2_F~I .input_register_mode = "none";
defparam \Arena_segment2_F~I .input_sync_reset = "none";
defparam \Arena_segment2_F~I .oe_async_reset = "none";
defparam \Arena_segment2_F~I .oe_power_up = "low";
defparam \Arena_segment2_F~I .oe_register_mode = "none";
defparam \Arena_segment2_F~I .oe_sync_reset = "none";
defparam \Arena_segment2_F~I .operation_mode = "output";
defparam \Arena_segment2_F~I .output_async_reset = "none";
defparam \Arena_segment2_F~I .output_power_up = "low";
defparam \Arena_segment2_F~I .output_register_mode = "none";
defparam \Arena_segment2_F~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment2_G~I (
	.datain(!\inst3|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment2_G));
// synopsys translate_off
defparam \Arena_segment2_G~I .input_async_reset = "none";
defparam \Arena_segment2_G~I .input_power_up = "low";
defparam \Arena_segment2_G~I .input_register_mode = "none";
defparam \Arena_segment2_G~I .input_sync_reset = "none";
defparam \Arena_segment2_G~I .oe_async_reset = "none";
defparam \Arena_segment2_G~I .oe_power_up = "low";
defparam \Arena_segment2_G~I .oe_register_mode = "none";
defparam \Arena_segment2_G~I .oe_sync_reset = "none";
defparam \Arena_segment2_G~I .operation_mode = "output";
defparam \Arena_segment2_G~I .output_async_reset = "none";
defparam \Arena_segment2_G~I .output_power_up = "low";
defparam \Arena_segment2_G~I .output_register_mode = "none";
defparam \Arena_segment2_G~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment3_A~I (
	.datain(\inst4|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment3_A));
// synopsys translate_off
defparam \Arena_segment3_A~I .input_async_reset = "none";
defparam \Arena_segment3_A~I .input_power_up = "low";
defparam \Arena_segment3_A~I .input_register_mode = "none";
defparam \Arena_segment3_A~I .input_sync_reset = "none";
defparam \Arena_segment3_A~I .oe_async_reset = "none";
defparam \Arena_segment3_A~I .oe_power_up = "low";
defparam \Arena_segment3_A~I .oe_register_mode = "none";
defparam \Arena_segment3_A~I .oe_sync_reset = "none";
defparam \Arena_segment3_A~I .operation_mode = "output";
defparam \Arena_segment3_A~I .output_async_reset = "none";
defparam \Arena_segment3_A~I .output_power_up = "low";
defparam \Arena_segment3_A~I .output_register_mode = "none";
defparam \Arena_segment3_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment3_C~I (
	.datain(\inst4|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment3_C));
// synopsys translate_off
defparam \Arena_segment3_C~I .input_async_reset = "none";
defparam \Arena_segment3_C~I .input_power_up = "low";
defparam \Arena_segment3_C~I .input_register_mode = "none";
defparam \Arena_segment3_C~I .input_sync_reset = "none";
defparam \Arena_segment3_C~I .oe_async_reset = "none";
defparam \Arena_segment3_C~I .oe_power_up = "low";
defparam \Arena_segment3_C~I .oe_register_mode = "none";
defparam \Arena_segment3_C~I .oe_sync_reset = "none";
defparam \Arena_segment3_C~I .operation_mode = "output";
defparam \Arena_segment3_C~I .output_async_reset = "none";
defparam \Arena_segment3_C~I .output_power_up = "low";
defparam \Arena_segment3_C~I .output_register_mode = "none";
defparam \Arena_segment3_C~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment3_D~I (
	.datain(\inst4|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment3_D));
// synopsys translate_off
defparam \Arena_segment3_D~I .input_async_reset = "none";
defparam \Arena_segment3_D~I .input_power_up = "low";
defparam \Arena_segment3_D~I .input_register_mode = "none";
defparam \Arena_segment3_D~I .input_sync_reset = "none";
defparam \Arena_segment3_D~I .oe_async_reset = "none";
defparam \Arena_segment3_D~I .oe_power_up = "low";
defparam \Arena_segment3_D~I .oe_register_mode = "none";
defparam \Arena_segment3_D~I .oe_sync_reset = "none";
defparam \Arena_segment3_D~I .operation_mode = "output";
defparam \Arena_segment3_D~I .output_async_reset = "none";
defparam \Arena_segment3_D~I .output_power_up = "low";
defparam \Arena_segment3_D~I .output_register_mode = "none";
defparam \Arena_segment3_D~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment3_E~I (
	.datain(\inst4|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment3_E));
// synopsys translate_off
defparam \Arena_segment3_E~I .input_async_reset = "none";
defparam \Arena_segment3_E~I .input_power_up = "low";
defparam \Arena_segment3_E~I .input_register_mode = "none";
defparam \Arena_segment3_E~I .input_sync_reset = "none";
defparam \Arena_segment3_E~I .oe_async_reset = "none";
defparam \Arena_segment3_E~I .oe_power_up = "low";
defparam \Arena_segment3_E~I .oe_register_mode = "none";
defparam \Arena_segment3_E~I .oe_sync_reset = "none";
defparam \Arena_segment3_E~I .operation_mode = "output";
defparam \Arena_segment3_E~I .output_async_reset = "none";
defparam \Arena_segment3_E~I .output_power_up = "low";
defparam \Arena_segment3_E~I .output_register_mode = "none";
defparam \Arena_segment3_E~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment3_F~I (
	.datain(\inst4|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment3_F));
// synopsys translate_off
defparam \Arena_segment3_F~I .input_async_reset = "none";
defparam \Arena_segment3_F~I .input_power_up = "low";
defparam \Arena_segment3_F~I .input_register_mode = "none";
defparam \Arena_segment3_F~I .input_sync_reset = "none";
defparam \Arena_segment3_F~I .oe_async_reset = "none";
defparam \Arena_segment3_F~I .oe_power_up = "low";
defparam \Arena_segment3_F~I .oe_register_mode = "none";
defparam \Arena_segment3_F~I .oe_sync_reset = "none";
defparam \Arena_segment3_F~I .operation_mode = "output";
defparam \Arena_segment3_F~I .output_async_reset = "none";
defparam \Arena_segment3_F~I .output_power_up = "low";
defparam \Arena_segment3_F~I .output_register_mode = "none";
defparam \Arena_segment3_F~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment3_G~I (
	.datain(!\inst4|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment3_G));
// synopsys translate_off
defparam \Arena_segment3_G~I .input_async_reset = "none";
defparam \Arena_segment3_G~I .input_power_up = "low";
defparam \Arena_segment3_G~I .input_register_mode = "none";
defparam \Arena_segment3_G~I .input_sync_reset = "none";
defparam \Arena_segment3_G~I .oe_async_reset = "none";
defparam \Arena_segment3_G~I .oe_power_up = "low";
defparam \Arena_segment3_G~I .oe_register_mode = "none";
defparam \Arena_segment3_G~I .oe_sync_reset = "none";
defparam \Arena_segment3_G~I .operation_mode = "output";
defparam \Arena_segment3_G~I .output_async_reset = "none";
defparam \Arena_segment3_G~I .output_power_up = "low";
defparam \Arena_segment3_G~I .output_register_mode = "none";
defparam \Arena_segment3_G~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment3_B~I (
	.datain(\inst4|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment3_B));
// synopsys translate_off
defparam \Arena_segment3_B~I .input_async_reset = "none";
defparam \Arena_segment3_B~I .input_power_up = "low";
defparam \Arena_segment3_B~I .input_register_mode = "none";
defparam \Arena_segment3_B~I .input_sync_reset = "none";
defparam \Arena_segment3_B~I .oe_async_reset = "none";
defparam \Arena_segment3_B~I .oe_power_up = "low";
defparam \Arena_segment3_B~I .oe_register_mode = "none";
defparam \Arena_segment3_B~I .oe_sync_reset = "none";
defparam \Arena_segment3_B~I .operation_mode = "output";
defparam \Arena_segment3_B~I .output_async_reset = "none";
defparam \Arena_segment3_B~I .output_power_up = "low";
defparam \Arena_segment3_B~I .output_register_mode = "none";
defparam \Arena_segment3_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment4_A~I (
	.datain(\inst5|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment4_A));
// synopsys translate_off
defparam \Arena_segment4_A~I .input_async_reset = "none";
defparam \Arena_segment4_A~I .input_power_up = "low";
defparam \Arena_segment4_A~I .input_register_mode = "none";
defparam \Arena_segment4_A~I .input_sync_reset = "none";
defparam \Arena_segment4_A~I .oe_async_reset = "none";
defparam \Arena_segment4_A~I .oe_power_up = "low";
defparam \Arena_segment4_A~I .oe_register_mode = "none";
defparam \Arena_segment4_A~I .oe_sync_reset = "none";
defparam \Arena_segment4_A~I .operation_mode = "output";
defparam \Arena_segment4_A~I .output_async_reset = "none";
defparam \Arena_segment4_A~I .output_power_up = "low";
defparam \Arena_segment4_A~I .output_register_mode = "none";
defparam \Arena_segment4_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment4_B~I (
	.datain(\inst5|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment4_B));
// synopsys translate_off
defparam \Arena_segment4_B~I .input_async_reset = "none";
defparam \Arena_segment4_B~I .input_power_up = "low";
defparam \Arena_segment4_B~I .input_register_mode = "none";
defparam \Arena_segment4_B~I .input_sync_reset = "none";
defparam \Arena_segment4_B~I .oe_async_reset = "none";
defparam \Arena_segment4_B~I .oe_power_up = "low";
defparam \Arena_segment4_B~I .oe_register_mode = "none";
defparam \Arena_segment4_B~I .oe_sync_reset = "none";
defparam \Arena_segment4_B~I .operation_mode = "output";
defparam \Arena_segment4_B~I .output_async_reset = "none";
defparam \Arena_segment4_B~I .output_power_up = "low";
defparam \Arena_segment4_B~I .output_register_mode = "none";
defparam \Arena_segment4_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment4_C~I (
	.datain(\inst5|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment4_C));
// synopsys translate_off
defparam \Arena_segment4_C~I .input_async_reset = "none";
defparam \Arena_segment4_C~I .input_power_up = "low";
defparam \Arena_segment4_C~I .input_register_mode = "none";
defparam \Arena_segment4_C~I .input_sync_reset = "none";
defparam \Arena_segment4_C~I .oe_async_reset = "none";
defparam \Arena_segment4_C~I .oe_power_up = "low";
defparam \Arena_segment4_C~I .oe_register_mode = "none";
defparam \Arena_segment4_C~I .oe_sync_reset = "none";
defparam \Arena_segment4_C~I .operation_mode = "output";
defparam \Arena_segment4_C~I .output_async_reset = "none";
defparam \Arena_segment4_C~I .output_power_up = "low";
defparam \Arena_segment4_C~I .output_register_mode = "none";
defparam \Arena_segment4_C~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment4_D~I (
	.datain(\inst5|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment4_D));
// synopsys translate_off
defparam \Arena_segment4_D~I .input_async_reset = "none";
defparam \Arena_segment4_D~I .input_power_up = "low";
defparam \Arena_segment4_D~I .input_register_mode = "none";
defparam \Arena_segment4_D~I .input_sync_reset = "none";
defparam \Arena_segment4_D~I .oe_async_reset = "none";
defparam \Arena_segment4_D~I .oe_power_up = "low";
defparam \Arena_segment4_D~I .oe_register_mode = "none";
defparam \Arena_segment4_D~I .oe_sync_reset = "none";
defparam \Arena_segment4_D~I .operation_mode = "output";
defparam \Arena_segment4_D~I .output_async_reset = "none";
defparam \Arena_segment4_D~I .output_power_up = "low";
defparam \Arena_segment4_D~I .output_register_mode = "none";
defparam \Arena_segment4_D~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment4_E~I (
	.datain(\inst5|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment4_E));
// synopsys translate_off
defparam \Arena_segment4_E~I .input_async_reset = "none";
defparam \Arena_segment4_E~I .input_power_up = "low";
defparam \Arena_segment4_E~I .input_register_mode = "none";
defparam \Arena_segment4_E~I .input_sync_reset = "none";
defparam \Arena_segment4_E~I .oe_async_reset = "none";
defparam \Arena_segment4_E~I .oe_power_up = "low";
defparam \Arena_segment4_E~I .oe_register_mode = "none";
defparam \Arena_segment4_E~I .oe_sync_reset = "none";
defparam \Arena_segment4_E~I .operation_mode = "output";
defparam \Arena_segment4_E~I .output_async_reset = "none";
defparam \Arena_segment4_E~I .output_power_up = "low";
defparam \Arena_segment4_E~I .output_register_mode = "none";
defparam \Arena_segment4_E~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment4_F~I (
	.datain(\inst5|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment4_F));
// synopsys translate_off
defparam \Arena_segment4_F~I .input_async_reset = "none";
defparam \Arena_segment4_F~I .input_power_up = "low";
defparam \Arena_segment4_F~I .input_register_mode = "none";
defparam \Arena_segment4_F~I .input_sync_reset = "none";
defparam \Arena_segment4_F~I .oe_async_reset = "none";
defparam \Arena_segment4_F~I .oe_power_up = "low";
defparam \Arena_segment4_F~I .oe_register_mode = "none";
defparam \Arena_segment4_F~I .oe_sync_reset = "none";
defparam \Arena_segment4_F~I .operation_mode = "output";
defparam \Arena_segment4_F~I .output_async_reset = "none";
defparam \Arena_segment4_F~I .output_power_up = "low";
defparam \Arena_segment4_F~I .output_register_mode = "none";
defparam \Arena_segment4_F~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment4_G~I (
	.datain(!\inst5|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment4_G));
// synopsys translate_off
defparam \Arena_segment4_G~I .input_async_reset = "none";
defparam \Arena_segment4_G~I .input_power_up = "low";
defparam \Arena_segment4_G~I .input_register_mode = "none";
defparam \Arena_segment4_G~I .input_sync_reset = "none";
defparam \Arena_segment4_G~I .oe_async_reset = "none";
defparam \Arena_segment4_G~I .oe_power_up = "low";
defparam \Arena_segment4_G~I .oe_register_mode = "none";
defparam \Arena_segment4_G~I .oe_sync_reset = "none";
defparam \Arena_segment4_G~I .operation_mode = "output";
defparam \Arena_segment4_G~I .output_async_reset = "none";
defparam \Arena_segment4_G~I .output_power_up = "low";
defparam \Arena_segment4_G~I .output_register_mode = "none";
defparam \Arena_segment4_G~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment5_A~I (
	.datain(\inst19|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment5_A));
// synopsys translate_off
defparam \Arena_segment5_A~I .input_async_reset = "none";
defparam \Arena_segment5_A~I .input_power_up = "low";
defparam \Arena_segment5_A~I .input_register_mode = "none";
defparam \Arena_segment5_A~I .input_sync_reset = "none";
defparam \Arena_segment5_A~I .oe_async_reset = "none";
defparam \Arena_segment5_A~I .oe_power_up = "low";
defparam \Arena_segment5_A~I .oe_register_mode = "none";
defparam \Arena_segment5_A~I .oe_sync_reset = "none";
defparam \Arena_segment5_A~I .operation_mode = "output";
defparam \Arena_segment5_A~I .output_async_reset = "none";
defparam \Arena_segment5_A~I .output_power_up = "low";
defparam \Arena_segment5_A~I .output_register_mode = "none";
defparam \Arena_segment5_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment5_B~I (
	.datain(\inst19|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment5_B));
// synopsys translate_off
defparam \Arena_segment5_B~I .input_async_reset = "none";
defparam \Arena_segment5_B~I .input_power_up = "low";
defparam \Arena_segment5_B~I .input_register_mode = "none";
defparam \Arena_segment5_B~I .input_sync_reset = "none";
defparam \Arena_segment5_B~I .oe_async_reset = "none";
defparam \Arena_segment5_B~I .oe_power_up = "low";
defparam \Arena_segment5_B~I .oe_register_mode = "none";
defparam \Arena_segment5_B~I .oe_sync_reset = "none";
defparam \Arena_segment5_B~I .operation_mode = "output";
defparam \Arena_segment5_B~I .output_async_reset = "none";
defparam \Arena_segment5_B~I .output_power_up = "low";
defparam \Arena_segment5_B~I .output_register_mode = "none";
defparam \Arena_segment5_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment5_C~I (
	.datain(\inst19|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment5_C));
// synopsys translate_off
defparam \Arena_segment5_C~I .input_async_reset = "none";
defparam \Arena_segment5_C~I .input_power_up = "low";
defparam \Arena_segment5_C~I .input_register_mode = "none";
defparam \Arena_segment5_C~I .input_sync_reset = "none";
defparam \Arena_segment5_C~I .oe_async_reset = "none";
defparam \Arena_segment5_C~I .oe_power_up = "low";
defparam \Arena_segment5_C~I .oe_register_mode = "none";
defparam \Arena_segment5_C~I .oe_sync_reset = "none";
defparam \Arena_segment5_C~I .operation_mode = "output";
defparam \Arena_segment5_C~I .output_async_reset = "none";
defparam \Arena_segment5_C~I .output_power_up = "low";
defparam \Arena_segment5_C~I .output_register_mode = "none";
defparam \Arena_segment5_C~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment5_D~I (
	.datain(\inst19|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment5_D));
// synopsys translate_off
defparam \Arena_segment5_D~I .input_async_reset = "none";
defparam \Arena_segment5_D~I .input_power_up = "low";
defparam \Arena_segment5_D~I .input_register_mode = "none";
defparam \Arena_segment5_D~I .input_sync_reset = "none";
defparam \Arena_segment5_D~I .oe_async_reset = "none";
defparam \Arena_segment5_D~I .oe_power_up = "low";
defparam \Arena_segment5_D~I .oe_register_mode = "none";
defparam \Arena_segment5_D~I .oe_sync_reset = "none";
defparam \Arena_segment5_D~I .operation_mode = "output";
defparam \Arena_segment5_D~I .output_async_reset = "none";
defparam \Arena_segment5_D~I .output_power_up = "low";
defparam \Arena_segment5_D~I .output_register_mode = "none";
defparam \Arena_segment5_D~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment5_E~I (
	.datain(\inst19|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment5_E));
// synopsys translate_off
defparam \Arena_segment5_E~I .input_async_reset = "none";
defparam \Arena_segment5_E~I .input_power_up = "low";
defparam \Arena_segment5_E~I .input_register_mode = "none";
defparam \Arena_segment5_E~I .input_sync_reset = "none";
defparam \Arena_segment5_E~I .oe_async_reset = "none";
defparam \Arena_segment5_E~I .oe_power_up = "low";
defparam \Arena_segment5_E~I .oe_register_mode = "none";
defparam \Arena_segment5_E~I .oe_sync_reset = "none";
defparam \Arena_segment5_E~I .operation_mode = "output";
defparam \Arena_segment5_E~I .output_async_reset = "none";
defparam \Arena_segment5_E~I .output_power_up = "low";
defparam \Arena_segment5_E~I .output_register_mode = "none";
defparam \Arena_segment5_E~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment5_F~I (
	.datain(\inst19|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment5_F));
// synopsys translate_off
defparam \Arena_segment5_F~I .input_async_reset = "none";
defparam \Arena_segment5_F~I .input_power_up = "low";
defparam \Arena_segment5_F~I .input_register_mode = "none";
defparam \Arena_segment5_F~I .input_sync_reset = "none";
defparam \Arena_segment5_F~I .oe_async_reset = "none";
defparam \Arena_segment5_F~I .oe_power_up = "low";
defparam \Arena_segment5_F~I .oe_register_mode = "none";
defparam \Arena_segment5_F~I .oe_sync_reset = "none";
defparam \Arena_segment5_F~I .operation_mode = "output";
defparam \Arena_segment5_F~I .output_async_reset = "none";
defparam \Arena_segment5_F~I .output_power_up = "low";
defparam \Arena_segment5_F~I .output_register_mode = "none";
defparam \Arena_segment5_F~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment5_G~I (
	.datain(!\inst19|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment5_G));
// synopsys translate_off
defparam \Arena_segment5_G~I .input_async_reset = "none";
defparam \Arena_segment5_G~I .input_power_up = "low";
defparam \Arena_segment5_G~I .input_register_mode = "none";
defparam \Arena_segment5_G~I .input_sync_reset = "none";
defparam \Arena_segment5_G~I .oe_async_reset = "none";
defparam \Arena_segment5_G~I .oe_power_up = "low";
defparam \Arena_segment5_G~I .oe_register_mode = "none";
defparam \Arena_segment5_G~I .oe_sync_reset = "none";
defparam \Arena_segment5_G~I .operation_mode = "output";
defparam \Arena_segment5_G~I .output_async_reset = "none";
defparam \Arena_segment5_G~I .output_power_up = "low";
defparam \Arena_segment5_G~I .output_register_mode = "none";
defparam \Arena_segment5_G~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment6_A~I (
	.datain(\inst22|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment6_A));
// synopsys translate_off
defparam \Arena_segment6_A~I .input_async_reset = "none";
defparam \Arena_segment6_A~I .input_power_up = "low";
defparam \Arena_segment6_A~I .input_register_mode = "none";
defparam \Arena_segment6_A~I .input_sync_reset = "none";
defparam \Arena_segment6_A~I .oe_async_reset = "none";
defparam \Arena_segment6_A~I .oe_power_up = "low";
defparam \Arena_segment6_A~I .oe_register_mode = "none";
defparam \Arena_segment6_A~I .oe_sync_reset = "none";
defparam \Arena_segment6_A~I .operation_mode = "output";
defparam \Arena_segment6_A~I .output_async_reset = "none";
defparam \Arena_segment6_A~I .output_power_up = "low";
defparam \Arena_segment6_A~I .output_register_mode = "none";
defparam \Arena_segment6_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment6_B~I (
	.datain(\inst22|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment6_B));
// synopsys translate_off
defparam \Arena_segment6_B~I .input_async_reset = "none";
defparam \Arena_segment6_B~I .input_power_up = "low";
defparam \Arena_segment6_B~I .input_register_mode = "none";
defparam \Arena_segment6_B~I .input_sync_reset = "none";
defparam \Arena_segment6_B~I .oe_async_reset = "none";
defparam \Arena_segment6_B~I .oe_power_up = "low";
defparam \Arena_segment6_B~I .oe_register_mode = "none";
defparam \Arena_segment6_B~I .oe_sync_reset = "none";
defparam \Arena_segment6_B~I .operation_mode = "output";
defparam \Arena_segment6_B~I .output_async_reset = "none";
defparam \Arena_segment6_B~I .output_power_up = "low";
defparam \Arena_segment6_B~I .output_register_mode = "none";
defparam \Arena_segment6_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment6_C~I (
	.datain(\inst22|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment6_C));
// synopsys translate_off
defparam \Arena_segment6_C~I .input_async_reset = "none";
defparam \Arena_segment6_C~I .input_power_up = "low";
defparam \Arena_segment6_C~I .input_register_mode = "none";
defparam \Arena_segment6_C~I .input_sync_reset = "none";
defparam \Arena_segment6_C~I .oe_async_reset = "none";
defparam \Arena_segment6_C~I .oe_power_up = "low";
defparam \Arena_segment6_C~I .oe_register_mode = "none";
defparam \Arena_segment6_C~I .oe_sync_reset = "none";
defparam \Arena_segment6_C~I .operation_mode = "output";
defparam \Arena_segment6_C~I .output_async_reset = "none";
defparam \Arena_segment6_C~I .output_power_up = "low";
defparam \Arena_segment6_C~I .output_register_mode = "none";
defparam \Arena_segment6_C~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment6_D~I (
	.datain(\inst22|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment6_D));
// synopsys translate_off
defparam \Arena_segment6_D~I .input_async_reset = "none";
defparam \Arena_segment6_D~I .input_power_up = "low";
defparam \Arena_segment6_D~I .input_register_mode = "none";
defparam \Arena_segment6_D~I .input_sync_reset = "none";
defparam \Arena_segment6_D~I .oe_async_reset = "none";
defparam \Arena_segment6_D~I .oe_power_up = "low";
defparam \Arena_segment6_D~I .oe_register_mode = "none";
defparam \Arena_segment6_D~I .oe_sync_reset = "none";
defparam \Arena_segment6_D~I .operation_mode = "output";
defparam \Arena_segment6_D~I .output_async_reset = "none";
defparam \Arena_segment6_D~I .output_power_up = "low";
defparam \Arena_segment6_D~I .output_register_mode = "none";
defparam \Arena_segment6_D~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment6_E~I (
	.datain(\inst22|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment6_E));
// synopsys translate_off
defparam \Arena_segment6_E~I .input_async_reset = "none";
defparam \Arena_segment6_E~I .input_power_up = "low";
defparam \Arena_segment6_E~I .input_register_mode = "none";
defparam \Arena_segment6_E~I .input_sync_reset = "none";
defparam \Arena_segment6_E~I .oe_async_reset = "none";
defparam \Arena_segment6_E~I .oe_power_up = "low";
defparam \Arena_segment6_E~I .oe_register_mode = "none";
defparam \Arena_segment6_E~I .oe_sync_reset = "none";
defparam \Arena_segment6_E~I .operation_mode = "output";
defparam \Arena_segment6_E~I .output_async_reset = "none";
defparam \Arena_segment6_E~I .output_power_up = "low";
defparam \Arena_segment6_E~I .output_register_mode = "none";
defparam \Arena_segment6_E~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment6_F~I (
	.datain(\inst22|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment6_F));
// synopsys translate_off
defparam \Arena_segment6_F~I .input_async_reset = "none";
defparam \Arena_segment6_F~I .input_power_up = "low";
defparam \Arena_segment6_F~I .input_register_mode = "none";
defparam \Arena_segment6_F~I .input_sync_reset = "none";
defparam \Arena_segment6_F~I .oe_async_reset = "none";
defparam \Arena_segment6_F~I .oe_power_up = "low";
defparam \Arena_segment6_F~I .oe_register_mode = "none";
defparam \Arena_segment6_F~I .oe_sync_reset = "none";
defparam \Arena_segment6_F~I .operation_mode = "output";
defparam \Arena_segment6_F~I .output_async_reset = "none";
defparam \Arena_segment6_F~I .output_power_up = "low";
defparam \Arena_segment6_F~I .output_register_mode = "none";
defparam \Arena_segment6_F~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment6_G~I (
	.datain(!\inst22|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment6_G));
// synopsys translate_off
defparam \Arena_segment6_G~I .input_async_reset = "none";
defparam \Arena_segment6_G~I .input_power_up = "low";
defparam \Arena_segment6_G~I .input_register_mode = "none";
defparam \Arena_segment6_G~I .input_sync_reset = "none";
defparam \Arena_segment6_G~I .oe_async_reset = "none";
defparam \Arena_segment6_G~I .oe_power_up = "low";
defparam \Arena_segment6_G~I .oe_register_mode = "none";
defparam \Arena_segment6_G~I .oe_sync_reset = "none";
defparam \Arena_segment6_G~I .operation_mode = "output";
defparam \Arena_segment6_G~I .output_async_reset = "none";
defparam \Arena_segment6_G~I .output_power_up = "low";
defparam \Arena_segment6_G~I .output_register_mode = "none";
defparam \Arena_segment6_G~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment7_A~I (
	.datain(\inst30|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment7_A));
// synopsys translate_off
defparam \Arena_segment7_A~I .input_async_reset = "none";
defparam \Arena_segment7_A~I .input_power_up = "low";
defparam \Arena_segment7_A~I .input_register_mode = "none";
defparam \Arena_segment7_A~I .input_sync_reset = "none";
defparam \Arena_segment7_A~I .oe_async_reset = "none";
defparam \Arena_segment7_A~I .oe_power_up = "low";
defparam \Arena_segment7_A~I .oe_register_mode = "none";
defparam \Arena_segment7_A~I .oe_sync_reset = "none";
defparam \Arena_segment7_A~I .operation_mode = "output";
defparam \Arena_segment7_A~I .output_async_reset = "none";
defparam \Arena_segment7_A~I .output_power_up = "low";
defparam \Arena_segment7_A~I .output_register_mode = "none";
defparam \Arena_segment7_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment7_B~I (
	.datain(\inst30|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment7_B));
// synopsys translate_off
defparam \Arena_segment7_B~I .input_async_reset = "none";
defparam \Arena_segment7_B~I .input_power_up = "low";
defparam \Arena_segment7_B~I .input_register_mode = "none";
defparam \Arena_segment7_B~I .input_sync_reset = "none";
defparam \Arena_segment7_B~I .oe_async_reset = "none";
defparam \Arena_segment7_B~I .oe_power_up = "low";
defparam \Arena_segment7_B~I .oe_register_mode = "none";
defparam \Arena_segment7_B~I .oe_sync_reset = "none";
defparam \Arena_segment7_B~I .operation_mode = "output";
defparam \Arena_segment7_B~I .output_async_reset = "none";
defparam \Arena_segment7_B~I .output_power_up = "low";
defparam \Arena_segment7_B~I .output_register_mode = "none";
defparam \Arena_segment7_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment7_C~I (
	.datain(\inst30|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment7_C));
// synopsys translate_off
defparam \Arena_segment7_C~I .input_async_reset = "none";
defparam \Arena_segment7_C~I .input_power_up = "low";
defparam \Arena_segment7_C~I .input_register_mode = "none";
defparam \Arena_segment7_C~I .input_sync_reset = "none";
defparam \Arena_segment7_C~I .oe_async_reset = "none";
defparam \Arena_segment7_C~I .oe_power_up = "low";
defparam \Arena_segment7_C~I .oe_register_mode = "none";
defparam \Arena_segment7_C~I .oe_sync_reset = "none";
defparam \Arena_segment7_C~I .operation_mode = "output";
defparam \Arena_segment7_C~I .output_async_reset = "none";
defparam \Arena_segment7_C~I .output_power_up = "low";
defparam \Arena_segment7_C~I .output_register_mode = "none";
defparam \Arena_segment7_C~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment7_D~I (
	.datain(\inst30|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment7_D));
// synopsys translate_off
defparam \Arena_segment7_D~I .input_async_reset = "none";
defparam \Arena_segment7_D~I .input_power_up = "low";
defparam \Arena_segment7_D~I .input_register_mode = "none";
defparam \Arena_segment7_D~I .input_sync_reset = "none";
defparam \Arena_segment7_D~I .oe_async_reset = "none";
defparam \Arena_segment7_D~I .oe_power_up = "low";
defparam \Arena_segment7_D~I .oe_register_mode = "none";
defparam \Arena_segment7_D~I .oe_sync_reset = "none";
defparam \Arena_segment7_D~I .operation_mode = "output";
defparam \Arena_segment7_D~I .output_async_reset = "none";
defparam \Arena_segment7_D~I .output_power_up = "low";
defparam \Arena_segment7_D~I .output_register_mode = "none";
defparam \Arena_segment7_D~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment7_E~I (
	.datain(\inst30|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment7_E));
// synopsys translate_off
defparam \Arena_segment7_E~I .input_async_reset = "none";
defparam \Arena_segment7_E~I .input_power_up = "low";
defparam \Arena_segment7_E~I .input_register_mode = "none";
defparam \Arena_segment7_E~I .input_sync_reset = "none";
defparam \Arena_segment7_E~I .oe_async_reset = "none";
defparam \Arena_segment7_E~I .oe_power_up = "low";
defparam \Arena_segment7_E~I .oe_register_mode = "none";
defparam \Arena_segment7_E~I .oe_sync_reset = "none";
defparam \Arena_segment7_E~I .operation_mode = "output";
defparam \Arena_segment7_E~I .output_async_reset = "none";
defparam \Arena_segment7_E~I .output_power_up = "low";
defparam \Arena_segment7_E~I .output_register_mode = "none";
defparam \Arena_segment7_E~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment7_F~I (
	.datain(\inst30|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment7_F));
// synopsys translate_off
defparam \Arena_segment7_F~I .input_async_reset = "none";
defparam \Arena_segment7_F~I .input_power_up = "low";
defparam \Arena_segment7_F~I .input_register_mode = "none";
defparam \Arena_segment7_F~I .input_sync_reset = "none";
defparam \Arena_segment7_F~I .oe_async_reset = "none";
defparam \Arena_segment7_F~I .oe_power_up = "low";
defparam \Arena_segment7_F~I .oe_register_mode = "none";
defparam \Arena_segment7_F~I .oe_sync_reset = "none";
defparam \Arena_segment7_F~I .operation_mode = "output";
defparam \Arena_segment7_F~I .output_async_reset = "none";
defparam \Arena_segment7_F~I .output_power_up = "low";
defparam \Arena_segment7_F~I .output_register_mode = "none";
defparam \Arena_segment7_F~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment7_G~I (
	.datain(!\inst30|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment7_G));
// synopsys translate_off
defparam \Arena_segment7_G~I .input_async_reset = "none";
defparam \Arena_segment7_G~I .input_power_up = "low";
defparam \Arena_segment7_G~I .input_register_mode = "none";
defparam \Arena_segment7_G~I .input_sync_reset = "none";
defparam \Arena_segment7_G~I .oe_async_reset = "none";
defparam \Arena_segment7_G~I .oe_power_up = "low";
defparam \Arena_segment7_G~I .oe_register_mode = "none";
defparam \Arena_segment7_G~I .oe_sync_reset = "none";
defparam \Arena_segment7_G~I .operation_mode = "output";
defparam \Arena_segment7_G~I .output_async_reset = "none";
defparam \Arena_segment7_G~I .output_power_up = "low";
defparam \Arena_segment7_G~I .output_register_mode = "none";
defparam \Arena_segment7_G~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment8_A~I (
	.datain(\inst38|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment8_A));
// synopsys translate_off
defparam \Arena_segment8_A~I .input_async_reset = "none";
defparam \Arena_segment8_A~I .input_power_up = "low";
defparam \Arena_segment8_A~I .input_register_mode = "none";
defparam \Arena_segment8_A~I .input_sync_reset = "none";
defparam \Arena_segment8_A~I .oe_async_reset = "none";
defparam \Arena_segment8_A~I .oe_power_up = "low";
defparam \Arena_segment8_A~I .oe_register_mode = "none";
defparam \Arena_segment8_A~I .oe_sync_reset = "none";
defparam \Arena_segment8_A~I .operation_mode = "output";
defparam \Arena_segment8_A~I .output_async_reset = "none";
defparam \Arena_segment8_A~I .output_power_up = "low";
defparam \Arena_segment8_A~I .output_register_mode = "none";
defparam \Arena_segment8_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment8_B~I (
	.datain(\inst38|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment8_B));
// synopsys translate_off
defparam \Arena_segment8_B~I .input_async_reset = "none";
defparam \Arena_segment8_B~I .input_power_up = "low";
defparam \Arena_segment8_B~I .input_register_mode = "none";
defparam \Arena_segment8_B~I .input_sync_reset = "none";
defparam \Arena_segment8_B~I .oe_async_reset = "none";
defparam \Arena_segment8_B~I .oe_power_up = "low";
defparam \Arena_segment8_B~I .oe_register_mode = "none";
defparam \Arena_segment8_B~I .oe_sync_reset = "none";
defparam \Arena_segment8_B~I .operation_mode = "output";
defparam \Arena_segment8_B~I .output_async_reset = "none";
defparam \Arena_segment8_B~I .output_power_up = "low";
defparam \Arena_segment8_B~I .output_register_mode = "none";
defparam \Arena_segment8_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment8_C~I (
	.datain(\inst38|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment8_C));
// synopsys translate_off
defparam \Arena_segment8_C~I .input_async_reset = "none";
defparam \Arena_segment8_C~I .input_power_up = "low";
defparam \Arena_segment8_C~I .input_register_mode = "none";
defparam \Arena_segment8_C~I .input_sync_reset = "none";
defparam \Arena_segment8_C~I .oe_async_reset = "none";
defparam \Arena_segment8_C~I .oe_power_up = "low";
defparam \Arena_segment8_C~I .oe_register_mode = "none";
defparam \Arena_segment8_C~I .oe_sync_reset = "none";
defparam \Arena_segment8_C~I .operation_mode = "output";
defparam \Arena_segment8_C~I .output_async_reset = "none";
defparam \Arena_segment8_C~I .output_power_up = "low";
defparam \Arena_segment8_C~I .output_register_mode = "none";
defparam \Arena_segment8_C~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment8_D~I (
	.datain(\inst38|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment8_D));
// synopsys translate_off
defparam \Arena_segment8_D~I .input_async_reset = "none";
defparam \Arena_segment8_D~I .input_power_up = "low";
defparam \Arena_segment8_D~I .input_register_mode = "none";
defparam \Arena_segment8_D~I .input_sync_reset = "none";
defparam \Arena_segment8_D~I .oe_async_reset = "none";
defparam \Arena_segment8_D~I .oe_power_up = "low";
defparam \Arena_segment8_D~I .oe_register_mode = "none";
defparam \Arena_segment8_D~I .oe_sync_reset = "none";
defparam \Arena_segment8_D~I .operation_mode = "output";
defparam \Arena_segment8_D~I .output_async_reset = "none";
defparam \Arena_segment8_D~I .output_power_up = "low";
defparam \Arena_segment8_D~I .output_register_mode = "none";
defparam \Arena_segment8_D~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment8_E~I (
	.datain(\inst38|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment8_E));
// synopsys translate_off
defparam \Arena_segment8_E~I .input_async_reset = "none";
defparam \Arena_segment8_E~I .input_power_up = "low";
defparam \Arena_segment8_E~I .input_register_mode = "none";
defparam \Arena_segment8_E~I .input_sync_reset = "none";
defparam \Arena_segment8_E~I .oe_async_reset = "none";
defparam \Arena_segment8_E~I .oe_power_up = "low";
defparam \Arena_segment8_E~I .oe_register_mode = "none";
defparam \Arena_segment8_E~I .oe_sync_reset = "none";
defparam \Arena_segment8_E~I .operation_mode = "output";
defparam \Arena_segment8_E~I .output_async_reset = "none";
defparam \Arena_segment8_E~I .output_power_up = "low";
defparam \Arena_segment8_E~I .output_register_mode = "none";
defparam \Arena_segment8_E~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment8_F~I (
	.datain(\inst38|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment8_F));
// synopsys translate_off
defparam \Arena_segment8_F~I .input_async_reset = "none";
defparam \Arena_segment8_F~I .input_power_up = "low";
defparam \Arena_segment8_F~I .input_register_mode = "none";
defparam \Arena_segment8_F~I .input_sync_reset = "none";
defparam \Arena_segment8_F~I .oe_async_reset = "none";
defparam \Arena_segment8_F~I .oe_power_up = "low";
defparam \Arena_segment8_F~I .oe_register_mode = "none";
defparam \Arena_segment8_F~I .oe_sync_reset = "none";
defparam \Arena_segment8_F~I .operation_mode = "output";
defparam \Arena_segment8_F~I .output_async_reset = "none";
defparam \Arena_segment8_F~I .output_power_up = "low";
defparam \Arena_segment8_F~I .output_register_mode = "none";
defparam \Arena_segment8_F~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_segment8_G~I (
	.datain(!\inst38|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_segment8_G));
// synopsys translate_off
defparam \Arena_segment8_G~I .input_async_reset = "none";
defparam \Arena_segment8_G~I .input_power_up = "low";
defparam \Arena_segment8_G~I .input_register_mode = "none";
defparam \Arena_segment8_G~I .input_sync_reset = "none";
defparam \Arena_segment8_G~I .oe_async_reset = "none";
defparam \Arena_segment8_G~I .oe_power_up = "low";
defparam \Arena_segment8_G~I .oe_register_mode = "none";
defparam \Arena_segment8_G~I .oe_sync_reset = "none";
defparam \Arena_segment8_G~I .operation_mode = "output";
defparam \Arena_segment8_G~I .output_async_reset = "none";
defparam \Arena_segment8_G~I .output_power_up = "low";
defparam \Arena_segment8_G~I .output_register_mode = "none";
defparam \Arena_segment8_G~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[31]~I (
	.datain(\inst|inst3 [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[31]));
// synopsys translate_off
defparam \AccumOut[31]~I .input_async_reset = "none";
defparam \AccumOut[31]~I .input_power_up = "low";
defparam \AccumOut[31]~I .input_register_mode = "none";
defparam \AccumOut[31]~I .input_sync_reset = "none";
defparam \AccumOut[31]~I .oe_async_reset = "none";
defparam \AccumOut[31]~I .oe_power_up = "low";
defparam \AccumOut[31]~I .oe_register_mode = "none";
defparam \AccumOut[31]~I .oe_sync_reset = "none";
defparam \AccumOut[31]~I .operation_mode = "output";
defparam \AccumOut[31]~I .output_async_reset = "none";
defparam \AccumOut[31]~I .output_power_up = "low";
defparam \AccumOut[31]~I .output_register_mode = "none";
defparam \AccumOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[30]~I (
	.datain(\inst|inst3 [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[30]));
// synopsys translate_off
defparam \AccumOut[30]~I .input_async_reset = "none";
defparam \AccumOut[30]~I .input_power_up = "low";
defparam \AccumOut[30]~I .input_register_mode = "none";
defparam \AccumOut[30]~I .input_sync_reset = "none";
defparam \AccumOut[30]~I .oe_async_reset = "none";
defparam \AccumOut[30]~I .oe_power_up = "low";
defparam \AccumOut[30]~I .oe_register_mode = "none";
defparam \AccumOut[30]~I .oe_sync_reset = "none";
defparam \AccumOut[30]~I .operation_mode = "output";
defparam \AccumOut[30]~I .output_async_reset = "none";
defparam \AccumOut[30]~I .output_power_up = "low";
defparam \AccumOut[30]~I .output_register_mode = "none";
defparam \AccumOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[29]~I (
	.datain(\inst|inst3 [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[29]));
// synopsys translate_off
defparam \AccumOut[29]~I .input_async_reset = "none";
defparam \AccumOut[29]~I .input_power_up = "low";
defparam \AccumOut[29]~I .input_register_mode = "none";
defparam \AccumOut[29]~I .input_sync_reset = "none";
defparam \AccumOut[29]~I .oe_async_reset = "none";
defparam \AccumOut[29]~I .oe_power_up = "low";
defparam \AccumOut[29]~I .oe_register_mode = "none";
defparam \AccumOut[29]~I .oe_sync_reset = "none";
defparam \AccumOut[29]~I .operation_mode = "output";
defparam \AccumOut[29]~I .output_async_reset = "none";
defparam \AccumOut[29]~I .output_power_up = "low";
defparam \AccumOut[29]~I .output_register_mode = "none";
defparam \AccumOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[28]~I (
	.datain(\inst|inst3 [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[28]));
// synopsys translate_off
defparam \AccumOut[28]~I .input_async_reset = "none";
defparam \AccumOut[28]~I .input_power_up = "low";
defparam \AccumOut[28]~I .input_register_mode = "none";
defparam \AccumOut[28]~I .input_sync_reset = "none";
defparam \AccumOut[28]~I .oe_async_reset = "none";
defparam \AccumOut[28]~I .oe_power_up = "low";
defparam \AccumOut[28]~I .oe_register_mode = "none";
defparam \AccumOut[28]~I .oe_sync_reset = "none";
defparam \AccumOut[28]~I .operation_mode = "output";
defparam \AccumOut[28]~I .output_async_reset = "none";
defparam \AccumOut[28]~I .output_power_up = "low";
defparam \AccumOut[28]~I .output_register_mode = "none";
defparam \AccumOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[27]~I (
	.datain(\inst|inst3 [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[27]));
// synopsys translate_off
defparam \AccumOut[27]~I .input_async_reset = "none";
defparam \AccumOut[27]~I .input_power_up = "low";
defparam \AccumOut[27]~I .input_register_mode = "none";
defparam \AccumOut[27]~I .input_sync_reset = "none";
defparam \AccumOut[27]~I .oe_async_reset = "none";
defparam \AccumOut[27]~I .oe_power_up = "low";
defparam \AccumOut[27]~I .oe_register_mode = "none";
defparam \AccumOut[27]~I .oe_sync_reset = "none";
defparam \AccumOut[27]~I .operation_mode = "output";
defparam \AccumOut[27]~I .output_async_reset = "none";
defparam \AccumOut[27]~I .output_power_up = "low";
defparam \AccumOut[27]~I .output_register_mode = "none";
defparam \AccumOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[26]~I (
	.datain(\inst|inst3 [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[26]));
// synopsys translate_off
defparam \AccumOut[26]~I .input_async_reset = "none";
defparam \AccumOut[26]~I .input_power_up = "low";
defparam \AccumOut[26]~I .input_register_mode = "none";
defparam \AccumOut[26]~I .input_sync_reset = "none";
defparam \AccumOut[26]~I .oe_async_reset = "none";
defparam \AccumOut[26]~I .oe_power_up = "low";
defparam \AccumOut[26]~I .oe_register_mode = "none";
defparam \AccumOut[26]~I .oe_sync_reset = "none";
defparam \AccumOut[26]~I .operation_mode = "output";
defparam \AccumOut[26]~I .output_async_reset = "none";
defparam \AccumOut[26]~I .output_power_up = "low";
defparam \AccumOut[26]~I .output_register_mode = "none";
defparam \AccumOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[25]~I (
	.datain(\inst|inst3 [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[25]));
// synopsys translate_off
defparam \AccumOut[25]~I .input_async_reset = "none";
defparam \AccumOut[25]~I .input_power_up = "low";
defparam \AccumOut[25]~I .input_register_mode = "none";
defparam \AccumOut[25]~I .input_sync_reset = "none";
defparam \AccumOut[25]~I .oe_async_reset = "none";
defparam \AccumOut[25]~I .oe_power_up = "low";
defparam \AccumOut[25]~I .oe_register_mode = "none";
defparam \AccumOut[25]~I .oe_sync_reset = "none";
defparam \AccumOut[25]~I .operation_mode = "output";
defparam \AccumOut[25]~I .output_async_reset = "none";
defparam \AccumOut[25]~I .output_power_up = "low";
defparam \AccumOut[25]~I .output_register_mode = "none";
defparam \AccumOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[24]~I (
	.datain(\inst|inst3 [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[24]));
// synopsys translate_off
defparam \AccumOut[24]~I .input_async_reset = "none";
defparam \AccumOut[24]~I .input_power_up = "low";
defparam \AccumOut[24]~I .input_register_mode = "none";
defparam \AccumOut[24]~I .input_sync_reset = "none";
defparam \AccumOut[24]~I .oe_async_reset = "none";
defparam \AccumOut[24]~I .oe_power_up = "low";
defparam \AccumOut[24]~I .oe_register_mode = "none";
defparam \AccumOut[24]~I .oe_sync_reset = "none";
defparam \AccumOut[24]~I .operation_mode = "output";
defparam \AccumOut[24]~I .output_async_reset = "none";
defparam \AccumOut[24]~I .output_power_up = "low";
defparam \AccumOut[24]~I .output_register_mode = "none";
defparam \AccumOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[23]~I (
	.datain(\inst|inst3 [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[23]));
// synopsys translate_off
defparam \AccumOut[23]~I .input_async_reset = "none";
defparam \AccumOut[23]~I .input_power_up = "low";
defparam \AccumOut[23]~I .input_register_mode = "none";
defparam \AccumOut[23]~I .input_sync_reset = "none";
defparam \AccumOut[23]~I .oe_async_reset = "none";
defparam \AccumOut[23]~I .oe_power_up = "low";
defparam \AccumOut[23]~I .oe_register_mode = "none";
defparam \AccumOut[23]~I .oe_sync_reset = "none";
defparam \AccumOut[23]~I .operation_mode = "output";
defparam \AccumOut[23]~I .output_async_reset = "none";
defparam \AccumOut[23]~I .output_power_up = "low";
defparam \AccumOut[23]~I .output_register_mode = "none";
defparam \AccumOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[22]~I (
	.datain(\inst|inst3 [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[22]));
// synopsys translate_off
defparam \AccumOut[22]~I .input_async_reset = "none";
defparam \AccumOut[22]~I .input_power_up = "low";
defparam \AccumOut[22]~I .input_register_mode = "none";
defparam \AccumOut[22]~I .input_sync_reset = "none";
defparam \AccumOut[22]~I .oe_async_reset = "none";
defparam \AccumOut[22]~I .oe_power_up = "low";
defparam \AccumOut[22]~I .oe_register_mode = "none";
defparam \AccumOut[22]~I .oe_sync_reset = "none";
defparam \AccumOut[22]~I .operation_mode = "output";
defparam \AccumOut[22]~I .output_async_reset = "none";
defparam \AccumOut[22]~I .output_power_up = "low";
defparam \AccumOut[22]~I .output_register_mode = "none";
defparam \AccumOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[21]~I (
	.datain(\inst|inst3 [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[21]));
// synopsys translate_off
defparam \AccumOut[21]~I .input_async_reset = "none";
defparam \AccumOut[21]~I .input_power_up = "low";
defparam \AccumOut[21]~I .input_register_mode = "none";
defparam \AccumOut[21]~I .input_sync_reset = "none";
defparam \AccumOut[21]~I .oe_async_reset = "none";
defparam \AccumOut[21]~I .oe_power_up = "low";
defparam \AccumOut[21]~I .oe_register_mode = "none";
defparam \AccumOut[21]~I .oe_sync_reset = "none";
defparam \AccumOut[21]~I .operation_mode = "output";
defparam \AccumOut[21]~I .output_async_reset = "none";
defparam \AccumOut[21]~I .output_power_up = "low";
defparam \AccumOut[21]~I .output_register_mode = "none";
defparam \AccumOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[20]~I (
	.datain(\inst|inst3 [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[20]));
// synopsys translate_off
defparam \AccumOut[20]~I .input_async_reset = "none";
defparam \AccumOut[20]~I .input_power_up = "low";
defparam \AccumOut[20]~I .input_register_mode = "none";
defparam \AccumOut[20]~I .input_sync_reset = "none";
defparam \AccumOut[20]~I .oe_async_reset = "none";
defparam \AccumOut[20]~I .oe_power_up = "low";
defparam \AccumOut[20]~I .oe_register_mode = "none";
defparam \AccumOut[20]~I .oe_sync_reset = "none";
defparam \AccumOut[20]~I .operation_mode = "output";
defparam \AccumOut[20]~I .output_async_reset = "none";
defparam \AccumOut[20]~I .output_power_up = "low";
defparam \AccumOut[20]~I .output_register_mode = "none";
defparam \AccumOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[19]~I (
	.datain(\inst|inst3 [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[19]));
// synopsys translate_off
defparam \AccumOut[19]~I .input_async_reset = "none";
defparam \AccumOut[19]~I .input_power_up = "low";
defparam \AccumOut[19]~I .input_register_mode = "none";
defparam \AccumOut[19]~I .input_sync_reset = "none";
defparam \AccumOut[19]~I .oe_async_reset = "none";
defparam \AccumOut[19]~I .oe_power_up = "low";
defparam \AccumOut[19]~I .oe_register_mode = "none";
defparam \AccumOut[19]~I .oe_sync_reset = "none";
defparam \AccumOut[19]~I .operation_mode = "output";
defparam \AccumOut[19]~I .output_async_reset = "none";
defparam \AccumOut[19]~I .output_power_up = "low";
defparam \AccumOut[19]~I .output_register_mode = "none";
defparam \AccumOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[18]~I (
	.datain(\inst|inst3 [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[18]));
// synopsys translate_off
defparam \AccumOut[18]~I .input_async_reset = "none";
defparam \AccumOut[18]~I .input_power_up = "low";
defparam \AccumOut[18]~I .input_register_mode = "none";
defparam \AccumOut[18]~I .input_sync_reset = "none";
defparam \AccumOut[18]~I .oe_async_reset = "none";
defparam \AccumOut[18]~I .oe_power_up = "low";
defparam \AccumOut[18]~I .oe_register_mode = "none";
defparam \AccumOut[18]~I .oe_sync_reset = "none";
defparam \AccumOut[18]~I .operation_mode = "output";
defparam \AccumOut[18]~I .output_async_reset = "none";
defparam \AccumOut[18]~I .output_power_up = "low";
defparam \AccumOut[18]~I .output_register_mode = "none";
defparam \AccumOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[17]~I (
	.datain(\inst|inst3 [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[17]));
// synopsys translate_off
defparam \AccumOut[17]~I .input_async_reset = "none";
defparam \AccumOut[17]~I .input_power_up = "low";
defparam \AccumOut[17]~I .input_register_mode = "none";
defparam \AccumOut[17]~I .input_sync_reset = "none";
defparam \AccumOut[17]~I .oe_async_reset = "none";
defparam \AccumOut[17]~I .oe_power_up = "low";
defparam \AccumOut[17]~I .oe_register_mode = "none";
defparam \AccumOut[17]~I .oe_sync_reset = "none";
defparam \AccumOut[17]~I .operation_mode = "output";
defparam \AccumOut[17]~I .output_async_reset = "none";
defparam \AccumOut[17]~I .output_power_up = "low";
defparam \AccumOut[17]~I .output_register_mode = "none";
defparam \AccumOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[16]~I (
	.datain(\inst|inst3 [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[16]));
// synopsys translate_off
defparam \AccumOut[16]~I .input_async_reset = "none";
defparam \AccumOut[16]~I .input_power_up = "low";
defparam \AccumOut[16]~I .input_register_mode = "none";
defparam \AccumOut[16]~I .input_sync_reset = "none";
defparam \AccumOut[16]~I .oe_async_reset = "none";
defparam \AccumOut[16]~I .oe_power_up = "low";
defparam \AccumOut[16]~I .oe_register_mode = "none";
defparam \AccumOut[16]~I .oe_sync_reset = "none";
defparam \AccumOut[16]~I .operation_mode = "output";
defparam \AccumOut[16]~I .output_async_reset = "none";
defparam \AccumOut[16]~I .output_power_up = "low";
defparam \AccumOut[16]~I .output_register_mode = "none";
defparam \AccumOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[15]~I (
	.datain(\inst|inst3 [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[15]));
// synopsys translate_off
defparam \AccumOut[15]~I .input_async_reset = "none";
defparam \AccumOut[15]~I .input_power_up = "low";
defparam \AccumOut[15]~I .input_register_mode = "none";
defparam \AccumOut[15]~I .input_sync_reset = "none";
defparam \AccumOut[15]~I .oe_async_reset = "none";
defparam \AccumOut[15]~I .oe_power_up = "low";
defparam \AccumOut[15]~I .oe_register_mode = "none";
defparam \AccumOut[15]~I .oe_sync_reset = "none";
defparam \AccumOut[15]~I .operation_mode = "output";
defparam \AccumOut[15]~I .output_async_reset = "none";
defparam \AccumOut[15]~I .output_power_up = "low";
defparam \AccumOut[15]~I .output_register_mode = "none";
defparam \AccumOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[14]~I (
	.datain(\inst|inst3 [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[14]));
// synopsys translate_off
defparam \AccumOut[14]~I .input_async_reset = "none";
defparam \AccumOut[14]~I .input_power_up = "low";
defparam \AccumOut[14]~I .input_register_mode = "none";
defparam \AccumOut[14]~I .input_sync_reset = "none";
defparam \AccumOut[14]~I .oe_async_reset = "none";
defparam \AccumOut[14]~I .oe_power_up = "low";
defparam \AccumOut[14]~I .oe_register_mode = "none";
defparam \AccumOut[14]~I .oe_sync_reset = "none";
defparam \AccumOut[14]~I .operation_mode = "output";
defparam \AccumOut[14]~I .output_async_reset = "none";
defparam \AccumOut[14]~I .output_power_up = "low";
defparam \AccumOut[14]~I .output_register_mode = "none";
defparam \AccumOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[13]~I (
	.datain(\inst|inst3 [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[13]));
// synopsys translate_off
defparam \AccumOut[13]~I .input_async_reset = "none";
defparam \AccumOut[13]~I .input_power_up = "low";
defparam \AccumOut[13]~I .input_register_mode = "none";
defparam \AccumOut[13]~I .input_sync_reset = "none";
defparam \AccumOut[13]~I .oe_async_reset = "none";
defparam \AccumOut[13]~I .oe_power_up = "low";
defparam \AccumOut[13]~I .oe_register_mode = "none";
defparam \AccumOut[13]~I .oe_sync_reset = "none";
defparam \AccumOut[13]~I .operation_mode = "output";
defparam \AccumOut[13]~I .output_async_reset = "none";
defparam \AccumOut[13]~I .output_power_up = "low";
defparam \AccumOut[13]~I .output_register_mode = "none";
defparam \AccumOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[12]~I (
	.datain(\inst|inst3 [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[12]));
// synopsys translate_off
defparam \AccumOut[12]~I .input_async_reset = "none";
defparam \AccumOut[12]~I .input_power_up = "low";
defparam \AccumOut[12]~I .input_register_mode = "none";
defparam \AccumOut[12]~I .input_sync_reset = "none";
defparam \AccumOut[12]~I .oe_async_reset = "none";
defparam \AccumOut[12]~I .oe_power_up = "low";
defparam \AccumOut[12]~I .oe_register_mode = "none";
defparam \AccumOut[12]~I .oe_sync_reset = "none";
defparam \AccumOut[12]~I .operation_mode = "output";
defparam \AccumOut[12]~I .output_async_reset = "none";
defparam \AccumOut[12]~I .output_power_up = "low";
defparam \AccumOut[12]~I .output_register_mode = "none";
defparam \AccumOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[11]~I (
	.datain(\inst|inst3 [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[11]));
// synopsys translate_off
defparam \AccumOut[11]~I .input_async_reset = "none";
defparam \AccumOut[11]~I .input_power_up = "low";
defparam \AccumOut[11]~I .input_register_mode = "none";
defparam \AccumOut[11]~I .input_sync_reset = "none";
defparam \AccumOut[11]~I .oe_async_reset = "none";
defparam \AccumOut[11]~I .oe_power_up = "low";
defparam \AccumOut[11]~I .oe_register_mode = "none";
defparam \AccumOut[11]~I .oe_sync_reset = "none";
defparam \AccumOut[11]~I .operation_mode = "output";
defparam \AccumOut[11]~I .output_async_reset = "none";
defparam \AccumOut[11]~I .output_power_up = "low";
defparam \AccumOut[11]~I .output_register_mode = "none";
defparam \AccumOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[10]~I (
	.datain(\inst|inst3 [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[10]));
// synopsys translate_off
defparam \AccumOut[10]~I .input_async_reset = "none";
defparam \AccumOut[10]~I .input_power_up = "low";
defparam \AccumOut[10]~I .input_register_mode = "none";
defparam \AccumOut[10]~I .input_sync_reset = "none";
defparam \AccumOut[10]~I .oe_async_reset = "none";
defparam \AccumOut[10]~I .oe_power_up = "low";
defparam \AccumOut[10]~I .oe_register_mode = "none";
defparam \AccumOut[10]~I .oe_sync_reset = "none";
defparam \AccumOut[10]~I .operation_mode = "output";
defparam \AccumOut[10]~I .output_async_reset = "none";
defparam \AccumOut[10]~I .output_power_up = "low";
defparam \AccumOut[10]~I .output_register_mode = "none";
defparam \AccumOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[9]~I (
	.datain(\inst|inst3 [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[9]));
// synopsys translate_off
defparam \AccumOut[9]~I .input_async_reset = "none";
defparam \AccumOut[9]~I .input_power_up = "low";
defparam \AccumOut[9]~I .input_register_mode = "none";
defparam \AccumOut[9]~I .input_sync_reset = "none";
defparam \AccumOut[9]~I .oe_async_reset = "none";
defparam \AccumOut[9]~I .oe_power_up = "low";
defparam \AccumOut[9]~I .oe_register_mode = "none";
defparam \AccumOut[9]~I .oe_sync_reset = "none";
defparam \AccumOut[9]~I .operation_mode = "output";
defparam \AccumOut[9]~I .output_async_reset = "none";
defparam \AccumOut[9]~I .output_power_up = "low";
defparam \AccumOut[9]~I .output_register_mode = "none";
defparam \AccumOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[8]~I (
	.datain(\inst|inst3 [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[8]));
// synopsys translate_off
defparam \AccumOut[8]~I .input_async_reset = "none";
defparam \AccumOut[8]~I .input_power_up = "low";
defparam \AccumOut[8]~I .input_register_mode = "none";
defparam \AccumOut[8]~I .input_sync_reset = "none";
defparam \AccumOut[8]~I .oe_async_reset = "none";
defparam \AccumOut[8]~I .oe_power_up = "low";
defparam \AccumOut[8]~I .oe_register_mode = "none";
defparam \AccumOut[8]~I .oe_sync_reset = "none";
defparam \AccumOut[8]~I .operation_mode = "output";
defparam \AccumOut[8]~I .output_async_reset = "none";
defparam \AccumOut[8]~I .output_power_up = "low";
defparam \AccumOut[8]~I .output_register_mode = "none";
defparam \AccumOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[7]~I (
	.datain(\inst|inst3 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[7]));
// synopsys translate_off
defparam \AccumOut[7]~I .input_async_reset = "none";
defparam \AccumOut[7]~I .input_power_up = "low";
defparam \AccumOut[7]~I .input_register_mode = "none";
defparam \AccumOut[7]~I .input_sync_reset = "none";
defparam \AccumOut[7]~I .oe_async_reset = "none";
defparam \AccumOut[7]~I .oe_power_up = "low";
defparam \AccumOut[7]~I .oe_register_mode = "none";
defparam \AccumOut[7]~I .oe_sync_reset = "none";
defparam \AccumOut[7]~I .operation_mode = "output";
defparam \AccumOut[7]~I .output_async_reset = "none";
defparam \AccumOut[7]~I .output_power_up = "low";
defparam \AccumOut[7]~I .output_register_mode = "none";
defparam \AccumOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[6]~I (
	.datain(\inst|inst3 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[6]));
// synopsys translate_off
defparam \AccumOut[6]~I .input_async_reset = "none";
defparam \AccumOut[6]~I .input_power_up = "low";
defparam \AccumOut[6]~I .input_register_mode = "none";
defparam \AccumOut[6]~I .input_sync_reset = "none";
defparam \AccumOut[6]~I .oe_async_reset = "none";
defparam \AccumOut[6]~I .oe_power_up = "low";
defparam \AccumOut[6]~I .oe_register_mode = "none";
defparam \AccumOut[6]~I .oe_sync_reset = "none";
defparam \AccumOut[6]~I .operation_mode = "output";
defparam \AccumOut[6]~I .output_async_reset = "none";
defparam \AccumOut[6]~I .output_power_up = "low";
defparam \AccumOut[6]~I .output_register_mode = "none";
defparam \AccumOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[5]~I (
	.datain(\inst|inst3 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[5]));
// synopsys translate_off
defparam \AccumOut[5]~I .input_async_reset = "none";
defparam \AccumOut[5]~I .input_power_up = "low";
defparam \AccumOut[5]~I .input_register_mode = "none";
defparam \AccumOut[5]~I .input_sync_reset = "none";
defparam \AccumOut[5]~I .oe_async_reset = "none";
defparam \AccumOut[5]~I .oe_power_up = "low";
defparam \AccumOut[5]~I .oe_register_mode = "none";
defparam \AccumOut[5]~I .oe_sync_reset = "none";
defparam \AccumOut[5]~I .operation_mode = "output";
defparam \AccumOut[5]~I .output_async_reset = "none";
defparam \AccumOut[5]~I .output_power_up = "low";
defparam \AccumOut[5]~I .output_register_mode = "none";
defparam \AccumOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[4]~I (
	.datain(\inst|inst3 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[4]));
// synopsys translate_off
defparam \AccumOut[4]~I .input_async_reset = "none";
defparam \AccumOut[4]~I .input_power_up = "low";
defparam \AccumOut[4]~I .input_register_mode = "none";
defparam \AccumOut[4]~I .input_sync_reset = "none";
defparam \AccumOut[4]~I .oe_async_reset = "none";
defparam \AccumOut[4]~I .oe_power_up = "low";
defparam \AccumOut[4]~I .oe_register_mode = "none";
defparam \AccumOut[4]~I .oe_sync_reset = "none";
defparam \AccumOut[4]~I .operation_mode = "output";
defparam \AccumOut[4]~I .output_async_reset = "none";
defparam \AccumOut[4]~I .output_power_up = "low";
defparam \AccumOut[4]~I .output_register_mode = "none";
defparam \AccumOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[3]~I (
	.datain(\inst|inst3 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[3]));
// synopsys translate_off
defparam \AccumOut[3]~I .input_async_reset = "none";
defparam \AccumOut[3]~I .input_power_up = "low";
defparam \AccumOut[3]~I .input_register_mode = "none";
defparam \AccumOut[3]~I .input_sync_reset = "none";
defparam \AccumOut[3]~I .oe_async_reset = "none";
defparam \AccumOut[3]~I .oe_power_up = "low";
defparam \AccumOut[3]~I .oe_register_mode = "none";
defparam \AccumOut[3]~I .oe_sync_reset = "none";
defparam \AccumOut[3]~I .operation_mode = "output";
defparam \AccumOut[3]~I .output_async_reset = "none";
defparam \AccumOut[3]~I .output_power_up = "low";
defparam \AccumOut[3]~I .output_register_mode = "none";
defparam \AccumOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[2]~I (
	.datain(\inst|inst3 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[2]));
// synopsys translate_off
defparam \AccumOut[2]~I .input_async_reset = "none";
defparam \AccumOut[2]~I .input_power_up = "low";
defparam \AccumOut[2]~I .input_register_mode = "none";
defparam \AccumOut[2]~I .input_sync_reset = "none";
defparam \AccumOut[2]~I .oe_async_reset = "none";
defparam \AccumOut[2]~I .oe_power_up = "low";
defparam \AccumOut[2]~I .oe_register_mode = "none";
defparam \AccumOut[2]~I .oe_sync_reset = "none";
defparam \AccumOut[2]~I .operation_mode = "output";
defparam \AccumOut[2]~I .output_async_reset = "none";
defparam \AccumOut[2]~I .output_power_up = "low";
defparam \AccumOut[2]~I .output_register_mode = "none";
defparam \AccumOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[1]~I (
	.datain(\inst|inst3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[1]));
// synopsys translate_off
defparam \AccumOut[1]~I .input_async_reset = "none";
defparam \AccumOut[1]~I .input_power_up = "low";
defparam \AccumOut[1]~I .input_register_mode = "none";
defparam \AccumOut[1]~I .input_sync_reset = "none";
defparam \AccumOut[1]~I .oe_async_reset = "none";
defparam \AccumOut[1]~I .oe_power_up = "low";
defparam \AccumOut[1]~I .oe_register_mode = "none";
defparam \AccumOut[1]~I .oe_sync_reset = "none";
defparam \AccumOut[1]~I .operation_mode = "output";
defparam \AccumOut[1]~I .output_async_reset = "none";
defparam \AccumOut[1]~I .output_power_up = "low";
defparam \AccumOut[1]~I .output_register_mode = "none";
defparam \AccumOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AccumOut[0]~I (
	.datain(\inst|inst3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AccumOut[0]));
// synopsys translate_off
defparam \AccumOut[0]~I .input_async_reset = "none";
defparam \AccumOut[0]~I .input_power_up = "low";
defparam \AccumOut[0]~I .input_register_mode = "none";
defparam \AccumOut[0]~I .input_sync_reset = "none";
defparam \AccumOut[0]~I .oe_async_reset = "none";
defparam \AccumOut[0]~I .oe_power_up = "low";
defparam \AccumOut[0]~I .oe_register_mode = "none";
defparam \AccumOut[0]~I .oe_sync_reset = "none";
defparam \AccumOut[0]~I .operation_mode = "output";
defparam \AccumOut[0]~I .output_async_reset = "none";
defparam \AccumOut[0]~I .output_power_up = "low";
defparam \AccumOut[0]~I .output_register_mode = "none";
defparam \AccumOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[31]~I (
	.datain(\inst2|Arena_32bitOutput [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[31]));
// synopsys translate_off
defparam \Arena_A[31]~I .input_async_reset = "none";
defparam \Arena_A[31]~I .input_power_up = "low";
defparam \Arena_A[31]~I .input_register_mode = "none";
defparam \Arena_A[31]~I .input_sync_reset = "none";
defparam \Arena_A[31]~I .oe_async_reset = "none";
defparam \Arena_A[31]~I .oe_power_up = "low";
defparam \Arena_A[31]~I .oe_register_mode = "none";
defparam \Arena_A[31]~I .oe_sync_reset = "none";
defparam \Arena_A[31]~I .operation_mode = "output";
defparam \Arena_A[31]~I .output_async_reset = "none";
defparam \Arena_A[31]~I .output_power_up = "low";
defparam \Arena_A[31]~I .output_register_mode = "none";
defparam \Arena_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[30]~I (
	.datain(\inst2|Arena_32bitOutput [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[30]));
// synopsys translate_off
defparam \Arena_A[30]~I .input_async_reset = "none";
defparam \Arena_A[30]~I .input_power_up = "low";
defparam \Arena_A[30]~I .input_register_mode = "none";
defparam \Arena_A[30]~I .input_sync_reset = "none";
defparam \Arena_A[30]~I .oe_async_reset = "none";
defparam \Arena_A[30]~I .oe_power_up = "low";
defparam \Arena_A[30]~I .oe_register_mode = "none";
defparam \Arena_A[30]~I .oe_sync_reset = "none";
defparam \Arena_A[30]~I .operation_mode = "output";
defparam \Arena_A[30]~I .output_async_reset = "none";
defparam \Arena_A[30]~I .output_power_up = "low";
defparam \Arena_A[30]~I .output_register_mode = "none";
defparam \Arena_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[29]~I (
	.datain(\inst2|Arena_32bitOutput [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[29]));
// synopsys translate_off
defparam \Arena_A[29]~I .input_async_reset = "none";
defparam \Arena_A[29]~I .input_power_up = "low";
defparam \Arena_A[29]~I .input_register_mode = "none";
defparam \Arena_A[29]~I .input_sync_reset = "none";
defparam \Arena_A[29]~I .oe_async_reset = "none";
defparam \Arena_A[29]~I .oe_power_up = "low";
defparam \Arena_A[29]~I .oe_register_mode = "none";
defparam \Arena_A[29]~I .oe_sync_reset = "none";
defparam \Arena_A[29]~I .operation_mode = "output";
defparam \Arena_A[29]~I .output_async_reset = "none";
defparam \Arena_A[29]~I .output_power_up = "low";
defparam \Arena_A[29]~I .output_register_mode = "none";
defparam \Arena_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[28]~I (
	.datain(\inst2|Arena_32bitOutput [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[28]));
// synopsys translate_off
defparam \Arena_A[28]~I .input_async_reset = "none";
defparam \Arena_A[28]~I .input_power_up = "low";
defparam \Arena_A[28]~I .input_register_mode = "none";
defparam \Arena_A[28]~I .input_sync_reset = "none";
defparam \Arena_A[28]~I .oe_async_reset = "none";
defparam \Arena_A[28]~I .oe_power_up = "low";
defparam \Arena_A[28]~I .oe_register_mode = "none";
defparam \Arena_A[28]~I .oe_sync_reset = "none";
defparam \Arena_A[28]~I .operation_mode = "output";
defparam \Arena_A[28]~I .output_async_reset = "none";
defparam \Arena_A[28]~I .output_power_up = "low";
defparam \Arena_A[28]~I .output_register_mode = "none";
defparam \Arena_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[27]~I (
	.datain(\inst2|Arena_32bitOutput [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[27]));
// synopsys translate_off
defparam \Arena_A[27]~I .input_async_reset = "none";
defparam \Arena_A[27]~I .input_power_up = "low";
defparam \Arena_A[27]~I .input_register_mode = "none";
defparam \Arena_A[27]~I .input_sync_reset = "none";
defparam \Arena_A[27]~I .oe_async_reset = "none";
defparam \Arena_A[27]~I .oe_power_up = "low";
defparam \Arena_A[27]~I .oe_register_mode = "none";
defparam \Arena_A[27]~I .oe_sync_reset = "none";
defparam \Arena_A[27]~I .operation_mode = "output";
defparam \Arena_A[27]~I .output_async_reset = "none";
defparam \Arena_A[27]~I .output_power_up = "low";
defparam \Arena_A[27]~I .output_register_mode = "none";
defparam \Arena_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[26]~I (
	.datain(\inst2|Arena_32bitOutput [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[26]));
// synopsys translate_off
defparam \Arena_A[26]~I .input_async_reset = "none";
defparam \Arena_A[26]~I .input_power_up = "low";
defparam \Arena_A[26]~I .input_register_mode = "none";
defparam \Arena_A[26]~I .input_sync_reset = "none";
defparam \Arena_A[26]~I .oe_async_reset = "none";
defparam \Arena_A[26]~I .oe_power_up = "low";
defparam \Arena_A[26]~I .oe_register_mode = "none";
defparam \Arena_A[26]~I .oe_sync_reset = "none";
defparam \Arena_A[26]~I .operation_mode = "output";
defparam \Arena_A[26]~I .output_async_reset = "none";
defparam \Arena_A[26]~I .output_power_up = "low";
defparam \Arena_A[26]~I .output_register_mode = "none";
defparam \Arena_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[25]~I (
	.datain(\inst2|Arena_32bitOutput [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[25]));
// synopsys translate_off
defparam \Arena_A[25]~I .input_async_reset = "none";
defparam \Arena_A[25]~I .input_power_up = "low";
defparam \Arena_A[25]~I .input_register_mode = "none";
defparam \Arena_A[25]~I .input_sync_reset = "none";
defparam \Arena_A[25]~I .oe_async_reset = "none";
defparam \Arena_A[25]~I .oe_power_up = "low";
defparam \Arena_A[25]~I .oe_register_mode = "none";
defparam \Arena_A[25]~I .oe_sync_reset = "none";
defparam \Arena_A[25]~I .operation_mode = "output";
defparam \Arena_A[25]~I .output_async_reset = "none";
defparam \Arena_A[25]~I .output_power_up = "low";
defparam \Arena_A[25]~I .output_register_mode = "none";
defparam \Arena_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[24]~I (
	.datain(\inst2|Arena_32bitOutput [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[24]));
// synopsys translate_off
defparam \Arena_A[24]~I .input_async_reset = "none";
defparam \Arena_A[24]~I .input_power_up = "low";
defparam \Arena_A[24]~I .input_register_mode = "none";
defparam \Arena_A[24]~I .input_sync_reset = "none";
defparam \Arena_A[24]~I .oe_async_reset = "none";
defparam \Arena_A[24]~I .oe_power_up = "low";
defparam \Arena_A[24]~I .oe_register_mode = "none";
defparam \Arena_A[24]~I .oe_sync_reset = "none";
defparam \Arena_A[24]~I .operation_mode = "output";
defparam \Arena_A[24]~I .output_async_reset = "none";
defparam \Arena_A[24]~I .output_power_up = "low";
defparam \Arena_A[24]~I .output_register_mode = "none";
defparam \Arena_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[23]~I (
	.datain(\inst2|Arena_32bitOutput [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[23]));
// synopsys translate_off
defparam \Arena_A[23]~I .input_async_reset = "none";
defparam \Arena_A[23]~I .input_power_up = "low";
defparam \Arena_A[23]~I .input_register_mode = "none";
defparam \Arena_A[23]~I .input_sync_reset = "none";
defparam \Arena_A[23]~I .oe_async_reset = "none";
defparam \Arena_A[23]~I .oe_power_up = "low";
defparam \Arena_A[23]~I .oe_register_mode = "none";
defparam \Arena_A[23]~I .oe_sync_reset = "none";
defparam \Arena_A[23]~I .operation_mode = "output";
defparam \Arena_A[23]~I .output_async_reset = "none";
defparam \Arena_A[23]~I .output_power_up = "low";
defparam \Arena_A[23]~I .output_register_mode = "none";
defparam \Arena_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[22]~I (
	.datain(\inst2|Arena_32bitOutput [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[22]));
// synopsys translate_off
defparam \Arena_A[22]~I .input_async_reset = "none";
defparam \Arena_A[22]~I .input_power_up = "low";
defparam \Arena_A[22]~I .input_register_mode = "none";
defparam \Arena_A[22]~I .input_sync_reset = "none";
defparam \Arena_A[22]~I .oe_async_reset = "none";
defparam \Arena_A[22]~I .oe_power_up = "low";
defparam \Arena_A[22]~I .oe_register_mode = "none";
defparam \Arena_A[22]~I .oe_sync_reset = "none";
defparam \Arena_A[22]~I .operation_mode = "output";
defparam \Arena_A[22]~I .output_async_reset = "none";
defparam \Arena_A[22]~I .output_power_up = "low";
defparam \Arena_A[22]~I .output_register_mode = "none";
defparam \Arena_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[21]~I (
	.datain(\inst2|Arena_32bitOutput [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[21]));
// synopsys translate_off
defparam \Arena_A[21]~I .input_async_reset = "none";
defparam \Arena_A[21]~I .input_power_up = "low";
defparam \Arena_A[21]~I .input_register_mode = "none";
defparam \Arena_A[21]~I .input_sync_reset = "none";
defparam \Arena_A[21]~I .oe_async_reset = "none";
defparam \Arena_A[21]~I .oe_power_up = "low";
defparam \Arena_A[21]~I .oe_register_mode = "none";
defparam \Arena_A[21]~I .oe_sync_reset = "none";
defparam \Arena_A[21]~I .operation_mode = "output";
defparam \Arena_A[21]~I .output_async_reset = "none";
defparam \Arena_A[21]~I .output_power_up = "low";
defparam \Arena_A[21]~I .output_register_mode = "none";
defparam \Arena_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[20]~I (
	.datain(\inst2|Arena_32bitOutput [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[20]));
// synopsys translate_off
defparam \Arena_A[20]~I .input_async_reset = "none";
defparam \Arena_A[20]~I .input_power_up = "low";
defparam \Arena_A[20]~I .input_register_mode = "none";
defparam \Arena_A[20]~I .input_sync_reset = "none";
defparam \Arena_A[20]~I .oe_async_reset = "none";
defparam \Arena_A[20]~I .oe_power_up = "low";
defparam \Arena_A[20]~I .oe_register_mode = "none";
defparam \Arena_A[20]~I .oe_sync_reset = "none";
defparam \Arena_A[20]~I .operation_mode = "output";
defparam \Arena_A[20]~I .output_async_reset = "none";
defparam \Arena_A[20]~I .output_power_up = "low";
defparam \Arena_A[20]~I .output_register_mode = "none";
defparam \Arena_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[19]~I (
	.datain(\inst2|Arena_32bitOutput [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[19]));
// synopsys translate_off
defparam \Arena_A[19]~I .input_async_reset = "none";
defparam \Arena_A[19]~I .input_power_up = "low";
defparam \Arena_A[19]~I .input_register_mode = "none";
defparam \Arena_A[19]~I .input_sync_reset = "none";
defparam \Arena_A[19]~I .oe_async_reset = "none";
defparam \Arena_A[19]~I .oe_power_up = "low";
defparam \Arena_A[19]~I .oe_register_mode = "none";
defparam \Arena_A[19]~I .oe_sync_reset = "none";
defparam \Arena_A[19]~I .operation_mode = "output";
defparam \Arena_A[19]~I .output_async_reset = "none";
defparam \Arena_A[19]~I .output_power_up = "low";
defparam \Arena_A[19]~I .output_register_mode = "none";
defparam \Arena_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[18]~I (
	.datain(\inst2|Arena_32bitOutput [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[18]));
// synopsys translate_off
defparam \Arena_A[18]~I .input_async_reset = "none";
defparam \Arena_A[18]~I .input_power_up = "low";
defparam \Arena_A[18]~I .input_register_mode = "none";
defparam \Arena_A[18]~I .input_sync_reset = "none";
defparam \Arena_A[18]~I .oe_async_reset = "none";
defparam \Arena_A[18]~I .oe_power_up = "low";
defparam \Arena_A[18]~I .oe_register_mode = "none";
defparam \Arena_A[18]~I .oe_sync_reset = "none";
defparam \Arena_A[18]~I .operation_mode = "output";
defparam \Arena_A[18]~I .output_async_reset = "none";
defparam \Arena_A[18]~I .output_power_up = "low";
defparam \Arena_A[18]~I .output_register_mode = "none";
defparam \Arena_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[17]~I (
	.datain(\inst2|Arena_32bitOutput [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[17]));
// synopsys translate_off
defparam \Arena_A[17]~I .input_async_reset = "none";
defparam \Arena_A[17]~I .input_power_up = "low";
defparam \Arena_A[17]~I .input_register_mode = "none";
defparam \Arena_A[17]~I .input_sync_reset = "none";
defparam \Arena_A[17]~I .oe_async_reset = "none";
defparam \Arena_A[17]~I .oe_power_up = "low";
defparam \Arena_A[17]~I .oe_register_mode = "none";
defparam \Arena_A[17]~I .oe_sync_reset = "none";
defparam \Arena_A[17]~I .operation_mode = "output";
defparam \Arena_A[17]~I .output_async_reset = "none";
defparam \Arena_A[17]~I .output_power_up = "low";
defparam \Arena_A[17]~I .output_register_mode = "none";
defparam \Arena_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[16]~I (
	.datain(\inst2|Arena_32bitOutput [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[16]));
// synopsys translate_off
defparam \Arena_A[16]~I .input_async_reset = "none";
defparam \Arena_A[16]~I .input_power_up = "low";
defparam \Arena_A[16]~I .input_register_mode = "none";
defparam \Arena_A[16]~I .input_sync_reset = "none";
defparam \Arena_A[16]~I .oe_async_reset = "none";
defparam \Arena_A[16]~I .oe_power_up = "low";
defparam \Arena_A[16]~I .oe_register_mode = "none";
defparam \Arena_A[16]~I .oe_sync_reset = "none";
defparam \Arena_A[16]~I .operation_mode = "output";
defparam \Arena_A[16]~I .output_async_reset = "none";
defparam \Arena_A[16]~I .output_power_up = "low";
defparam \Arena_A[16]~I .output_register_mode = "none";
defparam \Arena_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[15]~I (
	.datain(\inst2|Arena_32bitOutput [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[15]));
// synopsys translate_off
defparam \Arena_A[15]~I .input_async_reset = "none";
defparam \Arena_A[15]~I .input_power_up = "low";
defparam \Arena_A[15]~I .input_register_mode = "none";
defparam \Arena_A[15]~I .input_sync_reset = "none";
defparam \Arena_A[15]~I .oe_async_reset = "none";
defparam \Arena_A[15]~I .oe_power_up = "low";
defparam \Arena_A[15]~I .oe_register_mode = "none";
defparam \Arena_A[15]~I .oe_sync_reset = "none";
defparam \Arena_A[15]~I .operation_mode = "output";
defparam \Arena_A[15]~I .output_async_reset = "none";
defparam \Arena_A[15]~I .output_power_up = "low";
defparam \Arena_A[15]~I .output_register_mode = "none";
defparam \Arena_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[14]~I (
	.datain(\inst2|Arena_32bitOutput [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[14]));
// synopsys translate_off
defparam \Arena_A[14]~I .input_async_reset = "none";
defparam \Arena_A[14]~I .input_power_up = "low";
defparam \Arena_A[14]~I .input_register_mode = "none";
defparam \Arena_A[14]~I .input_sync_reset = "none";
defparam \Arena_A[14]~I .oe_async_reset = "none";
defparam \Arena_A[14]~I .oe_power_up = "low";
defparam \Arena_A[14]~I .oe_register_mode = "none";
defparam \Arena_A[14]~I .oe_sync_reset = "none";
defparam \Arena_A[14]~I .operation_mode = "output";
defparam \Arena_A[14]~I .output_async_reset = "none";
defparam \Arena_A[14]~I .output_power_up = "low";
defparam \Arena_A[14]~I .output_register_mode = "none";
defparam \Arena_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[13]~I (
	.datain(\inst2|Arena_32bitOutput [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[13]));
// synopsys translate_off
defparam \Arena_A[13]~I .input_async_reset = "none";
defparam \Arena_A[13]~I .input_power_up = "low";
defparam \Arena_A[13]~I .input_register_mode = "none";
defparam \Arena_A[13]~I .input_sync_reset = "none";
defparam \Arena_A[13]~I .oe_async_reset = "none";
defparam \Arena_A[13]~I .oe_power_up = "low";
defparam \Arena_A[13]~I .oe_register_mode = "none";
defparam \Arena_A[13]~I .oe_sync_reset = "none";
defparam \Arena_A[13]~I .operation_mode = "output";
defparam \Arena_A[13]~I .output_async_reset = "none";
defparam \Arena_A[13]~I .output_power_up = "low";
defparam \Arena_A[13]~I .output_register_mode = "none";
defparam \Arena_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[12]~I (
	.datain(\inst2|Arena_32bitOutput [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[12]));
// synopsys translate_off
defparam \Arena_A[12]~I .input_async_reset = "none";
defparam \Arena_A[12]~I .input_power_up = "low";
defparam \Arena_A[12]~I .input_register_mode = "none";
defparam \Arena_A[12]~I .input_sync_reset = "none";
defparam \Arena_A[12]~I .oe_async_reset = "none";
defparam \Arena_A[12]~I .oe_power_up = "low";
defparam \Arena_A[12]~I .oe_register_mode = "none";
defparam \Arena_A[12]~I .oe_sync_reset = "none";
defparam \Arena_A[12]~I .operation_mode = "output";
defparam \Arena_A[12]~I .output_async_reset = "none";
defparam \Arena_A[12]~I .output_power_up = "low";
defparam \Arena_A[12]~I .output_register_mode = "none";
defparam \Arena_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[11]~I (
	.datain(\inst2|Arena_32bitOutput [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[11]));
// synopsys translate_off
defparam \Arena_A[11]~I .input_async_reset = "none";
defparam \Arena_A[11]~I .input_power_up = "low";
defparam \Arena_A[11]~I .input_register_mode = "none";
defparam \Arena_A[11]~I .input_sync_reset = "none";
defparam \Arena_A[11]~I .oe_async_reset = "none";
defparam \Arena_A[11]~I .oe_power_up = "low";
defparam \Arena_A[11]~I .oe_register_mode = "none";
defparam \Arena_A[11]~I .oe_sync_reset = "none";
defparam \Arena_A[11]~I .operation_mode = "output";
defparam \Arena_A[11]~I .output_async_reset = "none";
defparam \Arena_A[11]~I .output_power_up = "low";
defparam \Arena_A[11]~I .output_register_mode = "none";
defparam \Arena_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[10]~I (
	.datain(\inst2|Arena_32bitOutput [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[10]));
// synopsys translate_off
defparam \Arena_A[10]~I .input_async_reset = "none";
defparam \Arena_A[10]~I .input_power_up = "low";
defparam \Arena_A[10]~I .input_register_mode = "none";
defparam \Arena_A[10]~I .input_sync_reset = "none";
defparam \Arena_A[10]~I .oe_async_reset = "none";
defparam \Arena_A[10]~I .oe_power_up = "low";
defparam \Arena_A[10]~I .oe_register_mode = "none";
defparam \Arena_A[10]~I .oe_sync_reset = "none";
defparam \Arena_A[10]~I .operation_mode = "output";
defparam \Arena_A[10]~I .output_async_reset = "none";
defparam \Arena_A[10]~I .output_power_up = "low";
defparam \Arena_A[10]~I .output_register_mode = "none";
defparam \Arena_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[9]~I (
	.datain(\inst2|Arena_32bitOutput [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[9]));
// synopsys translate_off
defparam \Arena_A[9]~I .input_async_reset = "none";
defparam \Arena_A[9]~I .input_power_up = "low";
defparam \Arena_A[9]~I .input_register_mode = "none";
defparam \Arena_A[9]~I .input_sync_reset = "none";
defparam \Arena_A[9]~I .oe_async_reset = "none";
defparam \Arena_A[9]~I .oe_power_up = "low";
defparam \Arena_A[9]~I .oe_register_mode = "none";
defparam \Arena_A[9]~I .oe_sync_reset = "none";
defparam \Arena_A[9]~I .operation_mode = "output";
defparam \Arena_A[9]~I .output_async_reset = "none";
defparam \Arena_A[9]~I .output_power_up = "low";
defparam \Arena_A[9]~I .output_register_mode = "none";
defparam \Arena_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[8]~I (
	.datain(\inst2|Arena_32bitOutput [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[8]));
// synopsys translate_off
defparam \Arena_A[8]~I .input_async_reset = "none";
defparam \Arena_A[8]~I .input_power_up = "low";
defparam \Arena_A[8]~I .input_register_mode = "none";
defparam \Arena_A[8]~I .input_sync_reset = "none";
defparam \Arena_A[8]~I .oe_async_reset = "none";
defparam \Arena_A[8]~I .oe_power_up = "low";
defparam \Arena_A[8]~I .oe_register_mode = "none";
defparam \Arena_A[8]~I .oe_sync_reset = "none";
defparam \Arena_A[8]~I .operation_mode = "output";
defparam \Arena_A[8]~I .output_async_reset = "none";
defparam \Arena_A[8]~I .output_power_up = "low";
defparam \Arena_A[8]~I .output_register_mode = "none";
defparam \Arena_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[7]~I (
	.datain(\inst2|Arena_32bitOutput [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[7]));
// synopsys translate_off
defparam \Arena_A[7]~I .input_async_reset = "none";
defparam \Arena_A[7]~I .input_power_up = "low";
defparam \Arena_A[7]~I .input_register_mode = "none";
defparam \Arena_A[7]~I .input_sync_reset = "none";
defparam \Arena_A[7]~I .oe_async_reset = "none";
defparam \Arena_A[7]~I .oe_power_up = "low";
defparam \Arena_A[7]~I .oe_register_mode = "none";
defparam \Arena_A[7]~I .oe_sync_reset = "none";
defparam \Arena_A[7]~I .operation_mode = "output";
defparam \Arena_A[7]~I .output_async_reset = "none";
defparam \Arena_A[7]~I .output_power_up = "low";
defparam \Arena_A[7]~I .output_register_mode = "none";
defparam \Arena_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[6]~I (
	.datain(\inst2|Arena_32bitOutput [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[6]));
// synopsys translate_off
defparam \Arena_A[6]~I .input_async_reset = "none";
defparam \Arena_A[6]~I .input_power_up = "low";
defparam \Arena_A[6]~I .input_register_mode = "none";
defparam \Arena_A[6]~I .input_sync_reset = "none";
defparam \Arena_A[6]~I .oe_async_reset = "none";
defparam \Arena_A[6]~I .oe_power_up = "low";
defparam \Arena_A[6]~I .oe_register_mode = "none";
defparam \Arena_A[6]~I .oe_sync_reset = "none";
defparam \Arena_A[6]~I .operation_mode = "output";
defparam \Arena_A[6]~I .output_async_reset = "none";
defparam \Arena_A[6]~I .output_power_up = "low";
defparam \Arena_A[6]~I .output_register_mode = "none";
defparam \Arena_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[5]~I (
	.datain(\inst2|Arena_32bitOutput [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[5]));
// synopsys translate_off
defparam \Arena_A[5]~I .input_async_reset = "none";
defparam \Arena_A[5]~I .input_power_up = "low";
defparam \Arena_A[5]~I .input_register_mode = "none";
defparam \Arena_A[5]~I .input_sync_reset = "none";
defparam \Arena_A[5]~I .oe_async_reset = "none";
defparam \Arena_A[5]~I .oe_power_up = "low";
defparam \Arena_A[5]~I .oe_register_mode = "none";
defparam \Arena_A[5]~I .oe_sync_reset = "none";
defparam \Arena_A[5]~I .operation_mode = "output";
defparam \Arena_A[5]~I .output_async_reset = "none";
defparam \Arena_A[5]~I .output_power_up = "low";
defparam \Arena_A[5]~I .output_register_mode = "none";
defparam \Arena_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[4]~I (
	.datain(\inst2|Arena_32bitOutput [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[4]));
// synopsys translate_off
defparam \Arena_A[4]~I .input_async_reset = "none";
defparam \Arena_A[4]~I .input_power_up = "low";
defparam \Arena_A[4]~I .input_register_mode = "none";
defparam \Arena_A[4]~I .input_sync_reset = "none";
defparam \Arena_A[4]~I .oe_async_reset = "none";
defparam \Arena_A[4]~I .oe_power_up = "low";
defparam \Arena_A[4]~I .oe_register_mode = "none";
defparam \Arena_A[4]~I .oe_sync_reset = "none";
defparam \Arena_A[4]~I .operation_mode = "output";
defparam \Arena_A[4]~I .output_async_reset = "none";
defparam \Arena_A[4]~I .output_power_up = "low";
defparam \Arena_A[4]~I .output_register_mode = "none";
defparam \Arena_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[3]~I (
	.datain(\inst2|Arena_32bitOutput [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[3]));
// synopsys translate_off
defparam \Arena_A[3]~I .input_async_reset = "none";
defparam \Arena_A[3]~I .input_power_up = "low";
defparam \Arena_A[3]~I .input_register_mode = "none";
defparam \Arena_A[3]~I .input_sync_reset = "none";
defparam \Arena_A[3]~I .oe_async_reset = "none";
defparam \Arena_A[3]~I .oe_power_up = "low";
defparam \Arena_A[3]~I .oe_register_mode = "none";
defparam \Arena_A[3]~I .oe_sync_reset = "none";
defparam \Arena_A[3]~I .operation_mode = "output";
defparam \Arena_A[3]~I .output_async_reset = "none";
defparam \Arena_A[3]~I .output_power_up = "low";
defparam \Arena_A[3]~I .output_register_mode = "none";
defparam \Arena_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[2]~I (
	.datain(\inst2|Arena_32bitOutput [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[2]));
// synopsys translate_off
defparam \Arena_A[2]~I .input_async_reset = "none";
defparam \Arena_A[2]~I .input_power_up = "low";
defparam \Arena_A[2]~I .input_register_mode = "none";
defparam \Arena_A[2]~I .input_sync_reset = "none";
defparam \Arena_A[2]~I .oe_async_reset = "none";
defparam \Arena_A[2]~I .oe_power_up = "low";
defparam \Arena_A[2]~I .oe_register_mode = "none";
defparam \Arena_A[2]~I .oe_sync_reset = "none";
defparam \Arena_A[2]~I .operation_mode = "output";
defparam \Arena_A[2]~I .output_async_reset = "none";
defparam \Arena_A[2]~I .output_power_up = "low";
defparam \Arena_A[2]~I .output_register_mode = "none";
defparam \Arena_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[1]~I (
	.datain(\inst2|Arena_32bitOutput [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[1]));
// synopsys translate_off
defparam \Arena_A[1]~I .input_async_reset = "none";
defparam \Arena_A[1]~I .input_power_up = "low";
defparam \Arena_A[1]~I .input_register_mode = "none";
defparam \Arena_A[1]~I .input_sync_reset = "none";
defparam \Arena_A[1]~I .oe_async_reset = "none";
defparam \Arena_A[1]~I .oe_power_up = "low";
defparam \Arena_A[1]~I .oe_register_mode = "none";
defparam \Arena_A[1]~I .oe_sync_reset = "none";
defparam \Arena_A[1]~I .operation_mode = "output";
defparam \Arena_A[1]~I .output_async_reset = "none";
defparam \Arena_A[1]~I .output_power_up = "low";
defparam \Arena_A[1]~I .output_register_mode = "none";
defparam \Arena_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_A[0]~I (
	.datain(\inst2|Arena_32bitOutput [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A[0]));
// synopsys translate_off
defparam \Arena_A[0]~I .input_async_reset = "none";
defparam \Arena_A[0]~I .input_power_up = "low";
defparam \Arena_A[0]~I .input_register_mode = "none";
defparam \Arena_A[0]~I .input_sync_reset = "none";
defparam \Arena_A[0]~I .oe_async_reset = "none";
defparam \Arena_A[0]~I .oe_power_up = "low";
defparam \Arena_A[0]~I .oe_register_mode = "none";
defparam \Arena_A[0]~I .oe_sync_reset = "none";
defparam \Arena_A[0]~I .operation_mode = "output";
defparam \Arena_A[0]~I .output_async_reset = "none";
defparam \Arena_A[0]~I .output_power_up = "low";
defparam \Arena_A[0]~I .output_register_mode = "none";
defparam \Arena_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
