
---------- Begin Simulation Statistics ----------
simSeconds                                   3.305937                       # Number of seconds simulated (Second)
simTicks                                 3305936597000                       # Number of ticks simulated (Tick)
finalTick                                3305936597000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2277.40                       # Real time elapsed on the host (Second)
hostTickRate                               1451625537                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     675408                       # Number of bytes of host memory used (Byte)
simInsts                                   1076966684                       # Number of instructions simulated (Count)
simOps                                     1076966701                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   472892                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     472892                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       3305936597                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.069674                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.325767                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.issuedInstType_0::No_OpClass            50      0.00%      0.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntAlu         794501864     73.77%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntMult               10      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntDiv                 8      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd                0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu                0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp                0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt                0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShift              0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha3               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSm4e               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCrc                0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdDotProd            0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     73.77% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MemRead        164491377     15.27%     89.05% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MemWrite       117973380     10.95%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite           12      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Add            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cmp            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Mult            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::System                 0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::total         1076966701                       # Number of insts issued per FU, per thread (Count)
system.cpu.commitStats0.numInsts           1076966684                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1076966701                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP     1076966684                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1076966701                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts       1076966684                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps         1076966701                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  3.069674                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.325767                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          282464769                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 12                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1070409968                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        164491358                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       117973411                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           50      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    794501864     73.77%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           10      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            8      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha3            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSm4e            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCrc            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDotProd            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     73.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    164491377     15.27%     89.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    117973380     10.95%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::System            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1076966701                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    218867485                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    216238821                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2628664                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    207056987                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     11810498                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2625152                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2625147                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls         2625152                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns       5250299                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data      278208531                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         278208531                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     278208531                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        278208531                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      4256203                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         4256203                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      4256203                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        4256203                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 388348994000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 388348994000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 388348994000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 388348994000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    282464734                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     282464734                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    282464734                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    282464734                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.015068                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.015068                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.015068                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.015068                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 91243.061950                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 91243.061950                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 91243.061950                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 91243.061950                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2950619                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2950619                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      4256203                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      4256203                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      4256203                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      4256203                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 379836588000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 379836588000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 379836588000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 379836588000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.015068                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.015068                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.015068                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.015068                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 89243.061950                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 89243.061950                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 89243.061950                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 89243.061950                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                4255182                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            7                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            7                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       109000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       109000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.125000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.125000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       109000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       109000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       107000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       107000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.125000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       107000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       107000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    162375093                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       162375093                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2116257                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2116257                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 196107680000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 196107680000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    164491350                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    164491350                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.012865                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.012865                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 92667.232760                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 92667.232760                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2116257                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2116257                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 191875166000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 191875166000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.012865                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.012865                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 90667.232760                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 90667.232760                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            8                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            8                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            8                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            8                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           17                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              17                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       218000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       218000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           19                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           19                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.105263                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.105263                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       109000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       109000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       214000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       214000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.105263                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.105263                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       107000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       107000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    115833438                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      115833438                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      2139946                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      2139946                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 192241314000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 192241314000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    117973384                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    117973384                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.018139                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.018139                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 89834.656575                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 89834.656575                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      2139946                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      2139946                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 187961422000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 187961422000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.018139                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.018139                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 87834.656575                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 87834.656575                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.823819                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            282464769                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            4256206                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              66.365390                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              331000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.823819                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999828                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999828                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          160                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          843                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1134115282                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1134115282                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 3305936596.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts          1076966684                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        218867485                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       164491358                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      117973411                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.325767                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses           12                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads             12                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses   1070409968                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads    1522488845                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    742750924                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         282464769                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads           64                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts            1076966707                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps              1076966724                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.325768                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          218867485                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.066204                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     1180565705                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        1180565705                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    1180565705                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       1180565705                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          373                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             373                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          373                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            373                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     38740000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     38740000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     38740000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     38740000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   1180566078                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    1180566078                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   1180566078                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   1180566078                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 103860.589812                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 103860.589812                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 103860.589812                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 103860.589812                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          373                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          373                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          373                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          373                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     37994000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     37994000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     37994000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     37994000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 101860.589812                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 101860.589812                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 101860.589812                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 101860.589812                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   1180565705                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      1180565705                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          373                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           373                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     38740000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     38740000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   1180566078                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   1180566078                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 103860.589812                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 103860.589812                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          373                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          373                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     37994000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     37994000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 101860.589812                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 101860.589812                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           291.992867                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           1180566078                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                373                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           3165056.509383                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   291.992867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.285149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.285149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          373                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          292                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.364258                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         4722264685                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        4722264685                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts               1076966684                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1076966701                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs              282464769                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    20                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              2116631                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        4593983                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            2605426                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             2139948                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            2139948                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         2116631                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          746                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     12767594                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 12768340                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        23872                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    461236800                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 461260672                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           2944227                       # Total snoops (Count)
system.l2bus.snoopTraffic                   105175296                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             7200806                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000041                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.006368                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   7200514    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       292      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               7200806                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          14412999000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1119000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         12768618000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         8511761                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      4255182                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               292                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          292                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data           1308256                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total              1308256                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data          1308256                       # number of overall hits (Count)
system.l2cache.overallHits::total             1308256                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             373                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         2947950                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            2948323                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            373                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        2947950                       # number of overall misses (Count)
system.l2cache.overallMisses::total           2948323                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     36874000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 338888963000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  338925837000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     36874000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 338888963000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 338925837000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           373                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       4256206                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          4256579                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          373                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      4256206                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         4256579                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.692624                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.692651                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.692624                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.692651                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 98857.908847                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 114957.500297                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 114955.463496                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 98857.908847                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 114957.500297                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 114955.463496                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         1643364                       # number of writebacks (Count)
system.l2cache.writebacks::total              1643364                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          373                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      2947950                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        2948323                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          373                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      2947950                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       2948323                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     29414000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 279929963000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 279959377000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     29414000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 279929963000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 279959377000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.692624                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.692651                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.692624                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.692651                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 78857.908847                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 94957.500297                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 94955.463496                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 78857.908847                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 94957.500297                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 94955.463496                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   2944227                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu.data        661201                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           661201                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      1478747                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        1478747                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 166950619000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 166950619000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      2139948                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      2139948                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.691020                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.691020                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 112900.055926                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 112900.055926                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data      1478747                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      1478747                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 137375679000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 137375679000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.691020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.691020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 92900.055926                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 92900.055926                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data       647055                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       647055                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          373                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      1469203                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1469576                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     36874000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 171938344000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 171975218000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          373                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data      2116258                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      2116631                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.694246                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.694300                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 98857.908847                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 117028.309907                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 117023.697992                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          373                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      1469203                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1469576                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     29414000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 142554284000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 142583698000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.694246                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.694300                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 78857.908847                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 97028.309907                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 97023.697992                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      2950619                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      2950619                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      2950619                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      2950619                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4086.494486                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 8511761                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               2948323                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.886984                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst     1.817980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  4084.676507                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000444                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.997235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.997679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              43                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             160                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3127                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             766                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              71042411                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             71042411                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   1643364.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       373.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   2936989.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.012076116500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         92520                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         92520                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              8349954                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1554981                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2948323                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1643364                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2948323                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1643364                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   10961                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2948323                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1643364                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  2937362                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   81451                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   81538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   92523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   92524                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   92521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   92521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   92522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   92521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   92538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   92521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   92521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   92523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   92521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   92521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   92521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   92520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   92520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   92520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        92520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       31.748054                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      30.236494                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      16.265253                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255          92518    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          92520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        92520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.761933                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.749394                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.647810                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             10989     11.88%     11.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                81      0.09%     11.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             81417     88.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                33      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          92520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   701504                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                188692672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             105175296                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               57076917.98180000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               31814069.30049482                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   3305936206000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      719982.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        23872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    187967296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    105173376                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 7220.949131832367                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 56857501.795579656959                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 31813488.527106195688                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          373                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      2947950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      1643364                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     10271500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 127904734500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 77405598820750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27537.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     43387.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  47101919.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        23872                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    188668800                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       188692672                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        23872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        23872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    105175296                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    105175296                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           373                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       2947950                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2948323                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      1643364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1643364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            7221                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        57069697                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           57076918                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         7221                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           7221                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     31814069                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          31814069                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     31814069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           7221                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       57069697                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          88890987                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2937362                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1643334                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        184592                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        184582                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        184560                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        184413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        184360                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        184447                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        184397                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        179317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        179950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        180397                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       183822                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       184357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       184388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       184513                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       184773                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       184494                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        102272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        102272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        102272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        102272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        102273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        102314                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        102441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        102293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        102314                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        102368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       106291                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       102297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       102273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       102273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       104837                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       102272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              72839468500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            14686810000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        127915006000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 24797.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            43547.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               626979                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1463271                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             21.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2490443                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   117.715153                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    80.057671                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   187.274414                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      2141612     85.99%     85.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       154446      6.20%     92.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        32242      1.29%     93.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        24053      0.97%     94.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        27392      1.10%     95.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        26900      1.08%     96.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         7381      0.30%     96.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5727      0.23%     97.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        70690      2.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2490443                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          187991168                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       105173376                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                56.864723                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                31.813489                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.25                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                45.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       9061916640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       4816511535                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     10500569520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     4272094980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 260967539040.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 428909396820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 908292792960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1626820821495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    492.090751                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 2345170688750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 110392360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 850373548250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       8719867800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       4634719650                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     10472195160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     4306108500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 260967539040.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 428826924660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 908362243200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1626289598010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    491.930063                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 2346215546750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 110392360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 849328690250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1469576                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1643364                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1300571                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1478747                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1478747                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1469576                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      8840581                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8840581                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    293867968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                293867968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2948323                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2948323    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2948323                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3305936597000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         12465714000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        16531123000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5892258                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2943935                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
