vendor_name = ModelSim
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2 LCD Project/top.vhd
source_file = 1, C:/altera/13.0sp1/output_files/Chain1.cdf
source_file = 1, C:/Users/Jacob/Documents/GitHub/Hazwell/DE2 LCD Project/db/DE2_LCD_Project.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = top
instance = comp, \n_Rst~I\, n_Rst, top, 1
instance = comp, \LCD_DATA[0]~I\, LCD_DATA[0], top, 1
instance = comp, \LCD_DATA[1]~I\, LCD_DATA[1], top, 1
instance = comp, \LCD_DATA[2]~I\, LCD_DATA[2], top, 1
instance = comp, \LCD_DATA[3]~I\, LCD_DATA[3], top, 1
instance = comp, \LCD_DATA[4]~I\, LCD_DATA[4], top, 1
instance = comp, \LCD_DATA[5]~I\, LCD_DATA[5], top, 1
instance = comp, \LCD_DATA[6]~I\, LCD_DATA[6], top, 1
instance = comp, \LCD_DATA[7]~I\, LCD_DATA[7], top, 1
instance = comp, \LCD_RW~I\, LCD_RW, top, 1
instance = comp, \LCD_EN~I\, LCD_EN, top, 1
instance = comp, \LCD_RS~I\, LCD_RS, top, 1
instance = comp, \LCD_ON~I\, LCD_ON, top, 1
instance = comp, \LCD_BLON~I\, LCD_BLON, top, 1
instance = comp, \i_Clk~I\, i_Clk, top, 1
