
---------- Begin Simulation Statistics ----------
final_tick                               1919760062256                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 424869                       # Simulator instruction rate (inst/s)
host_mem_usage                                8839940                       # Number of bytes of host memory used
host_op_rate                                   829571                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4244.27                       # Real time elapsed on the host
host_tick_rate                              452318076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1803259356                       # Number of instructions simulated
sim_ops                                    3520922621                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.919760                       # Number of seconds simulated
sim_ticks                                1919760062256                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5765045232                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5765045232                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        169383196                       # Number of branches fetched
system.cpu1.committedInsts                  803259355                       # Number of instructions committed
system.cpu1.committedOps                   1620919569                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  230795573                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      2024621                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  131100281                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       194107                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1044936596                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      2180347                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5765045214                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5765045214                       # Number of busy cycles
system.cpu1.num_cc_register_reads           743021289                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          418098919                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    119121918                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              13693209                       # Number of float alu accesses
system.cpu1.num_fp_insts                     13693209                       # number of float instructions
system.cpu1.num_fp_register_reads            14415221                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            6981511                       # number of times the floating registers were written
system.cpu1.num_func_calls                   33463103                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1600366777                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1600366777                       # number of integer instructions
system.cpu1.num_int_register_reads         3261127404                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1300612588                       # number of times the integer registers were written
system.cpu1.num_load_insts                  230774216                       # Number of load instructions
system.cpu1.num_mem_refs                    361867854                       # number of memory refs
system.cpu1.num_store_insts                 131093638                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             16362458      1.01%      1.01% # Class of executed instruction
system.cpu1.op_class::IntAlu               1235707625     76.23%     77.24% # Class of executed instruction
system.cpu1.op_class::IntMult                 2019650      0.12%     77.37% # Class of executed instruction
system.cpu1.op_class::IntDiv                   598704      0.04%     77.41% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 589675      0.04%     77.44% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.44% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.44% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.44% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.44% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.44% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.44% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.44% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   20962      0.00%     77.44% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.44% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1349462      0.08%     77.53% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      96      0.00%     77.53% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  203010      0.01%     77.54% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2196545      0.14%     77.67% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.67% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.67% # Class of executed instruction
system.cpu1.op_class::SimdShift                  3377      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 95      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                48      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.68% # Class of executed instruction
system.cpu1.op_class::MemRead               228412837     14.09%     91.77% # Class of executed instruction
system.cpu1.op_class::MemWrite              124570642      7.69%     99.45% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2361379      0.15%     99.60% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           6522996      0.40%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1620919569                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  192                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7459379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15181326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    111165850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16273                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    222332642                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16273                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7268784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       502297                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6957082                       # Transaction distribution
system.membus.trans_dist::ReadExReq            453163                       # Transaction distribution
system.membus.trans_dist::ReadExResp           453163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7268784                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22903273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     22903273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22903273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    526351616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    526351616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               526351616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7721947                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7721947    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7721947                       # Request fanout histogram
system.membus.reqLayer4.occupancy         27386123342                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41312031993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38385576                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38385576                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38385576                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38385576                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84736.370861                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84736.370861                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84736.370861                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84736.370861                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38083878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38083878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38083878                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38083878                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84070.370861                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84070.370861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84070.370861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84070.370861                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38385576                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38385576                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84736.370861                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84736.370861                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38083878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38083878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84070.370861                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84070.370861                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.510409                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.510409                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801778                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801778                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 662654459223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 662654459223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 662654459223                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 662654459223                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 52999.547807                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52999.547807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 52999.547807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52999.547807                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2129                       # number of writebacks
system.cpu0.dcache.writebacks::total             2129                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 654327447237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 654327447237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 654327447237                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 654327447237                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52333.547807                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52333.547807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52333.547807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52333.547807                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 662613008715                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 662613008715                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 53000.806492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53000.806492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 654286715343                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 654286715343                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 52334.806492                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52334.806492                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     41450508                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     41450508                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38415.670065                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38415.670065                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     40731894                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     40731894                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37749.670065                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37749.670065                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1028324996                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1028324996                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1028324996                       # number of overall hits
system.cpu1.icache.overall_hits::total     1028324996                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst     16611600                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      16611600                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst     16611600                       # number of overall misses
system.cpu1.icache.overall_misses::total     16611600                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 172847937708                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 172847937708                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 172847937708                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 172847937708                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1044936596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1044936596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1044936596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1044936596                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015897                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015897                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015897                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015897                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 10405.255226                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10405.255226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 10405.255226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10405.255226                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks     16611088                       # number of writebacks
system.cpu1.icache.writebacks::total         16611088                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst     16611600                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     16611600                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst     16611600                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     16611600                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 161784612108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 161784612108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 161784612108                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 161784612108                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015897                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015897                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015897                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015897                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst  9739.255226                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9739.255226                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst  9739.255226                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9739.255226                       # average overall mshr miss latency
system.cpu1.icache.replacements              16611088                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1028324996                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1028324996                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst     16611600                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     16611600                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 172847937708                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 172847937708                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1044936596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1044936596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015897                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015897                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 10405.255226                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10405.255226                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst     16611600                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     16611600                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 161784612108                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 161784612108                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015897                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015897                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst  9739.255226                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9739.255226                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.975129                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1044936596                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         16611600                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            62.904031                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle           124209                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.975129                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999951                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       8376104368                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      8376104368                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    279844136                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       279844136                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    279844136                       # number of overall hits
system.cpu1.dcache.overall_hits::total      279844136                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     82051718                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      82051718                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     82051718                       # number of overall misses
system.cpu1.dcache.overall_misses::total     82051718                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 875727289773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 875727289773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 875727289773                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 875727289773                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    361895854                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    361895854                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    361895854                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    361895854                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226727                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 10672.869638                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10672.869638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 10672.869638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10672.869638                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     47077883                       # number of writebacks
system.cpu1.dcache.writebacks::total         47077883                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     82051718                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     82051718                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     82051718                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     82051718                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 821080846251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 821080846251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 821080846251                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 821080846251                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.226727                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.226727                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.226727                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.226727                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10006.869646                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10006.869646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10006.869646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10006.869646                       # average overall mshr miss latency
system.cpu1.dcache.replacements              82051709                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    165588425                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      165588425                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     65207148                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     65207148                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 669576482937                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 669576482937                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    230795573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    230795573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.282532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.282532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10268.452209                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10268.452209                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     65207148                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     65207148                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 626148523035                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 626148523035                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.282532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.282532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  9602.452219                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9602.452219                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    114255711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     114255711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     16844570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     16844570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 206150806836                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 206150806836                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    131100281                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    131100281                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.128486                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.128486                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12238.413141                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12238.413141                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     16844570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     16844570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 194932323216                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 194932323216                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.128486                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.128486                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 11572.413141                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11572.413141                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          361895853                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         82051717                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.410582                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           206127                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2977218549                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2977218549                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5463441                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst            16524913                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            81456490                       # number of demand (read+write) hits
system.l2.demand_hits::total                103444845                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5463441                       # number of overall hits
system.l2.overall_hits::.cpu1.inst           16524913                       # number of overall hits
system.l2.overall_hits::.cpu1.data           81456490                       # number of overall hits
system.l2.overall_hits::total               103444845                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7039580                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             86687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            595228                       # number of demand (read+write) misses
system.l2.demand_misses::total                7721947                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7039580                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            86687                       # number of overall misses
system.l2.overall_misses::.cpu1.data           595228                       # number of overall misses
system.l2.overall_misses::total               7721947                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37615347                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 596135057544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   7326585414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50218437627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     653717695932                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37615347                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 596135057544                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   7326585414                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50218437627                       # number of overall miss cycles
system.l2.overall_miss_latency::total    653717695932                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst        16611600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        82051718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            111166792                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst       16611600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       82051718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           111166792                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.563030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.005218                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.007254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069463                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.563030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.005218                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.007254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069463                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83219.794248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84683.327350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84517.694856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84368.406102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84657.107324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83219.794248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84683.327350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84517.694856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84368.406102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84657.107324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              502297                       # number of writebacks
system.l2.writebacks::total                    502297                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7039580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        86687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       595228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7721947                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7039580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        86687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       595228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7721947                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34530131                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 548081667860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   6734831472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46155409556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 601006439019                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34530131                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 548081667860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   6734831472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46155409556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 601006439019                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.563030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.005218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.007254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069463                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.563030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.005218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.007254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069463                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76394.095133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77857.154526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77691.366318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77542.403173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77830.945877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76394.095133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77857.154526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77691.366318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77542.403173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77830.945877                       # average overall mshr miss latency
system.l2.replacements                        7475420                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     47080012                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         47080012                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     47080012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     47080012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     16611128                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16611128                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     16611128                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16611128                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          232                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           232                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              663                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         16391823                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16392486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         452747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              453163                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     33587046                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  38395399833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38428986879                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     16844570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16845649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.385542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.026878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.026901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80738.091346                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84805.420760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84801.686985                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       452747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         453163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     30748078                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  35304932713                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35335680791                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.385542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.026878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73913.649038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77979.385204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77975.652891                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst      16524913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16524914                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        86687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87139                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37615347                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   7326585414                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7364200761                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst     16611600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16612053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.005218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83219.794248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84517.694856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84510.962497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        86687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87139                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34530131                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   6734831472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6769361603                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.005218                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76394.095133                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77691.366318                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77684.637223                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5462778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     65064667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          70527445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7039164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       142481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7181645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 596101470498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  11823037794                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 607924508292                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     65207148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      77709090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.563046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.002185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84683.560505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82979.750240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84649.757582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7039164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7181645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 548050919782                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10850476843                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 558901396625                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.563046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.002185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77857.387579                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76153.850991                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77823.590086                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259587.116058                       # Cycle average of tags in use
system.l2.tags.total_refs                   222332410                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7737564                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.734161                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     483.375505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       19.327028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    237225.044402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     2734.735140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    19124.633982                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.904942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.010432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.072955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990246                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       225449                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3565059836                       # Number of tag accesses
system.l2.tags.data_accesses               3565059836                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     450533120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       5547968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      38094592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          494204608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      5547968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5576896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32147008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32147008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7039580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          86687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         595228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7721947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       502297                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             502297                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        234681994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2889928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         19843413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             257430404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2889928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2904996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16745326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16745326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16745326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       234681994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2889928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        19843413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            274175730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    502294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7039580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     86687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    586499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011199047426                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16419781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474594                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7721947                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     502297                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7721947                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   502297                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8729                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            241109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            241537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            241245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            241215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            240702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            240983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            240618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            241172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            241379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            240695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           240568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           240115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           242346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           242230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           241705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           242288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           241681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           240098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           240581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           240058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           241092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           240896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           240838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           242576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           241232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           241918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           241389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           241792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           242320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           239991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           239535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           237314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            15760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            15650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            15782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            15588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            16032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            15530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            15885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            15823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            15680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            15851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            15613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            15738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            15793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            15535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            15651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            14682                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 163330395154                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25700442376                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            298250004410                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21175.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38667.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7721947                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               502297                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7530512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  182701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  27023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  28012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  28018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  28016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  28019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  28019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  28016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  28021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  28019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  28017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  28023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  28015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  28015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  28014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  28014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  28014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8215450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      8215450    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8215450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     275.329264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    248.221562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1372.565441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        28012     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::225280-229375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28014                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.927893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.923689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.374763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              995      3.55%      3.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               65      0.23%      3.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26919     96.09%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28014                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              493645952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  558656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32142848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               494204608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32147008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       257.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    257.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1919759931387                       # Total gap between requests
system.mem_ctrls.avgGap                     233426.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    450533120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      5547968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37535936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32142848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15068.549746787288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 234681994.306391298771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2889927.813937499654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 19552410.083940260112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16743159.018647065386                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7039580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        86687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       595228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       502297                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16817120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 271991331997                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   3335276216                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  22906579077                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 104866712988561                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37206.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38637.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38474.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38483.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 208774316.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6399529403.902680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         11297630755.341284                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        10569255989.862024                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       591162920.208027                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     166645702865.034821                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     98436080947.570877                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     558653811375.015015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       852593174256.869995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        444.114445                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1654055490633                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  86299500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 179405071623                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         6411446155.294465                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         11318668404.914091                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        10587348174.092386                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       593630492.784020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     166645702865.034821                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     98539264111.787506                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     558582578327.634399                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       852678638531.456665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        444.158963                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1653754539264                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  86299500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 179706022992                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1919760062256                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          94321142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     47582309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     16611128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        54447833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16845649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16845649                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16612053                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     77709090                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     49834288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    246155144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             333499433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800329600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   2126252032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8264294400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11190907584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7475420                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32147008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        118642212                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000137                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011711                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              118625939     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16273      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          118642212                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116455069026                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       81969772187                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       16595007324                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12530777295                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453543                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
