// Seed: 3753128266
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_2 = id_3;
  wire id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_8 = id_2.id_8;
endmodule
program module_1 #(
    parameter id_21 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18#(.id_19(id_20[_id_21])),
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  output wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire _id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  generate
    wire id_36, id_37;
    wand id_38 = 1 | id_22;
  endgenerate
  id_39(
      (-1), -1 - id_23
  );
  module_0 modCall_1 (
      id_8,
      id_37,
      id_27,
      id_3,
      id_15
  );
  tri1  id_40 = 1;
  wire  id_41;
  uwire id_42;
  wire id_43, id_44;
  reg id_45;
  localparam id_46 = id_42;
  wire id_47;
  supply1 id_48;
  logic [7:0] id_49;
  always id_45 <= id_48 - id_5;
  id_50(
      .id_0(id_49[""]), .id_1(), .id_2(id_39), .id_3(1), .id_4(id_13)
  );
endmodule
