
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: C:\Users\user\Desktop\MELVIN_NITHIN_VLSI\VLSI-LAB\uvm\main_project
design_root_dir: VLSI-LAB\uvm
simulations: []
source_files:
  - language: verilog
    path: config.txt
library_search_paths:
  - $STD_LIBS\ieee93
