// Seed: 1599727740
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    input wand id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input wor id_10,
    input wor id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
module module_2;
  generate
    supply1 id_2 = 1;
  endgenerate
  wire id_3;
endmodule
