[Configuration]

EmulatorType: none
Benchmark:  
Schedule: Sat Oct 08 20:40:21 IST 2022

[Main Memory Configuration]
RAM frequency:800.0 MHz
Num Channels: 2
Num Ranks: 2
Num Banks: 8
Row Buffer Policy: OpenPage
Scheduling Policy: RankThenBankRoundRobin
Queuing Structure: PerRank

[Translator Statistics]

Java thread	=	0
Data Read	=	144967 bytes
Number of micro-ops		=	99167
Number of handled CISC instructions	=	80781
Number of PIN CISC instructions	=	90405
Static coverage		=	0.0000 %
Dynamic Coverage	=	89.3546 %


[Timing Statistics]

Total Cycles taken		=	385340

Total IPC		=	         0.2573		in terms of micro-ops
Total IPC		=	         0.2096		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	98169
cycles taken	=	385340 cycles
IPC		=	         0.2548		in terms of micro-ops
IPC		=	         0.2096		in terms of CISC instructions
core frequency	=	3200 MHz
time taken	=	       120.4188 microseconds

number of branches	=	20372
number of mispredicted branches	=	1990
branch predictor accuracy	=	        90.2317 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	29588
Loads		=	20793
Stores		=	8795
LSQ forwardings	=	1452


iTLB[0] Hits	=	78860
iTLB[0] Misses	=	474
iTLB[0] Accesses	=	79334
iTLB[0] Hit-Rate	=	         0.9940
iTLB[0] Miss-Rate	=	         0.0060

dTLB[0] Hits	=	29454
dTLB[0] Misses	=	132
dTLB[0] Accesses	=	29586
dTLB[0] Hit-Rate	=	         0.9955
dTLB[0] Miss-Rate	=	         0.0045

I1[0] Hits	=	74342
I1[0] Misses	=	4986
I1[0] Accesses	=	79328
I1[0] Hit-Rate	=	0.937147
I1[0] Miss-Rate	=	0.062852964
I1[0] AvgNumEventsInMSHR	=	5.9948
I1[0] AvgNumEventsInMSHREntry	=	5.1865


L1[0] Hits	=	25445
L1[0] Misses	=	1438
L1[0] Accesses	=	26883
L1[0] Hit-Rate	=	0.94650894
L1[0] Miss-Rate	=	0.053491052
L1[0] AvgNumEventsInMSHR	=	1.8753
L1[0] AvgNumEventsInMSHREntry	=	2.2422


L2[0] Hits	=	6799
L2[0] Misses	=	1541
L2[0] Accesses	=	8340
L2[0] Hit-Rate	=	0.8152278
L2[0] Miss-Rate	=	0.18477218
L2[0] AvgNumEventsInMSHR	=	1.9455
L2[0] AvgNumEventsInMSHREntry	=	1.0000

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Shared Caches]



L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	432
L3[0] Misses	=	1314
L3[0] Accesses	=	1746
L3[0] Hit-Rate	=	0.24742268
L3[0] Miss-Rate	=	0.7525773
L3[0] AvgNumEventsInMSHR	=	1.4909
L3[0] AvgNumEventsInMSHREntry	=	1.0000


[Consolidated Stats For Caches]



L3 Hits	=	432
L3 Misses	=	1314
L3 Accesses	=	1746
L3 Hit-Rate	=	0.24742268
L3 Miss-Rate	=	0.7525773
L3 AvgNumEventsInMSHR	=	1.4909
L3 AvgNumEventsInMSHREntry	=	1.0000


L2 Hits	=	6799
L2 Misses	=	1541
L2 Accesses	=	8340
L2 Hit-Rate	=	0.8152278
L2 Miss-Rate	=	0.18477218
L2 AvgNumEventsInMSHR	=	1.9455
L2 AvgNumEventsInMSHREntry	=	1.0000


L1 Hits	=	25445
L1 Misses	=	1438
L1 Accesses	=	26883
L1 Hit-Rate	=	0.94650894
L1 Miss-Rate	=	0.053491052
L1 AvgNumEventsInMSHR	=	1.8753
L1 AvgNumEventsInMSHREntry	=	2.2422


I1 Hits	=	74342
I1 Misses	=	4986
I1 Accesses	=	79328
I1 Hit-Rate	=	0.937147
I1 Miss-Rate	=	0.062852964
I1 AvgNumEventsInMSHR	=	5.9948
I1 AvgNumEventsInMSHREntry	=	5.1865


NOC Topology		=	TORUS
NOC Routing Algorithm	=	SIMPLE

[RAM statistics]

For channel 0:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 229 | Writes: 0

		 Bank 2 ::  Reads : 10 | Writes: 0

		 Bank 3 ::  Reads : 98 | Writes: 0

		 Bank 4 ::  Reads : 167 | Writes: 0

		 Bank 5 ::  Reads : 3 | Writes: 0

		 Bank 6 ::  Reads : 25 | Writes: 0

		 Bank 7 ::  Reads : 37 | Writes: 0

		 Bank 8 ::  Reads : 270 | Writes: 0

	 Total Reads: 839	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 69 | Writes: 0

		 Bank 2 ::  Reads : 131 | Writes: 0

		 Bank 3 ::  Reads : 30 | Writes: 0

		 Bank 4 ::  Reads : 39 | Writes: 0

		 Bank 5 ::  Reads : 53 | Writes: 0

		 Bank 6 ::  Reads : 62 | Writes: 0

		 Bank 7 ::  Reads : 78 | Writes: 0

		 Bank 8 ::  Reads : 13 | Writes: 0

	 Total Reads: 475	 Total Writes: 0

Total Reads and Writes: 84096 Bytes
Total Bandwidth: 0.6504012309948681 GB/s

For channel 1:
Average Read Latency: 129.0 cycles = 40.3125 ns
	 Rank 1
		 Bank 1 ::  Reads : 229 | Writes: 0

		 Bank 2 ::  Reads : 10 | Writes: 0

		 Bank 3 ::  Reads : 98 | Writes: 0

		 Bank 4 ::  Reads : 167 | Writes: 0

		 Bank 5 ::  Reads : 3 | Writes: 0

		 Bank 6 ::  Reads : 25 | Writes: 0

		 Bank 7 ::  Reads : 37 | Writes: 0

		 Bank 8 ::  Reads : 270 | Writes: 0

	 Total Reads: 839	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 69 | Writes: 0

		 Bank 2 ::  Reads : 131 | Writes: 0

		 Bank 3 ::  Reads : 30 | Writes: 0

		 Bank 4 ::  Reads : 39 | Writes: 0

		 Bank 5 ::  Reads : 53 | Writes: 0

		 Bank 6 ::  Reads : 62 | Writes: 0

		 Bank 7 ::  Reads : 78 | Writes: 0

		 Bank 8 ::  Reads : 13 | Writes: 0

	 Total Reads: 475	 Total Writes: 0

Total Reads and Writes: 84096 Bytes
Total Bandwidth: 0.6504012309948681 GB/s




Directory Access due to ReadMiss	=	242
Directory Access due to WriteMiss	=	271
Directory Access due to WriteHit	=	38
Directory Access due to EvictionFromCoherentCache	=	41
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	79
Directory Misses	=	513
Directory Hit-Rate	=	         0.1334
Directory Miss-Rate	=	         0.8666

[Simulator Time]
Time Taken		=	0 : 8 minutes
Instructions per Second	=	        12.2247 KIPS		in terms of micro-ops
Instructions per Second	=	         9.9582 KIPS		in terms of CISC instructions



[ LeakageEnergy   DynamicEnergy   TotalEnergy   NumDynamicAcc  ComponentName] : 


     42079.1280	     27220.3203	     69299.4483	          80144	core[0].iCache
      2105.0161	      5421.2401	      7526.2562	          79808	core[0].iTLB
     42079.1280	      9304.8500	     51383.9780	          27396	core[0].dCache
      2105.0161	      2018.7000	      4123.7161	          29718	core[0].dTLB
      6859.0520	      3919.5728	     10778.6248	          40744	core[0].pipeline.bPred
     23043.3320	      3407.2277	     26450.5597	          98191	core[0].pipeline.decode
      1734.0300	      2074.1700	      3808.2000	         138278	core[0].pipeline.rename.Int.RAT
       616.5440	       830.7645	      1447.3085	          97737	core[0].pipeline.rename.Int.FreeList
      2350.5740	      2904.9345	      5255.5085	              0	core[0].pipeline.rename.Int
       655.0780	         0.5070	       655.5850	             39	core[0].pipeline.rename.Float.RAT
      1156.0200	         0.3510	      1156.3710	             78	core[0].pipeline.rename.Float.FreeList
      1811.0980	         0.8580	      1811.9560	              0	core[0].pipeline.rename.Float
      4161.6720	      2905.7925	      7067.4645	              0	core[0].pipeline.rename
     12253.8120	      5103.9300	     17357.7420	          29588	core[0].pipeline.LSQ
      4161.6720	     10704.0076	     14865.6796	         187133	core[0].pipeline.intRegFile
      2890.0500	         1.6146	      2891.6646	             78	core[0].pipeline.floatRegFile
      1772.5640	      3683.6078	      5456.1718	         259409	core[0].pipeline.InstrWindow
      2234.9720	      8681.7840	     10916.7560	         285585	core[0].pipeline.ROB
     20885.4280	     14521.0088	     35406.4368	          44584	core[0].pipeline.FuncUnit.intALU
     25201.2360	         0.0000	     25201.2360	              0	core[0].pipeline.FuncUnit.floatALU
     10442.7140	     34896.1494	     45338.8634	          53571	core[0].pipeline.FuncUnit.complexALU
      9209.6260	     29084.5304	     38294.1564	          48898	core[0].pipeline.resultsBroadcastBus
    123116.1300	    116909.2256	    240025.3556	              0	core[0].pipeline.total
    211484.4182	    160874.3360	    372358.7541	              0	core[0].total


    211484.4182	    160874.3360	    372358.7541	              0	coreEnergy.total


     72906.3280	         0.0000	     72906.3280	              0	L3[0]
     72906.3280	         0.0000	     72906.3280	              0	L3[0]
     72906.3280	         0.0000	     72906.3280	              0	L3[0]
     72906.3280	         0.0000	     72906.3280	              0	L3[0]
     72906.3280	         0.0000	     72906.3280	              0	L3[0]
     72906.3280	         0.0000	     72906.3280	              0	L3[0]
     72906.3280	         0.0000	     72906.3280	              0	L3[0]
     72906.3280	      1865.5065	     74771.8345	           3060	L3[0]


    583250.6240	      1865.5065	    585116.1305	              0	sharedCacheEnergy.total


      2812.9820	         0.0000	      2812.9820	              0	MainMemoryDRAMController[0]
      2812.9820	         0.0000	      2812.9820	              0	MainMemoryDRAMController[1]

      5625.9640	         0.0000	      5625.9640	              0	mainMemoryControllerEnergy.total
     42079.1280	       201.0432	     42280.1712	            592	Coherence[0]


     42079.1280	       201.0432	     42280.1712	              0	coherenceEnergy.total


   1638051.6322	    205905.9221	   1843957.5542	              0	TotalEnergy
[Qemu translation cache]
Hit-rate = 94.64509 %