#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14d80d860 .scope module, "spi_master_tb" "spi_master_tb" 2 25;
 .timescale -9 -12;
v0x14d81eaf0_0 .var "addr", 1 0;
v0x14d81eb80_0 .var "clk", 0 0;
v0x14d81ec10_0 .var "cs", 0 0;
v0x14d81eca0_0 .var "in_data", 7 0;
v0x14d81ed30_0 .var "miso", 0 0;
v0x14d81ee00_0 .net "mosi", 0 0, L_0x14d81f280;  1 drivers
v0x14d81eeb0_0 .net "out_data", 7 0, v0x14d81e610_0;  1 drivers
v0x14d81ef60_0 .var "rd", 0 0;
v0x14d81f010_0 .net "sclk", 0 0, L_0x14d81f1d0;  1 drivers
v0x14d81f140_0 .var "wr", 0 0;
S_0x14d80d9d0 .scope module, "uut" "spi_master" 2 44, 3 21 0, S_0x14d80d860;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "cs";
    .port_info 6 /OUTPUT 8 "out_data";
    .port_info 7 /INOUT 1 "mosi";
    .port_info 8 /INPUT 1 "miso";
    .port_info 9 /INOUT 1 "sclk";
L_0x14d81f1d0 .functor BUFZ 1, v0x14d81e800_0, C4<0>, C4<0>, C4<0>;
L_0x14d81f280 .functor BUFZ 1, v0x14d81e4c0_0, C4<0>, C4<0>, C4<0>;
v0x14d80dcf0_0 .net "addr", 1 0, v0x14d81eaf0_0;  1 drivers
v0x14d81dd80_0 .var "busy", 0 0;
v0x14d81de20_0 .net "clk", 0 0, v0x14d81eb80_0;  1 drivers
v0x14d81ded0_0 .var "clk_cnt", 7 0;
v0x14d81df80_0 .var "clk_div", 7 0;
v0x14d81e070_0 .var "cnt", 4 0;
v0x14d81e120_0 .net "cs", 0 0, v0x14d81ec10_0;  1 drivers
v0x14d81e1c0_0 .var "in_buf", 7 0;
v0x14d81e270_0 .net "in_data", 7 0, v0x14d81eca0_0;  1 drivers
v0x14d81e380_0 .net "miso", 0 0, v0x14d81ed30_0;  1 drivers
v0x14d81e420_0 .net "mosi", 0 0, L_0x14d81f280;  alias, 1 drivers
v0x14d81e4c0_0 .var "mosi_buf", 0 0;
v0x14d81e560_0 .var "out_buf", 7 0;
v0x14d81e610_0 .var "out_data", 7 0;
v0x14d81e6c0_0 .net "rd", 0 0, v0x14d81ef60_0;  1 drivers
v0x14d81e760_0 .net "sclk", 0 0, L_0x14d81f1d0;  alias, 1 drivers
v0x14d81e800_0 .var "sclk_buf", 0 0;
v0x14d81e990_0 .net "wr", 0 0, v0x14d81f140_0;  1 drivers
E_0x14d8073f0 .event posedge, v0x14d81de20_0;
E_0x14d807150/0 .event edge, v0x14d81df80_0, v0x14d81dd80_0, v0x14d81e560_0, v0x14d80dcf0_0;
E_0x14d807150/1 .event edge, v0x14d81e6c0_0, v0x14d81e990_0, v0x14d81e120_0;
E_0x14d807150 .event/or E_0x14d807150/0, E_0x14d807150/1;
E_0x14d80dcc0 .event posedge, v0x14d81e800_0;
    .scope S_0x14d80d9d0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81e4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81dd80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14d81e1c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14d81e560_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14d81ded0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14d81df80_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14d81e070_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x14d80d9d0;
T_1 ;
    %wait E_0x14d80dcc0;
    %load/vec4 v0x14d81e380_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14d81e560_0, 4, 5;
    %load/vec4 v0x14d81e560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x14d81e560_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14d80d9d0;
T_2 ;
    %wait E_0x14d807150;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x14d81e610_0, 0, 8;
    %load/vec4 v0x14d81e120_0;
    %load/vec4 v0x14d81e6c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x14d80dcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v0x14d81e610_0;
    %store/vec4 v0x14d81e610_0, 0, 8;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x14d81e560_0;
    %store/vec4 v0x14d81e610_0, 0, 8;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x14d81dd80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d81e610_0, 0, 8;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x14d81df80_0;
    %store/vec4 v0x14d81e610_0, 0, 8;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14d80d9d0;
T_3 ;
    %wait E_0x14d8073f0;
    %load/vec4 v0x14d81dd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x14d81e120_0;
    %load/vec4 v0x14d81e990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x14d80dcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %load/vec4 v0x14d81e1c0_0;
    %assign/vec4 v0x14d81e1c0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x14d81e270_0;
    %assign/vec4 v0x14d81e1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d81dd80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14d81e070_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x14d81df80_0;
    %assign/vec4 v0x14d81e1c0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x14d81e120_0;
    %load/vec4 v0x14d81e6c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d81dd80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14d81e070_0, 0;
T_3.8 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14d81ded0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14d81ded0_0, 0;
    %load/vec4 v0x14d81df80_0;
    %load/vec4 v0x14d81ded0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.10, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14d81ded0_0, 0;
    %load/vec4 v0x14d81e070_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x14d81e1c0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x14d81e4c0_0, 0;
    %load/vec4 v0x14d81e1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x14d81e1c0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x14d81e4c0_0;
    %assign/vec4 v0x14d81e4c0_0, 0;
T_3.13 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14d81e070_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x14d81e070_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x14d81e800_0;
    %inv;
    %assign/vec4 v0x14d81e800_0, 0;
T_3.14 ;
    %load/vec4 v0x14d81e070_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.16, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14d81e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d81dd80_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x14d81e070_0;
    %assign/vec4 v0x14d81e070_0, 0;
    %load/vec4 v0x14d81dd80_0;
    %assign/vec4 v0x14d81dd80_0, 0;
T_3.17 ;
    %load/vec4 v0x14d81e070_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x14d81e070_0, 0;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14d80d860;
T_4 ;
    %vpi_call 2 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14d80d860 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x14d80d860;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14d81eca0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81eb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14d81eaf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81f140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81ec10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81ed30_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14d81eaf0_0, 0, 2;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x14d81eca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d81f140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d81ec10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81f140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81ec10_0, 0, 1;
    %delay 360000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d81f140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d81ec10_0, 0, 1;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v0x14d81eca0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81f140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81ec10_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14d80d860;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81eb80_0, 0, 1;
T_6.0 ;
    %delay 10000, 0;
    %load/vec4 v0x14d81eb80_0;
    %inv;
    %store/vec4 v0x14d81eb80_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "spi_master_tb.v";
    "spi_master.v";
