{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484739548350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484739548355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 12:39:08 2017 " "Processing started: Wed Jan 18 12:39:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484739548355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484739548355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Basic_DVS -c Basic_DVS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Basic_DVS -c Basic_DVS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484739548355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Basic_DVS_6_1200mv_85c_slow.vho D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/ simulation " "Generated file Basic_DVS_6_1200mv_85c_slow.vho in folder \"D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484739550472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Basic_DVS_6_1200mv_0c_slow.vho D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/ simulation " "Generated file Basic_DVS_6_1200mv_0c_slow.vho in folder \"D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484739551172 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Basic_DVS_min_1200mv_0c_fast.vho D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/ simulation " "Generated file Basic_DVS_min_1200mv_0c_fast.vho in folder \"D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484739551832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Basic_DVS.vho D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/ simulation " "Generated file Basic_DVS.vho in folder \"D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484739552522 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Basic_DVS_6_1200mv_85c_vhd_slow.sdo D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/ simulation " "Generated file Basic_DVS_6_1200mv_85c_vhd_slow.sdo in folder \"D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484739553590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Basic_DVS_6_1200mv_0c_vhd_slow.sdo D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/ simulation " "Generated file Basic_DVS_6_1200mv_0c_vhd_slow.sdo in folder \"D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484739554470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Basic_DVS_min_1200mv_0c_vhd_fast.sdo D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/ simulation " "Generated file Basic_DVS_min_1200mv_0c_vhd_fast.sdo in folder \"D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484739555280 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Basic_DVS_vhd.sdo D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/ simulation " "Generated file Basic_DVS_vhd.sdo in folder \"D:/etf/MASTER/DVS/projekat/prva_tacka-hardver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484739556081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484739556441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 12:39:16 2017 " "Processing ended: Wed Jan 18 12:39:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484739556441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484739556441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484739556441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484739556441 ""}
