;  Generated by PSoC Designer 5.4.2946
;
; LCD_1D4 address and mask equates
LCD_1D4_Data_ADDR:	equ	0h
LCD_1D4_DriveMode_0_ADDR:	equ	100h
LCD_1D4_DriveMode_1_ADDR:	equ	101h
LCD_1D4_DriveMode_2_ADDR:	equ	3h
LCD_1D4_GlobalSelect_ADDR:	equ	2h
LCD_1D4_IntCtrl_0_ADDR:	equ	102h
LCD_1D4_IntCtrl_1_ADDR:	equ	103h
LCD_1D4_IntEn_ADDR:	equ	1h
LCD_1D4_MASK:	equ	1h
; LCD_1D4_Data access macros
;   GetLCD_1D4_Data macro, return in a
macro GetLCD_1D4_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 1h
endm
;   SetLCD_1D4_Data macro
macro SetLCD_1D4_Data
	or		[Port_0_Data_SHADE], 1h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm
;   ClearLCD_1D4_Data macro
macro ClearLCD_1D4_Data
	and		[Port_0_Data_SHADE], ~1h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm

; LCD_1D4_DriveMode_0 access macros
;   GetLCD_1D4_DriveMode_0 macro, return in a
macro GetLCD_1D4_DriveMode_0
	mov		a,[Port_0_DriveMode_0_SHADE]
	and		a, 1h
endm
;   SetLCD_1D4_DriveMode_0 macro
macro SetLCD_1D4_DriveMode_0
	or		[Port_0_DriveMode_0_SHADE], 1h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm
;   ClearLCD_1D4_DriveMode_0 macro
macro ClearLCD_1D4_DriveMode_0
	and		[Port_0_DriveMode_0_SHADE], ~1h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm

; LCD_1D4_DriveMode_1 access macros
;   GetLCD_1D4_DriveMode_1 macro, return in a
macro GetLCD_1D4_DriveMode_1
	mov		a,[Port_0_DriveMode_1_SHADE]
	and		a, 1h
endm
;   SetLCD_1D4_DriveMode_1 macro
macro SetLCD_1D4_DriveMode_1
	or		[Port_0_DriveMode_1_SHADE], 1h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm
;   ClearLCD_1D4_DriveMode_1 macro
macro ClearLCD_1D4_DriveMode_1
	and		[Port_0_DriveMode_1_SHADE], ~1h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm

; LCD_1D5 address and mask equates
LCD_1D5_Data_ADDR:	equ	0h
LCD_1D5_DriveMode_0_ADDR:	equ	100h
LCD_1D5_DriveMode_1_ADDR:	equ	101h
LCD_1D5_DriveMode_2_ADDR:	equ	3h
LCD_1D5_GlobalSelect_ADDR:	equ	2h
LCD_1D5_IntCtrl_0_ADDR:	equ	102h
LCD_1D5_IntCtrl_1_ADDR:	equ	103h
LCD_1D5_IntEn_ADDR:	equ	1h
LCD_1D5_MASK:	equ	2h
; LCD_1D5_Data access macros
;   GetLCD_1D5_Data macro, return in a
macro GetLCD_1D5_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 2h
endm
;   SetLCD_1D5_Data macro
macro SetLCD_1D5_Data
	or		[Port_0_Data_SHADE], 2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm
;   ClearLCD_1D5_Data macro
macro ClearLCD_1D5_Data
	and		[Port_0_Data_SHADE], ~2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm

; LCD_1D5_DriveMode_0 access macros
;   GetLCD_1D5_DriveMode_0 macro, return in a
macro GetLCD_1D5_DriveMode_0
	mov		a,[Port_0_DriveMode_0_SHADE]
	and		a, 2h
endm
;   SetLCD_1D5_DriveMode_0 macro
macro SetLCD_1D5_DriveMode_0
	or		[Port_0_DriveMode_0_SHADE], 2h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm
;   ClearLCD_1D5_DriveMode_0 macro
macro ClearLCD_1D5_DriveMode_0
	and		[Port_0_DriveMode_0_SHADE], ~2h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm

; LCD_1D5_DriveMode_1 access macros
;   GetLCD_1D5_DriveMode_1 macro, return in a
macro GetLCD_1D5_DriveMode_1
	mov		a,[Port_0_DriveMode_1_SHADE]
	and		a, 2h
endm
;   SetLCD_1D5_DriveMode_1 macro
macro SetLCD_1D5_DriveMode_1
	or		[Port_0_DriveMode_1_SHADE], 2h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm
;   ClearLCD_1D5_DriveMode_1 macro
macro ClearLCD_1D5_DriveMode_1
	and		[Port_0_DriveMode_1_SHADE], ~2h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm

; LCD_1D6 address and mask equates
LCD_1D6_Data_ADDR:	equ	0h
LCD_1D6_DriveMode_0_ADDR:	equ	100h
LCD_1D6_DriveMode_1_ADDR:	equ	101h
LCD_1D6_DriveMode_2_ADDR:	equ	3h
LCD_1D6_GlobalSelect_ADDR:	equ	2h
LCD_1D6_IntCtrl_0_ADDR:	equ	102h
LCD_1D6_IntCtrl_1_ADDR:	equ	103h
LCD_1D6_IntEn_ADDR:	equ	1h
LCD_1D6_MASK:	equ	4h
; LCD_1D6_Data access macros
;   GetLCD_1D6_Data macro, return in a
macro GetLCD_1D6_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 4h
endm
;   SetLCD_1D6_Data macro
macro SetLCD_1D6_Data
	or		[Port_0_Data_SHADE], 4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm
;   ClearLCD_1D6_Data macro
macro ClearLCD_1D6_Data
	and		[Port_0_Data_SHADE], ~4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm

; LCD_1D6_DriveMode_0 access macros
;   GetLCD_1D6_DriveMode_0 macro, return in a
macro GetLCD_1D6_DriveMode_0
	mov		a,[Port_0_DriveMode_0_SHADE]
	and		a, 4h
endm
;   SetLCD_1D6_DriveMode_0 macro
macro SetLCD_1D6_DriveMode_0
	or		[Port_0_DriveMode_0_SHADE], 4h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm
;   ClearLCD_1D6_DriveMode_0 macro
macro ClearLCD_1D6_DriveMode_0
	and		[Port_0_DriveMode_0_SHADE], ~4h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm

; LCD_1D6_DriveMode_1 access macros
;   GetLCD_1D6_DriveMode_1 macro, return in a
macro GetLCD_1D6_DriveMode_1
	mov		a,[Port_0_DriveMode_1_SHADE]
	and		a, 4h
endm
;   SetLCD_1D6_DriveMode_1 macro
macro SetLCD_1D6_DriveMode_1
	or		[Port_0_DriveMode_1_SHADE], 4h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm
;   ClearLCD_1D6_DriveMode_1 macro
macro ClearLCD_1D6_DriveMode_1
	and		[Port_0_DriveMode_1_SHADE], ~4h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm

; LCD_1D7 address and mask equates
LCD_1D7_Data_ADDR:	equ	0h
LCD_1D7_DriveMode_0_ADDR:	equ	100h
LCD_1D7_DriveMode_1_ADDR:	equ	101h
LCD_1D7_DriveMode_2_ADDR:	equ	3h
LCD_1D7_GlobalSelect_ADDR:	equ	2h
LCD_1D7_IntCtrl_0_ADDR:	equ	102h
LCD_1D7_IntCtrl_1_ADDR:	equ	103h
LCD_1D7_IntEn_ADDR:	equ	1h
LCD_1D7_MASK:	equ	8h
; LCD_1D7_Data access macros
;   GetLCD_1D7_Data macro, return in a
macro GetLCD_1D7_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 8h
endm
;   SetLCD_1D7_Data macro
macro SetLCD_1D7_Data
	or		[Port_0_Data_SHADE], 8h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm
;   ClearLCD_1D7_Data macro
macro ClearLCD_1D7_Data
	and		[Port_0_Data_SHADE], ~8h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm

; LCD_1D7_DriveMode_0 access macros
;   GetLCD_1D7_DriveMode_0 macro, return in a
macro GetLCD_1D7_DriveMode_0
	mov		a,[Port_0_DriveMode_0_SHADE]
	and		a, 8h
endm
;   SetLCD_1D7_DriveMode_0 macro
macro SetLCD_1D7_DriveMode_0
	or		[Port_0_DriveMode_0_SHADE], 8h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm
;   ClearLCD_1D7_DriveMode_0 macro
macro ClearLCD_1D7_DriveMode_0
	and		[Port_0_DriveMode_0_SHADE], ~8h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm

; LCD_1D7_DriveMode_1 access macros
;   GetLCD_1D7_DriveMode_1 macro, return in a
macro GetLCD_1D7_DriveMode_1
	mov		a,[Port_0_DriveMode_1_SHADE]
	and		a, 8h
endm
;   SetLCD_1D7_DriveMode_1 macro
macro SetLCD_1D7_DriveMode_1
	or		[Port_0_DriveMode_1_SHADE], 8h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm
;   ClearLCD_1D7_DriveMode_1 macro
macro ClearLCD_1D7_DriveMode_1
	and		[Port_0_DriveMode_1_SHADE], ~8h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm

; LCD_1E address and mask equates
LCD_1E_Data_ADDR:	equ	0h
LCD_1E_DriveMode_0_ADDR:	equ	100h
LCD_1E_DriveMode_1_ADDR:	equ	101h
LCD_1E_DriveMode_2_ADDR:	equ	3h
LCD_1E_GlobalSelect_ADDR:	equ	2h
LCD_1E_IntCtrl_0_ADDR:	equ	102h
LCD_1E_IntCtrl_1_ADDR:	equ	103h
LCD_1E_IntEn_ADDR:	equ	1h
LCD_1E_MASK:	equ	10h
; LCD_1E_Data access macros
;   GetLCD_1E_Data macro, return in a
macro GetLCD_1E_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_Data macro
macro SetLCD_1E_Data
	or		[Port_0_Data_SHADE], 10h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_Data macro
macro ClearLCD_1E_Data
	and		[Port_0_Data_SHADE], ~10h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1E_DriveMode_0 access macros
;   GetLCD_1E_DriveMode_0 macro, return in a
macro GetLCD_1E_DriveMode_0
	mov		a,[Port_0_DriveMode_0_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_DriveMode_0 macro
macro SetLCD_1E_DriveMode_0
	or		[Port_0_DriveMode_0_SHADE], 10h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_DriveMode_0 macro
macro ClearLCD_1E_DriveMode_0
	and		[Port_0_DriveMode_0_SHADE], ~10h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1E_DriveMode_1 access macros
;   GetLCD_1E_DriveMode_1 macro, return in a
macro GetLCD_1E_DriveMode_1
	mov		a,[Port_0_DriveMode_1_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_DriveMode_1 macro
macro SetLCD_1E_DriveMode_1
	or		[Port_0_DriveMode_1_SHADE], 10h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_DriveMode_1 macro
macro ClearLCD_1E_DriveMode_1
	and		[Port_0_DriveMode_1_SHADE], ~10h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1RS address and mask equates
LCD_1RS_Data_ADDR:	equ	0h
LCD_1RS_DriveMode_0_ADDR:	equ	100h
LCD_1RS_DriveMode_1_ADDR:	equ	101h
LCD_1RS_DriveMode_2_ADDR:	equ	3h
LCD_1RS_GlobalSelect_ADDR:	equ	2h
LCD_1RS_IntCtrl_0_ADDR:	equ	102h
LCD_1RS_IntCtrl_1_ADDR:	equ	103h
LCD_1RS_IntEn_ADDR:	equ	1h
LCD_1RS_MASK:	equ	20h
; LCD_1RS_Data access macros
;   GetLCD_1RS_Data macro, return in a
macro GetLCD_1RS_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_Data macro
macro SetLCD_1RS_Data
	or		[Port_0_Data_SHADE], 20h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_Data macro
macro ClearLCD_1RS_Data
	and		[Port_0_Data_SHADE], ~20h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RS_DriveMode_0 access macros
;   GetLCD_1RS_DriveMode_0 macro, return in a
macro GetLCD_1RS_DriveMode_0
	mov		a,[Port_0_DriveMode_0_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_DriveMode_0 macro
macro SetLCD_1RS_DriveMode_0
	or		[Port_0_DriveMode_0_SHADE], 20h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_DriveMode_0 macro
macro ClearLCD_1RS_DriveMode_0
	and		[Port_0_DriveMode_0_SHADE], ~20h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RS_DriveMode_1 access macros
;   GetLCD_1RS_DriveMode_1 macro, return in a
macro GetLCD_1RS_DriveMode_1
	mov		a,[Port_0_DriveMode_1_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_DriveMode_1 macro
macro SetLCD_1RS_DriveMode_1
	or		[Port_0_DriveMode_1_SHADE], 20h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_DriveMode_1 macro
macro ClearLCD_1RS_DriveMode_1
	and		[Port_0_DriveMode_1_SHADE], ~20h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RW address and mask equates
LCD_1RW_Data_ADDR:	equ	0h
LCD_1RW_DriveMode_0_ADDR:	equ	100h
LCD_1RW_DriveMode_1_ADDR:	equ	101h
LCD_1RW_DriveMode_2_ADDR:	equ	3h
LCD_1RW_GlobalSelect_ADDR:	equ	2h
LCD_1RW_IntCtrl_0_ADDR:	equ	102h
LCD_1RW_IntCtrl_1_ADDR:	equ	103h
LCD_1RW_IntEn_ADDR:	equ	1h
LCD_1RW_MASK:	equ	40h
; LCD_1RW_Data access macros
;   GetLCD_1RW_Data macro, return in a
macro GetLCD_1RW_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_Data macro
macro SetLCD_1RW_Data
	or		[Port_0_Data_SHADE], 40h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_Data macro
macro ClearLCD_1RW_Data
	and		[Port_0_Data_SHADE], ~40h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; LCD_1RW_DriveMode_0 access macros
;   GetLCD_1RW_DriveMode_0 macro, return in a
macro GetLCD_1RW_DriveMode_0
	mov		a,[Port_0_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_DriveMode_0 macro
macro SetLCD_1RW_DriveMode_0
	or		[Port_0_DriveMode_0_SHADE], 40h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_DriveMode_0 macro
macro ClearLCD_1RW_DriveMode_0
	and		[Port_0_DriveMode_0_SHADE], ~40h
	mov		a, [Port_0_DriveMode_0_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; LCD_1RW_DriveMode_1 access macros
;   GetLCD_1RW_DriveMode_1 macro, return in a
macro GetLCD_1RW_DriveMode_1
	mov		a,[Port_0_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_DriveMode_1 macro
macro SetLCD_1RW_DriveMode_1
	or		[Port_0_DriveMode_1_SHADE], 40h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_DriveMode_1 macro
macro ClearLCD_1RW_DriveMode_1
	and		[Port_0_DriveMode_1_SHADE], ~40h
	mov		a, [Port_0_DriveMode_1_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; XTAL_Out address and mask equates
XTAL_Out_Data_ADDR:	equ	4h
XTAL_Out_DriveMode_0_ADDR:	equ	104h
XTAL_Out_DriveMode_1_ADDR:	equ	105h
XTAL_Out_DriveMode_2_ADDR:	equ	7h
XTAL_Out_GlobalSelect_ADDR:	equ	6h
XTAL_Out_IntCtrl_0_ADDR:	equ	106h
XTAL_Out_IntCtrl_1_ADDR:	equ	107h
XTAL_Out_IntEn_ADDR:	equ	5h
XTAL_Out_MASK:	equ	1h
; XTAL_Out_Data access macros
;   GetXTAL_Out_Data macro, return in a
macro GetXTAL_Out_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 1h
endm
;   SetXTAL_Out_Data macro
macro SetXTAL_Out_Data
	or		[Port_1_Data_SHADE], 1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[XTAL_Out_Data_ADDR], a
endm
;   ClearXTAL_Out_Data macro
macro ClearXTAL_Out_Data
	and		[Port_1_Data_SHADE], ~1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[XTAL_Out_Data_ADDR], a
endm

; XTAL_In address and mask equates
XTAL_In_Data_ADDR:	equ	4h
XTAL_In_DriveMode_0_ADDR:	equ	104h
XTAL_In_DriveMode_1_ADDR:	equ	105h
XTAL_In_DriveMode_2_ADDR:	equ	7h
XTAL_In_GlobalSelect_ADDR:	equ	6h
XTAL_In_IntCtrl_0_ADDR:	equ	106h
XTAL_In_IntCtrl_1_ADDR:	equ	107h
XTAL_In_IntEn_ADDR:	equ	5h
XTAL_In_MASK:	equ	2h
; XTAL_In_Data access macros
;   GetXTAL_In_Data macro, return in a
macro GetXTAL_In_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 2h
endm
;   SetXTAL_In_Data macro
macro SetXTAL_In_Data
	or		[Port_1_Data_SHADE], 2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[XTAL_In_Data_ADDR], a
endm
;   ClearXTAL_In_Data macro
macro ClearXTAL_In_Data
	and		[Port_1_Data_SHADE], ~2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[XTAL_In_Data_ADDR], a
endm

; TXD address and mask equates
TXD_Data_ADDR:	equ	4h
TXD_DriveMode_0_ADDR:	equ	104h
TXD_DriveMode_1_ADDR:	equ	105h
TXD_DriveMode_2_ADDR:	equ	7h
TXD_GlobalSelect_ADDR:	equ	6h
TXD_IntCtrl_0_ADDR:	equ	106h
TXD_IntCtrl_1_ADDR:	equ	107h
TXD_IntEn_ADDR:	equ	5h
TXD_MASK:	equ	8h
; TXD_Data access macros
;   GetTXD_Data macro, return in a
macro GetTXD_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 8h
endm
;   SetTXD_Data macro
macro SetTXD_Data
	or		[Port_1_Data_SHADE], 8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[TXD_Data_ADDR], a
endm
;   ClearTXD_Data macro
macro ClearTXD_Data
	and		[Port_1_Data_SHADE], ~8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[TXD_Data_ADDR], a
endm

; SIPin address and mask equates
SIPin_Data_ADDR:	equ	4h
SIPin_DriveMode_0_ADDR:	equ	104h
SIPin_DriveMode_1_ADDR:	equ	105h
SIPin_DriveMode_2_ADDR:	equ	7h
SIPin_GlobalSelect_ADDR:	equ	6h
SIPin_IntCtrl_0_ADDR:	equ	106h
SIPin_IntCtrl_1_ADDR:	equ	107h
SIPin_IntEn_ADDR:	equ	5h
SIPin_MASK:	equ	20h
; SIPin_Data access macros
;   GetSIPin_Data macro, return in a
macro GetSIPin_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 20h
endm
;   SetSIPin_Data macro
macro SetSIPin_Data
	or		[Port_1_Data_SHADE], 20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SIPin_Data_ADDR], a
endm
;   ClearSIPin_Data macro
macro ClearSIPin_Data
	and		[Port_1_Data_SHADE], ~20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SIPin_Data_ADDR], a
endm

; CLKPin address and mask equates
CLKPin_Data_ADDR:	equ	4h
CLKPin_DriveMode_0_ADDR:	equ	104h
CLKPin_DriveMode_1_ADDR:	equ	105h
CLKPin_DriveMode_2_ADDR:	equ	7h
CLKPin_GlobalSelect_ADDR:	equ	6h
CLKPin_IntCtrl_0_ADDR:	equ	106h
CLKPin_IntCtrl_1_ADDR:	equ	107h
CLKPin_IntEn_ADDR:	equ	5h
CLKPin_MASK:	equ	80h
; CLKPin_Data access macros
;   GetCLKPin_Data macro, return in a
macro GetCLKPin_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 80h
endm
;   SetCLKPin_Data macro
macro SetCLKPin_Data
	or		[Port_1_Data_SHADE], 80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[CLKPin_Data_ADDR], a
endm
;   ClearCLKPin_Data macro
macro ClearCLKPin_Data
	and		[Port_1_Data_SHADE], ~80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[CLKPin_Data_ADDR], a
endm

; AGND address and mask equates
AGND_Data_ADDR:	equ	8h
AGND_DriveMode_0_ADDR:	equ	108h
AGND_DriveMode_1_ADDR:	equ	109h
AGND_DriveMode_2_ADDR:	equ	bh
AGND_GlobalSelect_ADDR:	equ	ah
AGND_IntCtrl_0_ADDR:	equ	10ah
AGND_IntCtrl_1_ADDR:	equ	10bh
AGND_IntEn_ADDR:	equ	9h
AGND_MASK:	equ	10h
