0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_MUX/2_MUX.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_MUX/2_MUX.srcs/sim_1/new/mux8_arr_tb.v,1732782789,verilog,,,,mux8_arr_tb,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_MUX/2_MUX.srcs/sim_1/new/mux_tb.v,1732781489,verilog,,,,mux_tb,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_MUX/2_MUX.srcs/sources_1/new/mux8.v,1732781090,verilog,,C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_MUX/2_MUX.srcs/sim_1/new/mux_tb.v,,mux8,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_MUX/2_MUX.srcs/sources_1/new/mux8_arr.v,1732782091,verilog,,C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_MUX/2_MUX.srcs/sim_1/new/mux8_arr_tb.v,,mux8_arr,,,,,,,,
