# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test_neuron.srcs/sources_1/imports/new/adder192.v" \
"../../../../test_neuron.srcs/sources_1/imports/new/mac191.v" \
"../../../../test_neuron.srcs/sources_1/new/rx.v" \
"../../../../test_neuron.srcs/sources_1/new/simple_neuron_plus.v" \
"../../../../test_neuron.srcs/sources_1/new/single_rx.v" \
"../../../../test_neuron.srcs/sources_1/new/test_top.v" \
"../../../../test_neuron.srcs/sources_1/new/tx.v" \
"../../../../test_neuron.srcs/sim_1/new/test_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
