Classic Timing Analyzer report for Comparacao
Mon Apr 18 14:34:51 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.451 ns   ; a[0] ; igual ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 10.451 ns       ; a[0] ; igual ;
; N/A   ; None              ; 10.365 ns       ; b[7] ; igual ;
; N/A   ; None              ; 10.327 ns       ; b[2] ; igual ;
; N/A   ; None              ; 10.325 ns       ; a[2] ; igual ;
; N/A   ; None              ; 10.245 ns       ; a[7] ; igual ;
; N/A   ; None              ; 10.126 ns       ; a[3] ; igual ;
; N/A   ; None              ; 10.120 ns       ; b[1] ; igual ;
; N/A   ; None              ; 10.045 ns       ; b[3] ; igual ;
; N/A   ; None              ; 9.895 ns        ; a[1] ; igual ;
; N/A   ; None              ; 9.879 ns        ; a[6] ; igual ;
; N/A   ; None              ; 9.877 ns        ; a[0] ; menor ;
; N/A   ; None              ; 9.839 ns        ; a[4] ; igual ;
; N/A   ; None              ; 9.827 ns        ; b[0] ; igual ;
; N/A   ; None              ; 9.807 ns        ; b[4] ; igual ;
; N/A   ; None              ; 9.774 ns        ; a[0] ; maior ;
; N/A   ; None              ; 9.702 ns        ; b[5] ; igual ;
; N/A   ; None              ; 9.684 ns        ; b[7] ; maior ;
; N/A   ; None              ; 9.641 ns        ; b[2] ; maior ;
; N/A   ; None              ; 9.639 ns        ; a[2] ; maior ;
; N/A   ; None              ; 9.593 ns        ; a[5] ; igual ;
; N/A   ; None              ; 9.564 ns        ; a[7] ; maior ;
; N/A   ; None              ; 9.482 ns        ; b[6] ; igual ;
; N/A   ; None              ; 9.440 ns        ; a[3] ; maior ;
; N/A   ; None              ; 9.434 ns        ; b[1] ; maior ;
; N/A   ; None              ; 9.364 ns        ; b[1] ; menor ;
; N/A   ; None              ; 9.359 ns        ; b[3] ; maior ;
; N/A   ; None              ; 9.321 ns        ; a[1] ; menor ;
; N/A   ; None              ; 9.282 ns        ; b[7] ; menor ;
; N/A   ; None              ; 9.253 ns        ; b[0] ; menor ;
; N/A   ; None              ; 9.218 ns        ; a[1] ; maior ;
; N/A   ; None              ; 9.198 ns        ; a[6] ; maior ;
; N/A   ; None              ; 9.162 ns        ; a[7] ; menor ;
; N/A   ; None              ; 9.151 ns        ; a[4] ; maior ;
; N/A   ; None              ; 9.150 ns        ; b[0] ; maior ;
; N/A   ; None              ; 9.120 ns        ; b[4] ; maior ;
; N/A   ; None              ; 9.050 ns        ; b[2] ; menor ;
; N/A   ; None              ; 9.049 ns        ; a[2] ; menor ;
; N/A   ; None              ; 9.021 ns        ; b[5] ; maior ;
; N/A   ; None              ; 8.975 ns        ; b[3] ; menor ;
; N/A   ; None              ; 8.912 ns        ; a[5] ; maior ;
; N/A   ; None              ; 8.882 ns        ; a[4] ; menor ;
; N/A   ; None              ; 8.849 ns        ; a[3] ; menor ;
; N/A   ; None              ; 8.848 ns        ; b[4] ; menor ;
; N/A   ; None              ; 8.801 ns        ; b[6] ; maior ;
; N/A   ; None              ; 8.796 ns        ; a[6] ; menor ;
; N/A   ; None              ; 8.619 ns        ; b[5] ; menor ;
; N/A   ; None              ; 8.510 ns        ; a[5] ; menor ;
; N/A   ; None              ; 8.399 ns        ; b[6] ; menor ;
+-------+-------------------+-----------------+------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 18 14:34:51 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Comparacao -c Comparacao --timing_analysis_only
Info: Longest tpd from source pin "a[0]" to destination pin "igual" is 10.451 ns
    Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 2; PIN Node = 'a[0]'
    Info: 2: + IC(4.873 ns) + CELL(0.228 ns) = 5.968 ns; Loc. = LCCOMB_X30_Y6_N4; Fanout = 1; COMB Node = 'LessThan0~0'
    Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 6.219 ns; Loc. = LCCOMB_X30_Y6_N26; Fanout = 3; COMB Node = 'LessThan0~1'
    Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 6.499 ns; Loc. = LCCOMB_X30_Y6_N20; Fanout = 1; COMB Node = 'igual~0'
    Info: 5: + IC(1.954 ns) + CELL(1.998 ns) = 10.451 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'igual'
    Info: Total cell delay = 3.199 ns ( 30.61 % )
    Info: Total interconnect delay = 7.252 ns ( 69.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Mon Apr 18 14:34:51 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


