// Seed: 1659338663
module module_0 ();
  wire id_2;
  id_3(
      -1'b0
  );
  assign id_1[{-1{-1}}] = -1;
  wire id_4;
endmodule
module module_1 (
    input  tri   id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output wor   id_4,
    input  tri1  id_5
);
  wire id_7;
  rnmos (
      .id_0(-1'h0),
      .id_1(-1),
      .id_2(id_2),
      .id_3(1),
      .id_4(id_2),
      .id_5(-1'b0),
      .id_6(-1),
      .id_7(1 ? id_3 : 1 * id_0),
      .id_8(1)
  );
  module_0 modCall_1 ();
endmodule
