# Reading C:/Users/ASUS/Downloads/quatus/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do msim_setup.tcl 
# System_tb
# ./../
# C:/altera/13.0sp1/quartus/
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
#  ld 
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_irq_mapper
# 
# Top level modules:
# 	System_irq_mapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_rsp_xbar_mux_001
# 
# Top level modules:
# 	System_rsp_xbar_mux_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_rsp_xbar_mux
# 
# Top level modules:
# 	System_rsp_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_rsp_xbar_demux_001
# 
# Top level modules:
# 	System_rsp_xbar_demux_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_rsp_xbar_demux
# 
# Top level modules:
# 	System_rsp_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_cmd_xbar_mux_001
# 
# Top level modules:
# 	System_cmd_xbar_mux_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_cmd_xbar_mux
# 
# Top level modules:
# 	System_cmd_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_cmd_xbar_demux_002
# 
# Top level modules:
# 	System_cmd_xbar_demux_002
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_cmd_xbar_demux_001
# 
# Top level modules:
# 	System_cmd_xbar_demux_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_cmd_xbar_demux
# 
# Top level modules:
# 	System_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_id_router_004_default_decode
# -- Compiling module System_id_router_004
# 
# Top level modules:
# 	System_id_router_004
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_id_router_002_default_decode
# -- Compiling module System_id_router_002
# 
# Top level modules:
# 	System_id_router_002
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_id_router_001_default_decode
# -- Compiling module System_id_router_001
# 
# Top level modules:
# 	System_id_router_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_id_router_default_decode
# -- Compiling module System_id_router
# 
# Top level modules:
# 	System_id_router
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_addr_router_003_default_decode
# -- Compiling module System_addr_router_003
# 
# Top level modules:
# 	System_addr_router_003
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_addr_router_002_default_decode
# -- Compiling module System_addr_router_002
# 
# Top level modules:
# 	System_addr_router_002
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_addr_router_001_default_decode
# -- Compiling module System_addr_router_001
# 
# Top level modules:
# 	System_addr_router_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_addr_router_default_decode
# -- Compiling module System_addr_router
# 
# Top level modules:
# 	System_addr_router
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DMAFinal
# 
# Top level modules:
# 	DMAFinal
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control_slave
# 
# Top level modules:
# 	control_slave
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module read_master
# 
# Top level modules:
# 	read_master
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module write_master
# 
# Top level modules:
# 	write_master
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_onchip_memory2_1
# 
# Top level modules:
# 	System_onchip_memory2_1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_jtag_uart_0_sim_scfifo_w
# -- Compiling module System_jtag_uart_0_scfifo_w
# -- Compiling module System_jtag_uart_0_sim_scfifo_r
# -- Compiling module System_jtag_uart_0_scfifo_r
# -- Compiling module System_jtag_uart_0
# 
# Top level modules:
# 	System_jtag_uart_0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_nios2_qsys_0_register_bank_a_module
# -- Compiling module System_nios2_qsys_0_register_bank_b_module
# -- Compiling module System_nios2_qsys_0_nios2_oci_debug
# -- Compiling module System_nios2_qsys_0_ociram_sp_ram_module
# -- Compiling module System_nios2_qsys_0_nios2_ocimem
# -- Compiling module System_nios2_qsys_0_nios2_avalon_reg
# -- Compiling module System_nios2_qsys_0_nios2_oci_break
# -- Compiling module System_nios2_qsys_0_nios2_oci_xbrk
# -- Compiling module System_nios2_qsys_0_nios2_oci_dbrk
# -- Compiling module System_nios2_qsys_0_nios2_oci_itrace
# -- Compiling module System_nios2_qsys_0_nios2_oci_td_mode
# -- Compiling module System_nios2_qsys_0_nios2_oci_dtrace
# -- Compiling module System_nios2_qsys_0_nios2_oci_compute_tm_count
# -- Compiling module System_nios2_qsys_0_nios2_oci_fifowp_inc
# -- Compiling module System_nios2_qsys_0_nios2_oci_fifocount_inc
# -- Compiling module System_nios2_qsys_0_nios2_oci_fifo
# -- Compiling module System_nios2_qsys_0_nios2_oci_pib
# -- Compiling module System_nios2_qsys_0_nios2_oci_im
# -- Compiling module System_nios2_qsys_0_nios2_performance_monitors
# -- Compiling module System_nios2_qsys_0_nios2_oci
# -- Compiling module System_nios2_qsys_0
# 
# Top level modules:
# 	System_nios2_qsys_0_nios2_performance_monitors
# 	System_nios2_qsys_0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_nios2_qsys_0_jtag_debug_module_sysclk
# 
# Top level modules:
# 	System_nios2_qsys_0_jtag_debug_module_sysclk
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_nios2_qsys_0_jtag_debug_module_tck
# 
# Top level modules:
# 	System_nios2_qsys_0_jtag_debug_module_tck
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_nios2_qsys_0_jtag_debug_module_wrapper
# 
# Top level modules:
# 	System_nios2_qsys_0_jtag_debug_module_wrapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_nios2_qsys_0_oci_test_bench
# 
# Top level modules:
# 	System_nios2_qsys_0_oci_test_bench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_nios2_qsys_0_test_bench
# 
# Top level modules:
# 	System_nios2_qsys_0_test_bench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_onchip_memory2_0
# 
# Top level modules:
# 	System_onchip_memory2_0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System
# 
# Top level modules:
# 	System
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module System_tb
# 
# Top level modules:
# 	System_tb
# [exec] elab 
# vsim -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L irq_mapper -L rsp_xbar_mux_001 -L rsp_xbar_mux -L rsp_xbar_demux_001 -L rsp_xbar_demux -L cmd_xbar_mux_001 -L cmd_xbar_mux -L cmd_xbar_demux_002 -L cmd_xbar_demux_001 -L cmd_xbar_demux -L rst_controller -L id_router_004 -L id_router_002 -L id_router_001 -L id_router -L addr_router_003 -L addr_router_002 -L addr_router_001 -L addr_router -L nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo -L nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent -L nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent -L nios2_qsys_0_jtag_debug_module_translator -L nios2_qsys_0_instruction_master_translator -L DMA_0 -L onchip_memory2_1 -L jtag_uart_0 -L nios2_qsys_0 -L onchip_memory2_0 -L System_inst_dma_debug_wm_done_bfm -L System_inst_reset_bfm -L System_inst_clk_bfm -L System_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -t ps -G/System_tb/System_inst/onchip_memory2_0/INIT_FILE=\"System_onchip_memory2_0.hex\" -G/System_tb/System_inst/onchip_memory2_1/INIT_FILE=\"System_onchip_memory2_1.hex\" System_tb 
# Loading work.System_tb
# Loading System_inst.System
# Loading onchip_memory2_0.System_onchip_memory2_0
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading nios2_qsys_0.System_nios2_qsys_0
# Loading nios2_qsys_0.System_nios2_qsys_0_test_bench
# Loading nios2_qsys_0.System_nios2_qsys_0_register_bank_a_module
# Loading nios2_qsys_0.System_nios2_qsys_0_register_bank_b_module
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_ocimem
# Loading nios2_qsys_0.System_nios2_qsys_0_ociram_sp_ram_module
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_avalon_reg
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_break
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_xbrk
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_dbrk
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_itrace
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_dtrace
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_td_mode
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_fifo
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_compute_tm_count
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_fifowp_inc
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_fifocount_inc
# Loading nios2_qsys_0.System_nios2_qsys_0_oci_test_bench
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_pib
# Loading nios2_qsys_0.System_nios2_qsys_0_nios2_oci_im
# Loading nios2_qsys_0.System_nios2_qsys_0_jtag_debug_module_wrapper
# Loading nios2_qsys_0.System_nios2_qsys_0_jtag_debug_module_tck
# Loading nios2_qsys_0.System_nios2_qsys_0_jtag_debug_module_sysclk
# Loading jtag_uart_0.System_jtag_uart_0
# Loading jtag_uart_0.System_jtag_uart_0_scfifo_w
# Loading jtag_uart_0.System_jtag_uart_0_sim_scfifo_w
# Loading jtag_uart_0.System_jtag_uart_0_scfifo_r
# Loading jtag_uart_0.System_jtag_uart_0_sim_scfifo_r
# Loading onchip_memory2_1.System_onchip_memory2_1
# Loading DMA_0.DMAFinal
# Loading DMA_0.control_slave
# Loading DMA_0.write_master
# Loading DMA_0.read_master
# Loading DMA_0.FIFO
# Loading sv_std.std
# Loading nios2_qsys_0_instruction_master_translator.altera_merlin_master_translator
# Loading nios2_qsys_0_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading addr_router.System_addr_router
# Loading addr_router.System_addr_router_default_decode
# Loading addr_router_001.System_addr_router_001
# Loading addr_router_001.System_addr_router_001_default_decode
# Loading addr_router_002.System_addr_router_002
# Loading addr_router_002.System_addr_router_002_default_decode
# Loading addr_router_003.System_addr_router_003
# Loading addr_router_003.System_addr_router_003_default_decode
# Loading id_router.System_id_router
# Loading id_router.System_id_router_default_decode
# Loading id_router_001.System_id_router_001
# Loading id_router_001.System_id_router_001_default_decode
# Loading id_router_002.System_id_router_002
# Loading id_router_002.System_id_router_002_default_decode
# Loading id_router_004.System_id_router_004
# Loading id_router_004.System_id_router_004_default_decode
# Loading rst_controller.altera_reset_controller
# Loading cmd_xbar_demux.System_cmd_xbar_demux
# Loading cmd_xbar_demux_001.System_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.System_cmd_xbar_demux_002
# Loading cmd_xbar_mux.System_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.System_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.System_rsp_xbar_demux
# Loading rsp_xbar_demux_001.System_rsp_xbar_demux_001
# Loading rsp_xbar_mux.System_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.System_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading irq_mapper.System_irq_mapper
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading System_inst_clk_bfm.altera_avalon_clock_source
# Loading System_inst_reset_bfm.altera_avalon_reset_source
# Loading System_inst_dma_debug_wm_done_bfm.altera_conduit_bfm
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# 
# ** Warning: (vsim-3017) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Too few port connections. Expected 23, found 7.
# 
#         Region: /System_tb/system_inst/onchip_memory2_0/the_altsyncram
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'wren_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'rden_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'rden_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'data_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'address_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'clocken1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'clocken2'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'clocken3'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'aclr0'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'byteena_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'addressstall_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'addressstall_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'q_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# ** Warning: (vsim-3017) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Too few port connections. Expected 23, found 6.
# 
#         Region: /System_tb/system_inst/nios2_qsys_0/System_nios2_qsys_0_register_bank_a/the_altsyncram
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'wren_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'rden_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'rden_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'data_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'clocken0'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'clocken1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'clocken2'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'clocken3'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'aclr0'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'byteena_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'byteena_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'addressstall_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'addressstall_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'q_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(55): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# ** Warning: (vsim-3017) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Too few port connections. Expected 23, found 6.
# 
#         Region: /System_tb/system_inst/nios2_qsys_0/System_nios2_qsys_0_register_bank_b/the_altsyncram
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'wren_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'rden_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'rden_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'data_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'clocken0'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'clocken1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'clocken2'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'clocken3'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'aclr0'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'byteena_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'byteena_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'addressstall_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'addressstall_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'q_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(118): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# ** Warning: (vsim-3017) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Too few port connections. Expected 23, found 6.
# 
#         Region: /System_tb/system_inst/nios2_qsys_0/the_System_nios2_qsys_0_nios2_oci/the_System_nios2_qsys_0_nios2_ocimem/System_nios2_qsys_0_ociram_sp_ram/the_altsyncram
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'data_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'address_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'q_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# ** Warning: (vsim-3015) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(2937): [PCDPC] - Port size (16 or 16) does not match connection size (38) for port 'jdo'. The port definition is at: E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_nios2_qsys_0.v(1307).
# 
#         Region: /System_tb/system_inst/nios2_qsys_0/the_System_nios2_qsys_0_nios2_oci/the_System_nios2_qsys_0_nios2_oci_itrace
# ** Warning: (vsim-3017) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System.v(557): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /System_tb/system_inst/jtag_uart_0
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System.v(557): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System.v(557): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3017) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Too few port connections. Expected 23, found 7.
# 
#         Region: /System_tb/system_inst/onchip_memory2_1/the_altsyncram
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'wren_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'rden_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'rden_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'data_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'address_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'clocken1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'clocken2'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'clocken3'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'aclr0'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'byteena_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'addressstall_a'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'addressstall_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'q_b'.
# 
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/System_onchip_memory2_1.v(66): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# ** Warning: (vsim-3017) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/System_tb.v(38): [TFMPC] - Too few port connections. Expected 4, found 3.
# 
#         Region: /System_tb/system_inst_dma_debug_wm_done_bfm
# ** Warning: (vsim-3722) E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/System_tb.v(38): [TFMPC] - Missing connection for port 'reset_n'.
# 
# ** Warning: Design size of 85 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
#   
add wave -position insertpoint sim:/System_tb/system_inst/dma_0/*
run 5ms
#                    0: INFO: System_tb.system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: System_tb.system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: System_tb.system_inst_clk_bfm.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: System_tb.system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: System_tb.system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: System_tb.system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: System_tb.system_inst_reset_bfm.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: System_tb.system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: System_tb.system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: System_tb.system_inst_reset_bfm.reset_assert: Reset asserted
#               990000: INFO: System_tb.system_inst_reset_bfm.reset_deassert: Reset deasserted
# Byte 0 = 0 
# Byte 1 = 1 
# Byte 2 = 2 
# Byte 3 = 3 
# Byte 4 = 4 
# Byte 5 = 5 
# Byte 6 = 6 
# Byte 7 = 7 
# Byte 8 = 8 
# Byte 9 = 9 
# Byte 10 = 10 
# Byte 11 = 11 
# Byte 12 = 12 
Byte 