 
****************************************
Report : qor
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Tue Oct  6 17:56:23 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.31
  Critical Path Slack:           5.93
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          4.24
  Critical Path Slack:           5.06
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          9.49
  Critical Path Slack:           0.00
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.09
  Critical Path Slack:           5.50
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4689
  Leaf Cell Count:              26433
  Buf/Inv Cell Count:            2698
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21053
  Sequential Cell Count:         5380
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    51663.690302
  Noncombinational Area: 38016.663074
  Buf/Inv Area:           1924.675213
  Net Area:                  0.243590
  -----------------------------------
  Cell Area:             89680.353377
  Design Area:           89680.596967


  Design Rules
  -----------------------------------
  Total Number of Nets:         31198
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   24.69
  Logic Optimization:                 28.23
  Mapping Optimization:               61.15
  -----------------------------------------
  Overall Compile Time:              154.83
  Overall Compile Wall Clock Time:   185.97

1
