$comment
	File created using the following command:
		vcd file aula04.msim.vcd -direction
$end
$date
	Sun Sep 17 12:02:48 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula04_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " Entrada_ULA_B [7] $end
$var wire 1 # Entrada_ULA_B [6] $end
$var wire 1 $ Entrada_ULA_B [5] $end
$var wire 1 % Entrada_ULA_B [4] $end
$var wire 1 & Entrada_ULA_B [3] $end
$var wire 1 ' Entrada_ULA_B [2] $end
$var wire 1 ( Entrada_ULA_B [1] $end
$var wire 1 ) Entrada_ULA_B [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 PC_OUT [2] $end
$var wire 1 9 PC_OUT [1] $end
$var wire 1 : PC_OUT [0] $end
$var wire 1 ; SinaisControleOut [5] $end
$var wire 1 < SinaisControleOut [4] $end
$var wire 1 = SinaisControleOut [3] $end
$var wire 1 > SinaisControleOut [2] $end
$var wire 1 ? SinaisControleOut [1] $end
$var wire 1 @ SinaisControleOut [0] $end

$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var wire 1 D devoe $end
$var wire 1 E devclrn $end
$var wire 1 F devpor $end
$var wire 1 G ww_devoe $end
$var wire 1 H ww_devclrn $end
$var wire 1 I ww_devpor $end
$var wire 1 J ww_CLOCK_50 $end
$var wire 1 K ww_KEY [3] $end
$var wire 1 L ww_KEY [2] $end
$var wire 1 M ww_KEY [1] $end
$var wire 1 N ww_KEY [0] $end
$var wire 1 O ww_PC_OUT [2] $end
$var wire 1 P ww_PC_OUT [1] $end
$var wire 1 Q ww_PC_OUT [0] $end
$var wire 1 R ww_LEDR [9] $end
$var wire 1 S ww_LEDR [8] $end
$var wire 1 T ww_LEDR [7] $end
$var wire 1 U ww_LEDR [6] $end
$var wire 1 V ww_LEDR [5] $end
$var wire 1 W ww_LEDR [4] $end
$var wire 1 X ww_LEDR [3] $end
$var wire 1 Y ww_LEDR [2] $end
$var wire 1 Z ww_LEDR [1] $end
$var wire 1 [ ww_LEDR [0] $end
$var wire 1 \ ww_Entrada_ULA_B [7] $end
$var wire 1 ] ww_Entrada_ULA_B [6] $end
$var wire 1 ^ ww_Entrada_ULA_B [5] $end
$var wire 1 _ ww_Entrada_ULA_B [4] $end
$var wire 1 ` ww_Entrada_ULA_B [3] $end
$var wire 1 a ww_Entrada_ULA_B [2] $end
$var wire 1 b ww_Entrada_ULA_B [1] $end
$var wire 1 c ww_Entrada_ULA_B [0] $end
$var wire 1 d ww_SinaisControleOut [5] $end
$var wire 1 e ww_SinaisControleOut [4] $end
$var wire 1 f ww_SinaisControleOut [3] $end
$var wire 1 g ww_SinaisControleOut [2] $end
$var wire 1 h ww_SinaisControleOut [1] $end
$var wire 1 i ww_SinaisControleOut [0] $end
$var wire 1 j \CLOCK_50~input_o\ $end
$var wire 1 k \KEY[1]~input_o\ $end
$var wire 1 l \KEY[2]~input_o\ $end
$var wire 1 m \KEY[3]~input_o\ $end
$var wire 1 n \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 o \KEY[0]~input_o\ $end
$var wire 1 p \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 q \PC|DOUT[0]~2_combout\ $end
$var wire 1 r \PC|DOUT[1]~0_combout\ $end
$var wire 1 s \PC|DOUT[2]~1_combout\ $end
$var wire 1 t \ROM1|memROM~1_combout\ $end
$var wire 1 u \RAM1|ram~25_q\ $end
$var wire 1 v \RAM1|ram~89_combout\ $end
$var wire 1 w \RAM1|ram~17_q\ $end
$var wire 1 x \RAM1|ram~81_combout\ $end
$var wire 1 y \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 z \ROM1|memROM~0_combout\ $end
$var wire 1 { \DECODER1|saida~1_combout\ $end
$var wire 1 | \ULA1|Add0~34_cout\ $end
$var wire 1 } \ULA1|Add0~1_sumout\ $end
$var wire 1 ~ \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 !! \DECODER1|Equal0~0_combout\ $end
$var wire 1 "! \ROM1|memROM~2_combout\ $end
$var wire 1 #! \RAM1|ram~26_q\ $end
$var wire 1 $! \RAM1|ram~18_q\ $end
$var wire 1 %! \RAM1|ram~82_combout\ $end
$var wire 1 &! \ULA1|Add0~2\ $end
$var wire 1 '! \ULA1|Add0~5_sumout\ $end
$var wire 1 (! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 )! \ROM1|memROM~3_combout\ $end
$var wire 1 *! \RAM1|ram~27_q\ $end
$var wire 1 +! \RAM1|ram~19_q\ $end
$var wire 1 ,! \RAM1|ram~83_combout\ $end
$var wire 1 -! \ULA1|Add0~6\ $end
$var wire 1 .! \ULA1|Add0~9_sumout\ $end
$var wire 1 /! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 0! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 1! \REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 2! \RAM1|ram~20_q\ $end
$var wire 1 3! \RAM1|ram~28_q\ $end
$var wire 1 4! \RAM1|ram~84_combout\ $end
$var wire 1 5! \ULA1|Add0~10\ $end
$var wire 1 6! \ULA1|Add0~13_sumout\ $end
$var wire 1 7! \RAM1|ram~29_q\ $end
$var wire 1 8! \RAM1|ram~21_q\ $end
$var wire 1 9! \RAM1|ram~85_combout\ $end
$var wire 1 :! \ULA1|Add0~14\ $end
$var wire 1 ;! \ULA1|Add0~17_sumout\ $end
$var wire 1 <! \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 =! \RAM1|ram~30_q\ $end
$var wire 1 >! \RAM1|ram~22_q\ $end
$var wire 1 ?! \RAM1|ram~86_combout\ $end
$var wire 1 @! \ULA1|Add0~18\ $end
$var wire 1 A! \ULA1|Add0~21_sumout\ $end
$var wire 1 B! \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 C! \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 D! \REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 E! \RAM1|ram~31_q\ $end
$var wire 1 F! \RAM1|ram~23_q\ $end
$var wire 1 G! \RAM1|ram~87_combout\ $end
$var wire 1 H! \ULA1|Add0~22\ $end
$var wire 1 I! \ULA1|Add0~25_sumout\ $end
$var wire 1 J! \RAM1|ram~24_q\ $end
$var wire 1 K! \RAM1|ram~32_q\ $end
$var wire 1 L! \RAM1|ram~88_combout\ $end
$var wire 1 M! \ULA1|Add0~26\ $end
$var wire 1 N! \ULA1|Add0~29_sumout\ $end
$var wire 1 O! \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 P! \DECODER1|Equal0~1_combout\ $end
$var wire 1 Q! \DECODER1|saida~0_combout\ $end
$var wire 1 R! \REGA|DOUT\ [7] $end
$var wire 1 S! \REGA|DOUT\ [6] $end
$var wire 1 T! \REGA|DOUT\ [5] $end
$var wire 1 U! \REGA|DOUT\ [4] $end
$var wire 1 V! \REGA|DOUT\ [3] $end
$var wire 1 W! \REGA|DOUT\ [2] $end
$var wire 1 X! \REGA|DOUT\ [1] $end
$var wire 1 Y! \REGA|DOUT\ [0] $end
$var wire 1 Z! \PC|DOUT\ [2] $end
$var wire 1 [! \PC|DOUT\ [1] $end
$var wire 1 \! \PC|DOUT\ [0] $end
$var wire 1 ]! \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 ^! \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 _! \RAM1|ALT_INV_ram~88_combout\ $end
$var wire 1 `! \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 a! \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 b! \RAM1|ALT_INV_ram~87_combout\ $end
$var wire 1 c! \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 d! \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 e! \RAM1|ALT_INV_ram~86_combout\ $end
$var wire 1 f! \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 g! \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 h! \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 i! \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 j! \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 k! \RAM1|ALT_INV_ram~84_combout\ $end
$var wire 1 l! \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 m! \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 n! \RAM1|ALT_INV_ram~83_combout\ $end
$var wire 1 o! \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 p! \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 q! \RAM1|ALT_INV_ram~82_combout\ $end
$var wire 1 r! \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 s! \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 t! \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 u! \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 v! \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 w! \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 x! \DECODER1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 y! \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 z! \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 {! \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 |! \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 }! \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 ~! \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 !" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 "" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 #" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 $" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 %" \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0A
1B
xC
1D
1E
1F
1G
1H
1I
xJ
xj
xk
xl
xm
xn
1o
1p
1q
0r
0s
0t
0u
0v
0w
0x
0y
1z
1{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
1&!
0'!
0(!
1)!
0*!
0+!
0,!
1-!
1.!
1/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
1I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0]!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
1m!
1n!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
1v!
0w!
1x!
x*
x+
x,
1-
xK
xL
xM
1N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
1a
0b
0c
1d
1e
1f
0g
0h
0i
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
0"
0#
0$
0%
0&
1'
0(
0)
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
1;
1<
1=
0>
0?
0@
$end
#10000
0-
0N
0o
0p
#20000
1-
1N
1o
1p
1\!
1W!
0#"
0{!
0q
1r
1t
0z
0{
0)!
1P!
0.!
15!
1]!
1w!
1Y
1Q
06!
1:!
0/!
1.!
15
1:
0;!
1@!
1i
0e
0R
0f
0d
0A!
1H!
1@
0=
0<
0;
0.
0a
0I!
1M!
0'
0N!
#30000
0-
0N
0o
0p
#40000
1-
1N
1o
1p
0\!
1[!
1*!
0o!
0z!
1{!
1q
1z
0P!
0t
1y
1{
1}
0&!
1"!
0^!
0w!
1P
0Q
1'!
0-!
1(!
0'!
0:
19
0.!
1e
1c
0i
1R
1f
1d
0@
1=
1<
1;
1)
1.
1b
1(
#50000
0-
0N
0o
0p
#60000
1-
1N
1o
1p
1\!
1Y!
1~
1X!
0W!
1#"
0$"
0%"
0{!
0q
0r
1s
1v
0y
0z
0{
0"!
1P!
1&!
1'!
1.!
05!
1^!
1w!
0Y
1Z
1[
1Q
16!
0:!
0'!
1-!
0(!
1'!
17
16
05
1:
0.!
15!
1;!
0@!
1i
0e
0R
0f
0d
0c
1A!
0H!
06!
1:!
1@
0=
0<
0;
0.
0)
0b
0;!
1@!
1I!
0M!
0(
1N!
0A!
1H!
0I!
1M!
0N!
#70000
0-
0N
0o
0p
#80000
1-
1N
1o
1p
0\!
0[!
1Z!
1w
1$!
0s!
0v!
0y!
1z!
1{!
1q
0v
1{
0|
0}
1!!
16!
0:!
1;!
0@!
1A!
0H!
1I!
0M!
1N!
0P!
1Q!
1x
1%!
0q!
0t!
0x!
1O
0P
0Q
0N!
0I!
0A!
0;!
1}
0&!
1.!
05!
1y
0}
1&!
1(!
0:
09
18
0'!
1h
0i
1S
1g
1e
1'!
06!
0@
1?
1>
1<
1/
1b
1c
1)
1(
#90000
0-
0N
0o
0p
#100000
1-
1N
1o
1p
1\!
0Y!
0~
1W!
0#"
1%"
0{!
0q
1r
1}
0&!
0.!
15!
1Y
0[
1Q
16!
0'!
07
15
1:
#110000
0-
0N
0o
0p
#120000
1-
1N
1o
1p
0\!
1[!
1Y!
1~
0X!
0W!
11!
1V!
0""
1#"
1$"
0%"
0z!
1{!
1q
0x
1|
0!!
0%!
1,!
1;!
1A!
1I!
1N!
1'!
0-!
1.!
05!
1:!
0n!
1q!
1x!
1t!
1X
0Y
0Z
1[
1P
0Q
0;!
1@!
06!
0.!
0}
1&!
0y
1}
0(!
1/!
17
06
05
14
0:
19
0'!
1-!
0A!
1H!
0S
0g
0I!
1M!
1.!
0/
0>
1a
0b
0c
0N!
0)
0(
1'
#130000
0-
0N
0o
0p
#140000
1-
1N
1o
1p
1\!
1W!
01!
0V!
1""
0#"
0{!
0q
0r
0s
1x
0{
1%!
0,!
0Q!
0.!
15!
16!
0:!
1n!
0q!
0t!
0X
1Y
1Q
1;!
0@!
06!
1:!
1y
0}
1'!
0-!
1(!
1.!
0/!
15
04
1:
0;!
1@!
1A!
0H!
0h
0e
0.!
1I!
0M!
0A!
1H!
0?
0<
0a
1b
1c
0I!
1M!
1N!
1)
1(
0'
0N!
#150000
0-
0N
0o
0p
#160000
