NAME,Rank,Byte,Nibble,Bit,READWRITE
cal_version_rtl,0,0,0,0,R
cal_version_c_mb,0,0,0,0,R
xsdb_brams,0,0,0,0,R
config_information_0,0,0,0,0,R
config_information_1,0,0,0,0,R
config_information_2,0,0,0,0,R
config_information_3,0,0,0,0,R
config_information_4,0,0,0,0,R
config_information_5,0,0,0,0,R
config_information_6,0,0,0,0,R
config_information_7,0,0,0,0,R
config_information_8,0,0,0,0,R
config_information_9,0,0,0,0,R
config_information_10,0,0,0,0,R
config_information_11,0,0,0,0,R
config_information_12,0,0,0,0,R
config_information_13,0,0,0,0,R
config_information_14,0,0,0,0,R
config_information_15,0,0,0,0,R
config_information_16,0,0,0,0,R
config_information_17,0,0,0,0,R
config_information_18,0,0,0,0,R
config_information_19,0,0,0,0,R
config_information_20,0,0,0,0,R
config_information_21,0,0,0,0,R
config_information_22,0,0,0,0,R
config_information_23,0,0,0,0,R
config_information_24,0,0,0,0,R
config_information_25,0,0,0,0,R
config_information_26,0,0,0,0,R
config_information_27,0,0,0,0,R
config_information_28,0,0,0,0,R
config_information_29,0,0,0,0,R
config_information_30,0,0,0,0,R
config_information_31,0,0,0,0,R
config_information_32,0,0,0,0,R
mr0_0,0,0,0,0,R
mr0_1,0,0,0,0,R
mr1_0,0,0,0,0,R
mr1_1,0,0,0,0,R
mr2_0,0,0,0,0,R
mr2_1,0,0,0,0,R
mr3_0,0,0,0,0,R
mr3_1,0,0,0,0,R
mr4_0,0,0,0,0,R
mr4_1,0,0,0,0,R
mr5_0,0,0,0,0,R
mr5_1,0,0,0,0,R
mr6_0,0,0,0,0,R
mr6_1,0,0,0,0,R
memory_code_name,0,0,0,0,R
memory_frequency_0,0,0,0,0,R
memory_frequency_1,0,0,0,0,R
memory_module_type,0,0,0,0,R
memory_voltage,0,0,0,0,R
pll_m,0,0,0,0,R
pll_d,0,0,0,0,R
mmcm_m,0,0,0,0,R
mmcm_d,0,0,0,0,R
controller_info,0,0,0,0,R
ddr_pre_cal_status,0,0,0,0,R
ddr_post_cal_status_0,0,0,0,0,R
ddr_post_cal_status_1,0,0,0,0,R
ddr_post_cal_status_2,0,0,0,0,R
cal_status_size,0,0,0,0,R
ddr_cal_status_rank0_0,0,0,0,0,R
ddr_cal_status_rank0_1,0,0,0,0,R
ddr_cal_status_rank0_2,0,0,0,0,R
ddr_cal_status_rank0_3,0,0,0,0,R
ddr_cal_status_rank0_4,0,0,0,0,R
ddr_cal_status_rank0_5,0,0,0,0,R
ddr_cal_status_rank0_6,0,0,0,0,R
ddr_cal_status_rank1_0,0,0,0,0,R
ddr_cal_status_rank1_1,0,0,0,0,R
ddr_cal_status_rank1_2,0,0,0,0,R
ddr_cal_status_rank1_3,0,0,0,0,R
ddr_cal_status_rank1_4,0,0,0,0,R
ddr_cal_status_rank1_5,0,0,0,0,R
ddr_cal_status_rank1_6,0,0,0,0,R
ddr_cal_status_rank2_0,0,0,0,0,R
ddr_cal_status_rank2_1,0,0,0,0,R
ddr_cal_status_rank2_2,0,0,0,0,R
ddr_cal_status_rank2_3,0,0,0,0,R
ddr_cal_status_rank2_4,0,0,0,0,R
ddr_cal_status_rank2_5,0,0,0,0,R
ddr_cal_status_rank2_6,0,0,0,0,R
ddr_cal_status_rank3_0,0,0,0,0,R
ddr_cal_status_rank3_1,0,0,0,0,R
ddr_cal_status_rank3_2,0,0,0,0,R
ddr_cal_status_rank3_3,0,0,0,0,R
ddr_cal_status_rank3_4,0,0,0,0,R
ddr_cal_status_rank3_5,0,0,0,0,R
ddr_cal_status_rank3_6,0,0,0,0,R
ddr_cal_error_0,0,0,0,0,R
ddr_cal_error_1,0,0,0,0,R
ddr_cal_error_code,0,0,0,0,R
bus_data_burst_0_bit_0,0,0,0,0,R
bus_data_burst_0_bit_1,0,0,0,0,R
bus_data_burst_0_bit_2,0,0,0,0,R
bus_data_burst_0_bit_3,0,0,0,0,R
bus_data_burst_0_bit_4,0,0,0,0,R
bus_data_burst_0_bit_5,0,0,0,0,R
bus_data_burst_0_bit_6,0,0,0,0,R
bus_data_burst_0_bit_7,0,0,0,0,R
bus_data_burst_1_bit_0,0,0,0,0,R
bus_data_burst_1_bit_1,0,0,0,0,R
bus_data_burst_1_bit_2,0,0,0,0,R
bus_data_burst_1_bit_3,0,0,0,0,R
bus_data_burst_1_bit_4,0,0,0,0,R
bus_data_burst_1_bit_5,0,0,0,0,R
bus_data_burst_1_bit_6,0,0,0,0,R
bus_data_burst_1_bit_7,0,0,0,0,R
bus_data_burst_2_bit_0,0,0,0,0,R
bus_data_burst_2_bit_1,0,0,0,0,R
bus_data_burst_2_bit_2,0,0,0,0,R
bus_data_burst_2_bit_3,0,0,0,0,R
bus_data_burst_2_bit_4,0,0,0,0,R
bus_data_burst_2_bit_5,0,0,0,0,R
bus_data_burst_2_bit_6,0,0,0,0,R
bus_data_burst_2_bit_7,0,0,0,0,R
bus_data_burst_3_bit_0,0,0,0,0,R
bus_data_burst_3_bit_1,0,0,0,0,R
bus_data_burst_3_bit_2,0,0,0,0,R
bus_data_burst_3_bit_3,0,0,0,0,R
bus_data_burst_3_bit_4,0,0,0,0,R
bus_data_burst_3_bit_5,0,0,0,0,R
bus_data_burst_3_bit_6,0,0,0,0,R
bus_data_burst_3_bit_7,0,0,0,0,R
bisc_align_pqtr,0,0,1,0,R
bisc_align_nqtr,0,0,1,0,R
bisc_pqtr,0,0,1,0,R
bisc_nqtr,0,0,1,0,R
dqs_gate_read_latency,1,1,0,0,R
dqs_gate_coarse,1,1,0,0,R
multi_rank_dqs_gate_read_latency,0,1,0,0,R
multi_rank_dqs_gate_coarse,1,1,0,0,R
dqs_gate_fine_left,1,1,0,0,R
dqs_gate_fine_right,1,1,0,0,R
dqs_gate_fine_center,1,1,0,0,R
dqs_gate_pattern_0,1,1,0,0,R
dqs_gate_pattern_1,1,1,0,0,R
dqs_gate_pattern_2,1,1,0,0,R
wrlvl_coarse_stable0,1,1,0,0,R
wrlvl_coarse_stable1,1,1,0,0,R
wrlvl_odelay_initial_offset,0,1,0,0,R
wrlvl_odelay_stable0,1,1,0,0,R
wrlvl_odelay_stable1,1,1,0,0,R
wrlvl_odelay_center,1,1,0,0,R
wrlvl_odelay_last_offset,1,1,0,0,R
wrlvl_odelay_lowest_common,0,1,0,0,R
rdlvl_deskew_pqtr,0,0,1,0,R
rdlvl_deskew_nqtr,0,0,1,0,R
rdlvl_deskew_idelay,0,1,0,1,R
rdlvl_pqtr_left,1,0,1,0,R
rdlvl_nqtr_left,1,0,1,0,R
rdlvl_pqtr_right,1,0,1,0,R
rdlvl_nqtr_right,1,0,1,0,R
rdlvl_pqtr_center,1,0,1,0,R
rdlvl_nqtr_center,1,0,1,0,R
rdlvl_idelay_value,1,1,0,1,R
rdlvl_idelay_dbi,1,1,0,0,R
rdlvl_deskew_dbi_pqtr,0,1,0,0,R
rdlvl_deskew_dbi_nqtr,0,1,0,0,R
rdlvl_deskew_dbi_idelay,0,1,0,0,R
rdlvl_dbi_pqtr_left,1,1,0,0,R
rdlvl_dbi_nqtr_left,1,1,0,0,R
rdlvl_dbi_pqtr_right,1,1,0,0,R
rdlvl_dbi_nqtr_right,1,1,0,0,R
rdlvl_dbi_pqtr_center,1,1,0,0,R
rdlvl_dbi_nqtr_center,1,1,0,0,R
write_dqs_to_dq_pre_adjust_margin_left,0,1,0,0,R
write_dqs_to_dq_pre_adjust_margin_right,0,1,0,0,R
write_dqs_to_dq_deskew_delay,0,1,0,0,R
write_dqs_to_dq_dq_odelay,0,1,0,1,R
write_dqs_to_dq_dqs_odelay,0,1,0,0,R
write_dqs_to_dq_margin_left,0,1,0,0,R
write_dqs_to_dq_margin_right,0,1,0,0,R
write_latency_calibration_coarse,1,1,0,0,R
write_vref_cal_eye_size,1,1,0,0,R
write_vref_cal_eye_left_edge,1,1,0,0,R
write_vref_cal_eye_right_edge,1,1,0,0,R
write_vref_cal_vref_final_value,1,1,0,0,R
write_vref_cal_vref_coarse_value,1,1,0,0,R
read_vref_cal_eye_size,0,1,0,0,R
read_vref_cal_eye_left_edge,0,1,0,0,R
read_vref_cal_eye_right_edge,0,1,0,0,R
read_vref_cal_vref_final_value,0,1,0,0,R
read_vref_cal_vref_coarse_value,0,1,0,0,R
write_complex_dqs_to_dq_pre_adjust_margin_left,0,1,0,0,R
write_complex_dqs_to_dq_pre_adjust_margin_right,0,1,0,0,R
write_complex_dqs_to_dq_dq_odelay,0,1,0,1,R
write_complex_dqs_to_dq_dqs_odelay,0,1,0,0,R
write_complex_dqs_to_dq_margin_left,0,1,0,0,R
write_complex_dqs_to_dq_margin_right,0,1,0,0,R
dqs_track_coarse,1,1,0,0,R
dqs_track_fine,1,1,0,0,R
dqs_track_coarse_max,1,1,0,0,R
dqs_track_fine_max,1,1,0,0,R
dqs_track_coarse_min,1,1,0,0,R
dqs_track_fine_min,1,1,0,0,R
rdlvl_complex_pqtr_left,1,0,1,0,R
rdlvl_complex_nqtr_left,1,0,1,0,R
rdlvl_complex_pqtr_right,1,0,1,0,R
rdlvl_complex_nqtr_right,1,0,1,0,R
rdlvl_complex_pqtr_center,1,0,1,0,R
rdlvl_complex_nqtr_center,1,0,1,0,R
rdlvl_complex_idelay,1,1,0,1,R
rdlvl_complex_idelay_dbi,1,1,0,0,R
write_dqs_to_dm_pre_adjust_margin_left,0,1,0,0,R
write_dqs_to_dm_pre_adjust_margin_right,0,1,0,0,R
write_dqs_to_dm_deskew,0,1,0,0,R
write_dqs_to_dm_dm_odelay,0,1,0,0,R
write_dqs_to_dm_dqs_odelay,0,1,0,0,R
write_dqs_to_dm_margin_left,0,1,0,0,R
write_dqs_to_dm_margin_right,0,1,0,0,R
write_complex_dqs_to_dm_pre_adjust_margin_left,0,1,0,0,R
write_complex_dqs_to_dm_pre_adjust_margin_right,0,1,0,0,R
write_complex_dqs_to_dm_dm_odelay,0,1,0,0,R
write_complex_dqs_to_dm_dqs_odelay,0,1,0,0,R
write_complex_dqs_to_dm_margin_left,0,1,0,0,R
write_complex_dqs_to_dm_margin_right,0,1,0,0,R
rdlvl_idelay_dbi_final,0,1,0,0,R
rdlvl_idelay_final,0,1,0,1,R
rdlvl_nqtr_center_final,0,0,1,0,R
rdlvl_pqtr_center_final,0,0,1,0,R
write_dq_odelay_final,0,1,0,1,R
write_dqs_odelay_final,0,1,0,0,R
write_dm_odelay_final,0,1,0,0,R
tg_margin_control_0,0,0,0,0,RW
tg_margin_control_1,0,0,0,0,RW
tg_margin_control_2,0,0,0,0,RW
tg_margin_control_3,0,0,0,0,RW
tg_margin_control_4,0,0,0,0,RW
tg_margin_control_5,0,0,0,0,RW
tg_margin_control_6,0,0,0,0,RW
tg_rdlvl_margin_pqtr_left,1,1,0,1,R
tg_rdlvl_margin_nqtr_left,1,1,0,1,R
tg_rdlvl_margin_pqtr_right,1,1,0,1,R
tg_rdlvl_margin_nqtr_right,1,1,0,1,R
tg_write_dqs_dq_margin_left,1,1,0,1,R
tg_write_dqs_dq_margin_right,1,1,0,1,R
vt_track_pqtr,0,0,1,0,R
vt_track_nqtr,0,0,1,0,R
vt_track_pqtr_max,0,0,1,0,R
vt_track_nqtr_max,0,0,1,0,R
vt_track_pqtr_min,0,0,1,0,R
vt_track_nqtr_min,0,0,1,0,R
2d_eye_scan_start,0,0,0,0,R
2d_eye_scan_end,0,0,0,0,R
warning_register_size,0,0,0,0,R
warning_count,0,0,0,0,R
dbg_end,0,0,0,0,R
