{
    "nl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/74-openroad-fillinsertion/mult8_2bits_2op_e24963.nl.v",
    "pnl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/74-openroad-fillinsertion/mult8_2bits_2op_e24963.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/75-odb-cellfrequencytables/mult8_2bits_2op_e24963.def",
    "lef": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/81-magic-writelef/mult8_2bits_2op_e24963.lef",
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/75-odb-cellfrequencytables/mult8_2bits_2op_e24963.odb",
    "sdc": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/74-openroad-fillinsertion/mult8_2bits_2op_e24963.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/nom_tt_025C_1v80/mult8_2bits_2op_e24963__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/nom_ss_100C_1v60/mult8_2bits_2op_e24963__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/nom_ff_n40C_1v95/mult8_2bits_2op_e24963__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/min_tt_025C_1v80/mult8_2bits_2op_e24963__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/min_ss_100C_1v60/mult8_2bits_2op_e24963__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/min_ff_n40C_1v95/mult8_2bits_2op_e24963__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/max_tt_025C_1v80/mult8_2bits_2op_e24963__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/max_ss_100C_1v60/mult8_2bits_2op_e24963__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/max_ff_n40C_1v95/mult8_2bits_2op_e24963__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/76-openroad-rcx/nom/mult8_2bits_2op_e24963.nom.spef",
        "min_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/76-openroad-rcx/min/mult8_2bits_2op_e24963.min.spef",
        "max_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/76-openroad-rcx/max/mult8_2bits_2op_e24963.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/nom_tt_025C_1v80/mult8_2bits_2op_e24963__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/nom_ss_100C_1v60/mult8_2bits_2op_e24963__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/nom_ff_n40C_1v95/mult8_2bits_2op_e24963__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/min_tt_025C_1v80/mult8_2bits_2op_e24963__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/min_ss_100C_1v60/mult8_2bits_2op_e24963__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/min_ff_n40C_1v95/mult8_2bits_2op_e24963__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/max_tt_025C_1v80/mult8_2bits_2op_e24963__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/max_ss_100C_1v60/mult8_2bits_2op_e24963__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/77-openroad-stapostpnr/max_ff_n40C_1v95/mult8_2bits_2op_e24963__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/79-magic-streamout/mult8_2bits_2op_e24963.mag",
    "gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/79-magic-streamout/mult8_2bits_2op_e24963.gds",
    "mag_gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/79-magic-streamout/mult8_2bits_2op_e24963.magic.gds",
    "klayout_gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/80-klayout-streamout/mult8_2bits_2op_e24963.klayout.gds",
    "json_h": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/28-yosys-jsonheader/mult8_2bits_2op_e24963.h.json",
    "vh": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e24963/51-odb-writeverilogheader/mult8_2bits_2op_e24963.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 466,
        "design__inferred_latch__count": 0,
        "design__instance__count": 827,
        "design__instance__area": 3365.73,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00019671743211802095,
        "power__switching__total": 0.0002849859884008765,
        "power__leakage__total": 5.229421340402496e-09,
        "power__total": 0.0004817086737602949,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.397740962534524,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.5359087769682895,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.997050914496282,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -2.4443923133040584,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -17.556367523355483,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -2.4443923133040584,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.167881713282897,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.081367692664501,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.1613362822338,
        "timing__setup__ws": -2.520404400968603,
        "timing__hold__tns": 0,
        "timing__setup__tns": -18.2456863670937,
        "timing__hold__wns": 0,
        "timing__setup__wns": -2.520404400968603,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 32,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 200.0",
        "design__core__bbox": "5.52 10.88 194.12 187.68",
        "design__io": 34,
        "design__die__area": 40000,
        "design__core__area": 33344.5,
        "design__instance__count__stdcell": 827,
        "design__instance__area__stdcell": 3365.73,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.100938,
        "design__instance__utilization__stdcell": 0.100938,
        "design__instance__count__class:inverter": 10,
        "design__instance__count__class:multi_input_combinational_cell": 269,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 2857,
        "design__instance__count__class:tap_cell": 469,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 32,
        "design__io__hpwl": 2958628,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 8294.72,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 79,
        "design__instance__count__setup_buffer": 28,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 374,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 61,
        "route__wirelength__iter:1": 8567,
        "route__drc_errors__iter:2": 17,
        "route__wirelength__iter:2": 8501,
        "route__drc_errors__iter:3": 21,
        "route__wirelength__iter:3": 8505,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 8512,
        "route__drc_errors": 0,
        "route__wirelength": 8512,
        "route__vias": 2230,
        "route__vias__singlecut": 2230,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 155.3,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.389900123223657,
        "timing__setup__ws__corner:min_tt_025C_1v80": 1.5795925015090706,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.973905872402731,
        "timing__setup__ws__corner:min_ss_100C_1v60": -2.3658311535028815,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -16.870409546852468,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -2.3658311535028815,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 10,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.1613362822338,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 3.111094137034166,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.4054361405804405,
        "timing__setup__ws__corner:max_tt_025C_1v80": 1.488547549576733,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 5.017793433896598,
        "timing__setup__ws__corner:max_ss_100C_1v60": -2.520404400968603,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -18.2456863670937,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -2.520404400968603,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.173712604773137,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 3.0526035896397983,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7998,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79998,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000198329,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000205395,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 2.39695e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000205395,
        "design_powergrid__voltage__worst": 0.000205395,
        "design_powergrid__voltage__worst__net:VPWR": 1.7998,
        "design_powergrid__drop__worst": 0.000205395,
        "design_powergrid__drop__worst__net:VPWR": 0.000198329,
        "design_powergrid__voltage__worst__net:VGND": 0.000205395,
        "design_powergrid__drop__worst__net:VGND": 0.000205395,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 2.38e-05,
        "ir__drop__worst": 0.000198,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0
    }
}