@W: CD433 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/util/util.vhd":77:1:77:1|No design units in file
@W: CD433 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/sparc/sparc_disas.vhd":737:1:737:1|No design units in file
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Signal memi.edac is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Signal memi.scb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Signal memi.cb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Signal memi.sd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Signal memi.data is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.rs_edac_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.sdram_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.ce is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.svcdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.vcdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.scb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.cb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.sa is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.read is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.svbdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.vbdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.bdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.wrn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.writen is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.oen is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.romsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.iosn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.mben is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.romn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.ramn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.ramoen is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.ramsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.sddata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.data is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Signal memo.address is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":123:7:123:9|Signal wpo.wprothit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Signal sdi.datavalid is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Signal sdi.regrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Signal sdi.cb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Signal sdi.data is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Signal sdi.wprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Signal sdo.dqm is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Signal sdo.casn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Signal sdo.rasn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Signal sdo.sdwen is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Signal sdo.sdcsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Signal sdo.sdcke is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.regwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.regwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.read_pend is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.cbcal_inc is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.cbcal_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.cbdqm is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.dqs_gate is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.vcbdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.oct is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.conf is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.odt is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.cal_rst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.cal_pll is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.cal_inc is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.cal_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.moben is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.sdck is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.ba is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.ce is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.cb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.data is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.address is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.vbdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.nbdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.qdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.bdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.dqm is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.casn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.rasn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.sdwen is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.xsdcsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.sdcsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Signal sdo2.sdcke is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.regwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.regwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.read_pend is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.cbcal_inc is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.cbcal_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.cbdqm is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.dqs_gate is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.vcbdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.oct is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.conf is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.odt is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.cal_rst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.cal_pll is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.cal_inc is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.cal_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.moben is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.sdck is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.ba is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.ce is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.cb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.data is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.address is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.vbdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.nbdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.qdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.bdrive is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.dqm is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.casn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.rasn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.sdwen is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.xsdcsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.sdcsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Signal sdo3.sdcke is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_0.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_0.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_0.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_0.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_0.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_4.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_4.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_4.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_4.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_4.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_5.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_5.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_5.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_5.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_5.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_6.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_6.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_6.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_6.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_6.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_8.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_8.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_8.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_8.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_8.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_9.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_9.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_9.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_9.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_9.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_10.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_10.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_10.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_10.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_10.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_12.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_12.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_12.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_12.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_12.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_13.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_13.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_13.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_13.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_13.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_14.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_14.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_14.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_14.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_14.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_15.pindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_15.pconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_15.pconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_15.pirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":129:7:129:10|Signal apbo_15.prdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_15.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_14.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_13.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_12.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_11.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_10.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_9.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_6.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_5.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_4.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_3.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hsplit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hrdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hresp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":131:7:131:11|Signal ahbso_0.hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_15.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_14.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_13.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_12.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_11.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_10.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_9.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_8.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_7.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_6.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_5.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_4.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_3.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hindex is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hconfig_0 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hconfig_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hconfig_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hconfig_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hconfig_4 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hconfig_5 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hconfig_6 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hconfig_7 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hirq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hwdata is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hprot is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hburst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hsize is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hwrite is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.haddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.htrans is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hlock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":133:7:133:11|Signal ahbmo_2.hbusreq is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":135:19:135:24|Signal rstraw is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":135:27:135:32|Signal pciclk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":135:35:135:40|Signal sdclkl is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|Signal cgi.clksel is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|Signal cgi.pllctrl is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|Signal cgi.pllrst is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|Signal cgi.pllref is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":137:7:137:9|Signal cgo.pcilock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":137:7:137:9|Signal cgo.clklock is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:12:138:14|Signal u2i.extclk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:12:138:14|Signal u2i.ctsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:12:138:14|Signal u2i.rxd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:17:138:19|Signal dui.extclk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:17:138:19|Signal dui.ctsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Signal u2o.rxen is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Signal u2o.flow is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Signal u2o.txen is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Signal u2o.scaler is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Signal u2o.txd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Signal u2o.rtsn is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.edcldisable is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.edclsepahb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.edcladdr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.phyrstaddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.mdint is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.mdio_i is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.rx_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.rx_crs is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.rx_col is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.rx_er is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.rx_dv is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.rxd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.rx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.tx_dv is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.tx_clk_90 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.tx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.rmii_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Signal ethi.gtx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.edcldisable is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.edclsepahb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.edcladdr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.phyrstaddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.mdint is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.mdio_i is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.rx_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.rx_crs is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.rx_col is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.rx_er is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.rx_dv is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.rxd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.rx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.tx_dv is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.tx_clk_90 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.tx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.rmii_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Signal ethi1.gtx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.edcldisable is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.edclsepahb is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.edcladdr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.phyrstaddr is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.mdint is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.mdio_i is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.rx_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.rx_crs is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.rx_col is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.rx_er is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.rx_dv is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.rxd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.rx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.tx_dv is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.tx_clk_90 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.tx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.rmii_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Signal ethi2.gtx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.speed is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.gbit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.mdio_oe is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.mdio_o is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.mdc is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.tx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.tx_er is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.tx_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.txd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Signal etho.reset is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.speed is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.gbit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.mdio_oe is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.mdio_o is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.mdc is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.tx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.tx_er is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.tx_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.txd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Signal etho1.reset is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.speed is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.gbit is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.mdio_oe is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.mdio_o is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.mdc is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.tx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.tx_er is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.tx_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.txd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Signal etho2.reset is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Signal gpti.latchd is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Signal gpti.latchv is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Signal gpti.wdogen is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Signal gpioi.sig_en is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Signal gpioi.sig_in is undriven 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 7 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 8 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 9 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 10 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 11 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 12 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 13 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 14 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 15 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 16 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 17 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 18 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 19 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 20 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 21 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 22 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 23 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 24 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 25 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 26 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 27 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 28 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 29 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 30 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 31 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":158:7:158:13|Signal can_lrx is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":158:16:158:22|Signal can_ltx is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":160:7:160:10|Signal lclk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":160:13:160:20|Signal letx_clk is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncrambw.vhd":55:19:55:24|Signal databp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncrambw.vhd":55:27:55:34|Signal testdata is undriven 
@W: CD280 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/allmem.vhd":86:12:86:27|Unbound component proasic3_syncram mapped to black box
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":52:9:52:12|Signal rena is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":52:15:52:18|Signal wena is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":53:19:53:24|Signal databp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":53:27:53:34|Signal testdata is undriven 
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":259:4:259:5|Pruning register r.pready_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":259:4:259:5|Pruning register r.pwrite_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":259:4:259:5|Pruning register r.prdata_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.pulse_3(6 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.inpen_3(6 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.iflag_3(6 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.irqmap_6_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.irqmap_5_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.irqmap_4_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.irqmap_3_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.irqmap_2_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.irqmap_1_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.irqmap_0_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.bypass_3(6 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.ilat_3(6 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.edge_3(6 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.level_3(6 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":445:4:445:5|Pruning register r.imask_3(6 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.setdel_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.seten_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.extclk_3(2 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.extclken_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.latchdel_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.latchen_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.latchsel_3(31 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.elatchen_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.latchdis_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r2.setdis_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r.wdogwcr_3(15 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r.wdogwc_3(15 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Pruning register r.wdognmi_3  
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":569:4:569:5|Register bit r.wdogdis is always 0, optimizing ...
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/irqmp/irqmp.vhd":461:4:461:5|Pruning register r.imap_0_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/irqmp/irqmp.vhd":461:4:461:5|Pruning register r.ibroadcast_3(15 downto 1)  
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":560:4:560:5|Register bit r.rwaddr(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":560:4:560:5|Register bit r.tcnt(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":560:4:560:5|Register bit r.rcnt(1) is always 0, optimizing ...
@W: CL260 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":560:4:560:5|Pruning register bit 1 of r.tcnt(1 downto 0)  
@W: CL260 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":560:4:560:5|Pruning register bit 1 of r.rcnt(1 downto 0)  
@W: CD434 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":137:29:137:30|Signal wp in the sensitivity list is not used in the process
@W: CD434 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":137:33:137:35|Signal wpv in the sensitivity list is not used in the process
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":344:4:344:5|Pruning register r.p_0.hmaster_3(3 downto 0)  
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":344:4:344:5|Register bit r.p_0.hresp(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":344:4:344:5|Register bit r.p_0.hresp(1) is always 0, optimizing ...
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/hdl/ahbrom.vhd":52:7:52:10|Signal hsel is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/hdl/ahbrom.vhd":52:13:52:18|Signal hready is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/outpad.vhd":41:7:41:10|Signal padx is undriven 
@W: CD604 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom.vhd":143:4:143:17|OTHERS clause is not synthesized 
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom.vhd":157:4:157:5|Pruning register r.hresp_3(1 downto 0)  
@W: CD604 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom_uart.vhd":291:4:291:17|OTHERS clause is not synthesized 
@W: CD434 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":310:88:310:95|Signal hrdata2x in the sensitivity list is not used in the process
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":304:13:304:16|rhin.irq is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL279 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":1031:4:1031:5|Pruning register bits 1 to 0 of r.slv.haddr(24 downto 0)  
@W: CD434 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":214:20:214:22|Signal clk in the sensitivity list is not used in the process
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":158:9:158:17|Signal itdatainx is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":159:9:159:20|Signal itdatain_cmp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Signal itdataout_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Signal itdataout_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Signal itdataout_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":162:9:162:17|Signal iddatainx is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":163:9:163:20|Signal iddatain_cmp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Signal iddataout_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Signal iddataout_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Signal iddataout_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":179:9:179:17|Signal dtdatainx is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":180:9:180:20|Signal dtdatain_cmp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Signal dtdataout_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Signal dtdataout_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Signal dtdataout_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Signal dtdataout2_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Signal dtdataout2_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Signal dtdataout2_3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":186:9:186:18|Signal dtdataout3 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":188:9:188:17|Signal dddatainx is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":189:9:189:20|Signal dddatain_cmp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Signal dddataout_1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Signal dddataout_2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Signal dddataout_3 is undriven 
@W: CD280 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/allmem.vhd":86:12:86:27|Unbound component proasic3_syncram mapped to black box
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":52:9:52:12|Signal rena is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":52:15:52:18|Signal wena is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":53:19:53:24|Signal databp is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":53:27:53:34|Signal testdata is undriven 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 0 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 1 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 2 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 3 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 4 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 5 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 6 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 7 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 8 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 9 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 10 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 11 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 12 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 13 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 14 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 15 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 16 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 17 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 18 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 19 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 20 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 21 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 22 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 23 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 24 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 25 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 26 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 27 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 28 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 29 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 30 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 31 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 0 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 1 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 2 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 3 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 4 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 5 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 6 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 7 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 8 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 9 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 10 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 11 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 12 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 13 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 14 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 15 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 16 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 17 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 18 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 19 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 20 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 21 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 22 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 23 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 24 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 25 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 26 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 27 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 28 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 29 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 30 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 31 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 0 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 1 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 2 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 3 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 4 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 5 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 6 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 7 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 8 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 9 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 10 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 11 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 12 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 13 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 14 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 15 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 16 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 17 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 18 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 19 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 20 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 21 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 22 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 23 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 24 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 25 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 26 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 27 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 28 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 29 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 30 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":190:9:190:17|Bit 31 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 0 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 1 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 2 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 3 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 4 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 5 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 6 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 7 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 8 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 9 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 10 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 11 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 12 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 13 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 14 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 15 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 16 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 17 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 18 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 19 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 20 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 21 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 22 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 23 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 24 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 25 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 26 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 27 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 28 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 29 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 30 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 0 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 1 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 2 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 3 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 4 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 5 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 6 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 7 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 8 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 9 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 10 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 11 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 12 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 13 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 14 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 15 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 16 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 17 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 18 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 19 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 20 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 21 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 22 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 23 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 24 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 25 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 26 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 27 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 28 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 29 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 30 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 0 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 1 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 2 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 3 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 4 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 5 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 6 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 7 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 8 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 9 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 10 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 11 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 12 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 13 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 14 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 15 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 16 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 17 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 18 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 19 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 20 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 21 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 22 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 23 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 24 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 25 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 26 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 27 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 28 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 29 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":185:9:185:18|Bit 30 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 0 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 1 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 2 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 3 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 4 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 5 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 6 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 7 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 8 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 9 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 10 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 11 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 12 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 13 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 14 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 15 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 16 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 17 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 18 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 19 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 20 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 21 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 22 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 23 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 24 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 25 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 26 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 27 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 28 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 29 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 30 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 0 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 1 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 2 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 3 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 4 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 5 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 6 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 7 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 8 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 9 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 10 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 11 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 12 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 13 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 14 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 15 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 16 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 17 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 18 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 19 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 20 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 21 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 22 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 23 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 24 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 25 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 26 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 27 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 28 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 29 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 30 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 0 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 1 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 2 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 3 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 4 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 5 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 6 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 7 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 8 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 9 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 10 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 11 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 12 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 13 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 14 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 15 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 16 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 17 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 18 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 19 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 20 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 21 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 22 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 23 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 24 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 25 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 26 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 27 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 28 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 29 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":184:9:184:17|Bit 30 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 0 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 1 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 2 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 3 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 4 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 5 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 6 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 7 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 8 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 9 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 10 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 11 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 12 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 13 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 14 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 15 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 16 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 17 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 18 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 19 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 20 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 21 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 22 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 23 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 24 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 25 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 26 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 27 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 28 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 29 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 30 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 31 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 0 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 1 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 2 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 3 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 4 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 5 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 6 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 7 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 8 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 9 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 10 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 11 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 12 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 13 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 14 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 15 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 16 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 17 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 18 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 19 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 20 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 21 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 22 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 23 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 24 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 25 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 26 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 27 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 28 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 29 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 30 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 31 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 0 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 1 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 2 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 3 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 4 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 5 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 6 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 7 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 8 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 9 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 10 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 11 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 12 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 13 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 14 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 15 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 16 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 17 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 18 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 19 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 20 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 21 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 22 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 23 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 24 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 25 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 26 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 27 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 28 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 29 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 30 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":164:9:164:17|Bit 31 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 0 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 1 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 2 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 3 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 4 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 5 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 6 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 7 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 8 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 9 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 10 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 11 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 12 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 13 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 14 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 15 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 16 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 17 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 18 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 19 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 20 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 21 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 22 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 23 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 24 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 25 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 26 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 27 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 28 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 29 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 30 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 0 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 1 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 2 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 3 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 4 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 5 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 6 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 7 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 8 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 9 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 10 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 11 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 12 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 13 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 14 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 15 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 16 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 17 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 18 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 19 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 20 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 21 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 22 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 23 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 24 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 25 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 26 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 27 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 28 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 29 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 30 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 0 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 1 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 2 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 3 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 4 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 5 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 6 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 7 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 8 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 9 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 10 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 11 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 12 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 13 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 14 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 15 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 16 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 17 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 18 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 19 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 20 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 21 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 22 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 23 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 24 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 25 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 26 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 27 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 28 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 29 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":160:9:160:17|Bit 30 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/regfile_3p_l3.vhd":59:7:59:9|Signal wd1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/regfile_3p_l3.vhd":59:12:59:14|Signal wd2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/regfile_3p_l3.vhd":60:7:60:8|Signal e1 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/regfile_3p_l3.vhd":60:11:60:12|Signal e2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/regfile_3p_l3.vhd":65:7:65:12|Signal write2 is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/regfile_3p_l3.vhd":65:15:65:22|Signal renable2 is undriven 
@W: CD280 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/allmem.vhd":97:12:97:30|Unbound component proasic3_syncram_2p mapped to black box
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/memrwcol.vhd":163:4:163:5|Pruning register r2.mux_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/memrwcol.vhd":156:4:156:5|Pruning register r1.mux_3  
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/regfile_3p.vhd":50:4:50:6|ce2 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/regfile_3p.vhd":49:4:49:6|ce1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CD434 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":127:57:127:62|Signal hclken in the sensitivity list is not used in the process
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":123:9:123:10|Signal r2.hclken2 is undriven 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":123:9:123:10|r2.hclken2 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CD604 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1206:4:1206:17|OTHERS clause is not synthesized 
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Pruning register r.mmctrl1wr_3  
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.dsnoop is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.e is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.nf is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.pso is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.tlbdis is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.reqst is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.dcs(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.dcs(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.ics(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.ics(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.bar(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.bar(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.pagesize(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.pagesize(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(2) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(3) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(4) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(5) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(6) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(7) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(2) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(3) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(4) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(5) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(6) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(7) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(8) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(9) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(10) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(11) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(12) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(13) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(14) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(15) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(16) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(17) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(18) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(19) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(20) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(21) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(22) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(23) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(24) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(25) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(26) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(27) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(28) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(29) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.flush is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.lock is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.lrr is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.dadj(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.dadj(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.sadj(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.sadj(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.tadj(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.tadj(1) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.flush_op is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.trans_op is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.dsuset(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.ilramen is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.ready is always 0, optimizing ...
@W: CD604 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":538:4:538:17|OTHERS clause is not synthesized 
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.cache_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.pflushtyp_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.pflushaddr_3(31 downto 12)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.pflushr_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.pflush_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.diagset_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.setrepl_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.rndcnt_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.faddr_3(4 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.hit_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Pruning register r.valid_0_3(7 downto 0)  
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Register bit r.flush2 is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Register bit r.lock is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Register bit r.lrr is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Register bit r.trans_op is always 0, optimizing ...
@W: CD603 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4439:19:4439:24|Variable bpmiss read before being assigned? This may cause a simulation mismatch 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":3758:9:3758:17|Signal cpu_index is undriven 
@W: CD638 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":3759:9:3759:15|Signal disasen is undriven 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.dbg.fsr is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.dbg.write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.dbg.enable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.x.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.x.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.x.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.m.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.m.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.m.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.e.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.e.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.e.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.a.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.a.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.a.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.d.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.d.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.d.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 5 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 6 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 7 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 8 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 9 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 10 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 11 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 12 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 13 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 14 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 15 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 16 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 17 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 18 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 19 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 20 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 21 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 22 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 23 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 24 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 25 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 26 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 27 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 28 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 29 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 30 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 31 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 0 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 1 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 2 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 3 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|Bit 4 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.exack is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":97:4:97:6|cpi.flush is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.dbg.fsr is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.dbg.write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.dbg.enable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.x.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.x.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.x.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.m.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.m.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.m.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.e.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.e.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.e.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.a.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.a.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.a.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.d.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.d.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.d.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 5 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 6 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 7 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 8 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 9 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 10 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 11 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 12 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 13 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 14 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 15 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 16 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 17 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 18 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 19 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 20 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 21 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 22 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 23 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 24 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 25 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 26 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 27 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 28 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 29 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 30 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 31 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 0 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 1 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 2 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 3 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|Bit 4 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.exack is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":95:4:95:6|fpi.flush is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4713:6:4713:7|Pruning register dsur.tlim_4(2 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4713:6:4713:7|Pruning register dsur.cfc_4(4 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4713:6:4713:7|Pruning register dsur.tfilt_4(3 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4713:6:4713:7|Pruning register dsur.tbufcnt_6(5 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.w.except_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.w.wreg_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.w.wa_4(7 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.x.mac_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.asi_4(7 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.dsuen_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.lock_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.write_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.read_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.enaddr_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.x.ctrl.itovr_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.x.ctrl.cnt_4(1 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.m.casaz_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.m.mul_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.m.divz_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.m.wawp_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.e.rfe2_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.e.rfe1_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.e.mul_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.a.ldchkex_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.a.ldchkra_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.a.ldcheck2_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.a.ldcheck1_4  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.a.rs1_4(4 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register r.d.divrdy_4  
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Register bit r.a.decill is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Register bit r.d.rexen is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Register bit r.d.rexpos(0) is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Register bit r.d.rexpos(1) is always 1, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Register bit r.a.divstart is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Register bit r.a.mulstart is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Register bit r.w.s.ec is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Register bit r.w.s.ef is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4713:6:4713:7|Register bit dsur.tovb is always 0, optimizing ...
@W: CL279 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register bits 16 to 15 of r.a.ctrl.inst(31 downto 0)  
@W: CL279 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register bits 4 to 0 of r.a.ctrl.inst(31 downto 0)  
@W: CL279 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register bits 18 to 0 of r.x.ctrl.inst(31 downto 0)  
@W: CL279 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register bits 16 to 15 of r.e.ctrl.inst(31 downto 0)  
@W: CL260 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register bit 13 of r.e.ctrl.inst(31 downto 0)  
@W: CL279 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register bits 4 to 0 of r.e.ctrl.inst(31 downto 0)  
@W: CL279 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register bits 18 to 0 of r.m.ctrl.inst(31 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":698:4:698:5|Pruning register r.lsplmst_3(0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":698:4:698:5|Pruning register r.defmst_3  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":698:4:698:5|Pruning register r.beat_3(3 downto 0)  
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":698:4:698:5|Pruning register r.hsize_3(2 downto 0)  
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":698:4:698:5|Register bit r.ldefmst is always 0, optimizing ...
@W: CL260 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":698:4:698:5|Pruning register bit 0 of r.htrans(1 downto 0)  
@W: CL279 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":698:4:698:5|Pruning register bits 15 to 11 of r.haddr(15 downto 2)  
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 0 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 1 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 2 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 3 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 4 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 5 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 6 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 7 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 8 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 9 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 10 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 11 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 12 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 13 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 14 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 15 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 16 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 17 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 18 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 19 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 20 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 21 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 22 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 23 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 24 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 25 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 26 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 27 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 28 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 29 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 30 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 31 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 0 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 1 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 2 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 3 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 4 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 5 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 6 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 7 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 8 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 9 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 10 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 11 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 12 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 13 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 14 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 15 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 16 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 17 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 18 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 19 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 20 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 21 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 22 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 23 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 24 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 25 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 26 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 27 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 28 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 29 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 30 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":156:7:156:11|Bit 31 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 0 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 1 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 2 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 3 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 4 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 5 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 6 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 7 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 8 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 9 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 10 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 11 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 12 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 13 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 14 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 15 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 16 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 17 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 18 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 19 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 20 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 21 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 22 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 23 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 24 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 25 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 26 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 27 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 28 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 29 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 30 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 31 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 0 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 1 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 2 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 3 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 4 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 5 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 6 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 7 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 8 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 9 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 10 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 11 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 12 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 13 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 14 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 15 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 16 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 17 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 18 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 19 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 20 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 21 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 22 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 23 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 24 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 25 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 26 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 27 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 28 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 29 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 30 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|Bit 31 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":153:7:153:10|gpti.wdogen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|etho2.speed is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|etho2.gbit is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|etho2.mdio_oe is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|etho2.mdio_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|etho2.mdc is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|etho2.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|etho2.tx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|etho2.tx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Bit 0 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Bit 1 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Bit 2 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Bit 3 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Bit 4 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Bit 5 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Bit 6 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|Bit 7 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:20:151:24|etho2.reset is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|etho1.speed is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|etho1.gbit is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|etho1.mdio_oe is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|etho1.mdio_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|etho1.mdc is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|etho1.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|etho1.tx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|etho1.tx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Bit 0 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Bit 1 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Bit 2 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Bit 3 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Bit 4 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Bit 5 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Bit 6 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|Bit 7 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:13:151:17|etho1.reset is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|etho.speed is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|etho.gbit is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|etho.mdio_oe is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|etho.mdio_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|etho.mdc is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|etho.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|etho.tx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|etho.tx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Bit 0 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Bit 1 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Bit 2 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Bit 3 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Bit 4 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Bit 5 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Bit 6 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|Bit 7 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":151:7:151:10|etho.reset is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.edcldisable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.edclsepahb is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 0 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 1 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 2 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 3 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 0 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 1 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 2 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 3 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 4 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.mdint is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.mdio_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.rx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.rx_crs is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.rx_col is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.rx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.rx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 0 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 1 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 2 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 3 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 4 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 5 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 6 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|Bit 7 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.rx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.tx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.tx_clk_90 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.rmii_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:20:150:24|ethi2.gtx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.edcldisable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.edclsepahb is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 0 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 1 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 2 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 3 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 0 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 1 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 2 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 3 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 4 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.mdint is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.mdio_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.rx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.rx_crs is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.rx_col is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.rx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.rx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 0 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 1 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 2 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 3 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 4 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 5 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 6 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|Bit 7 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.rx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.tx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.tx_clk_90 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.rmii_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:13:150:17|ethi1.gtx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.edcldisable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.edclsepahb is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 0 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 1 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 2 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 3 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 0 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 1 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 2 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 3 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 4 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.mdint is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.mdio_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.rx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.rx_crs is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.rx_col is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.rx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.rx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 0 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 1 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 2 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 3 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 4 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 5 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 6 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|Bit 7 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.rx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.tx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.tx_clk_90 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.rmii_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":150:7:150:10|ethi.gtx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|u2o.rxen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|u2o.flow is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|u2o.txen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 0 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 1 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 2 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 3 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 4 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 5 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 6 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 7 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 8 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 9 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 10 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 11 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 12 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 13 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 14 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 15 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 16 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 17 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 18 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 19 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 20 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 21 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 22 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 23 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 24 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 25 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 26 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 27 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 28 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 29 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 30 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|Bit 31 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|u2o.txd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":139:12:139:14|u2o.rtsn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:17:138:19|dui.extclk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:17:138:19|dui.ctsn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:12:138:14|u2i.extclk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:12:138:14|u2i.ctsn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":138:12:138:14|u2i.rxd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":137:7:137:9|cgo.pcilock is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":137:7:137:9|cgo.clklock is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|Bit 0 of signal cgi.clksel is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|Bit 1 of signal cgi.clksel is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|Bit 0 of signal cgi.pllctrl is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|Bit 1 of signal cgi.pllctrl is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|cgi.pllrst is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":136:7:136:9|cgi.pllref is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 8 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 9 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 10 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 11 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 12 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 13 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 14 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 15 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 16 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 17 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 18 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 19 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 20 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 21 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 22 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 23 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 24 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 25 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 26 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 27 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 28 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 29 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 30 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 31 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 32 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 33 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 34 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 35 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 36 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 37 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 38 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 39 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 40 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 41 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 42 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 43 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 44 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 45 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 46 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 47 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 48 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 49 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 50 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 51 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 52 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 53 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 54 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 55 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 56 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 57 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 58 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 59 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 60 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 61 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 62 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 63 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.dqs_gate is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 8 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 9 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 10 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 11 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 12 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 13 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 14 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 15 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 16 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 17 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 18 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 19 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 20 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 21 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 22 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 23 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 24 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 25 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 26 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 27 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 28 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 29 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 30 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 31 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.oct is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 8 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 9 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 10 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 11 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 12 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 13 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 14 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 15 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 16 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 17 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 18 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 19 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 20 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 21 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 22 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 23 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 24 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 25 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 26 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 27 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 28 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 29 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 30 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 31 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 32 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 33 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 34 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 35 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 36 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 37 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 38 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 39 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 40 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 41 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 42 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 43 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 44 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 45 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 46 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 47 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 48 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 49 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 50 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 51 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 52 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 53 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 54 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 55 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 56 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 57 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 58 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 59 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 60 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 61 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 62 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 63 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.odt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.odt is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.cal_rst is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.moben is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.sdck is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.sdck is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.sdck is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.ba is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.ba is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.ba is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.ce is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 8 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 9 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 10 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 11 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 12 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 13 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 14 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 15 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 16 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 17 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 18 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 19 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 20 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 21 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 22 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 23 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 24 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 25 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 26 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 27 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 28 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 29 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 30 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 31 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 32 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 33 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 34 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 35 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 36 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 37 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 38 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 39 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 40 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 41 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 42 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 43 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 44 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 45 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 46 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 47 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 48 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 49 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 50 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 51 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 52 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 53 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 54 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 55 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 56 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 57 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 58 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 59 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 60 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 61 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 62 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 63 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 8 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 9 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 10 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 11 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 12 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 13 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 14 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 15 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 16 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 17 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 18 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 19 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 20 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 21 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 22 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 23 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 24 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 25 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 26 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 27 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 28 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 29 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 30 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 31 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 32 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 33 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 34 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 35 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 36 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 37 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 38 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 39 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 40 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 41 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 42 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 43 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 44 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 45 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 46 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 47 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 48 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 49 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 50 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 51 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 52 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 53 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 54 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 55 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 56 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 57 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 58 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 59 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 60 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 61 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 62 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 63 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 64 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 65 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 66 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 67 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 68 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 69 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 70 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 71 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 72 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 73 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 74 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 75 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 76 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 77 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 78 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 79 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 80 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 81 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 82 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 83 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 84 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 85 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 86 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 87 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 88 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 89 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 90 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 91 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 92 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 93 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 94 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 95 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 96 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 97 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 98 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 99 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 100 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 101 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 102 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 103 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 104 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 105 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 106 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 107 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 108 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 109 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 110 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 111 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 112 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 113 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 114 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 115 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 116 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 117 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 118 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 119 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 120 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 121 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 122 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 123 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 124 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 125 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 126 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 127 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 8 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 9 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 10 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 11 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 12 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 13 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 14 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 8 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 9 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 10 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 11 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 12 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 13 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 14 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 15 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 16 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 17 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 18 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 19 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 20 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 21 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 22 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 23 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 24 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 25 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 26 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 27 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 28 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 29 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 30 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 31 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 32 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 33 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 34 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 35 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 36 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 37 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 38 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 39 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 40 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 41 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 42 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 43 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 44 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 45 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 46 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 47 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 48 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 49 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 50 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 51 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 52 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 53 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 54 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 55 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 56 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 57 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 58 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 59 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 60 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 61 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 62 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 63 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.nbdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.qdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.bdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 8 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 9 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 10 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 11 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 12 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 13 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 14 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 15 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.casn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.rasn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|sdo3.sdwen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 2 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 3 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 4 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 5 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 6 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 7 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 0 of signal sdo3.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:13:126:16|Bit 1 of signal sdo3.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 8 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 9 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 10 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 11 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 12 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 13 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 14 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 15 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 16 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 17 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 18 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 19 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 20 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 21 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 22 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 23 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 24 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 25 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 26 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 27 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 28 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 29 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 30 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 31 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 32 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 33 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 34 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 35 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 36 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 37 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 38 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 39 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 40 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 41 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 42 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 43 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 44 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 45 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 46 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 47 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 48 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 49 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 50 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 51 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 52 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 53 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 54 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 55 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 56 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 57 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 58 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 59 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 60 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 61 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 62 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 63 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.dqs_gate is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 8 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 9 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 10 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 11 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 12 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 13 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 14 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 15 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 16 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 17 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 18 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 19 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 20 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 21 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 22 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 23 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 24 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 25 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 26 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 27 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 28 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 29 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 30 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 31 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.oct is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 8 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 9 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 10 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 11 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 12 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 13 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 14 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 15 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 16 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 17 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 18 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 19 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 20 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 21 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 22 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 23 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 24 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 25 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 26 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 27 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 28 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 29 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 30 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 31 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 32 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 33 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 34 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 35 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 36 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 37 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 38 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 39 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 40 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 41 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 42 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 43 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 44 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 45 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 46 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 47 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 48 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 49 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 50 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 51 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 52 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 53 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 54 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 55 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 56 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 57 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 58 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 59 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 60 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 61 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 62 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 63 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.odt is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.odt is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.cal_rst is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.moben is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.sdck is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.sdck is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.sdck is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.ba is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.ba is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.ba is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.ce is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 8 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 9 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 10 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 11 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 12 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 13 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 14 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 15 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 16 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 17 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 18 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 19 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 20 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 21 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 22 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 23 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 24 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 25 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 26 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 27 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 28 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 29 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 30 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 31 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 32 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 33 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 34 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 35 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 36 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 37 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 38 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 39 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 40 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 41 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 42 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 43 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 44 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 45 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 46 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 47 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 48 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 49 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 50 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 51 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 52 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 53 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 54 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 55 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 56 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 57 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 58 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 59 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 60 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 61 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 62 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 63 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 8 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 9 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 10 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 11 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 12 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 13 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 14 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 15 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 16 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 17 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 18 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 19 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 20 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 21 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 22 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 23 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 24 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 25 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 26 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 27 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 28 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 29 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 30 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 31 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 32 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 33 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 34 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 35 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 36 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 37 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 38 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 39 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 40 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 41 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 42 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 43 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 44 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 45 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 46 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 47 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 48 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 49 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 50 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 51 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 52 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 53 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 54 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 55 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 56 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 57 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 58 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 59 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 60 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 61 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 62 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 63 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 64 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 65 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 66 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 67 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 68 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 69 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 70 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 71 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 72 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 73 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 74 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 75 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 76 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 77 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 78 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 79 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 80 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 81 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 82 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 83 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 84 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 85 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 86 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 87 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 88 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 89 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 90 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 91 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 92 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 93 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 94 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 95 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 96 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 97 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 98 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 99 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 100 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 101 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 102 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 103 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 104 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 105 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 106 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 107 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 108 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 109 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 110 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 111 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 112 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 113 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 114 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 115 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 116 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 117 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 118 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 119 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 120 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 121 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 122 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 123 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 124 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 125 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 126 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 127 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 8 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 9 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 10 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 11 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 12 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 13 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 14 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 8 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 9 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 10 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 11 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 12 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 13 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 14 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 15 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 16 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 17 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 18 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 19 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 20 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 21 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 22 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 23 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 24 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 25 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 26 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 27 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 28 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 29 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 30 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 31 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 32 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 33 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 34 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 35 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 36 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 37 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 38 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 39 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 40 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 41 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 42 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 43 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 44 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 45 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 46 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 47 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 48 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 49 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 50 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 51 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 52 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 53 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 54 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 55 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 56 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 57 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 58 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 59 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 60 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 61 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 62 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 63 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.nbdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.qdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.bdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 8 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 9 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 10 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 11 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 12 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 13 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 14 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 15 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.casn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.rasn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|sdo2.sdwen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 2 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 3 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 4 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 5 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 6 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 7 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 0 of signal sdo2.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":126:7:126:10|Bit 1 of signal sdo2.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 0 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 1 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 2 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 3 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 4 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 5 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 6 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 7 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|sdo.casn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|sdo.rasn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|sdo.sdwen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 0 of signal sdo.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 1 of signal sdo.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 0 of signal sdo.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":125:7:125:9|Bit 1 of signal sdo.sdcke is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|sdi.datavalid is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 0 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 1 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 2 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 3 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 4 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 5 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 6 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 7 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 8 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 9 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 10 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 11 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 12 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 13 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 14 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 15 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 16 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 17 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 18 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 19 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 20 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 21 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 22 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 23 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 24 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 25 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 26 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 27 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 28 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 29 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 30 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 31 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 32 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 33 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 34 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 35 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 36 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 37 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 38 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 39 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 40 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 41 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 42 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 43 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 44 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 45 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 46 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 47 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 48 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 49 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 50 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 51 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 52 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 53 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 54 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 55 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 56 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 57 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 58 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 59 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 60 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 61 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 62 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 63 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 0 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 1 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 2 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 3 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 4 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 5 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 6 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 7 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 8 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 9 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 10 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 11 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 12 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 13 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 14 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 15 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 16 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 17 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 18 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 19 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 20 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 21 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 22 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 23 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 24 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 25 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 26 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 27 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 28 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 29 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 30 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 31 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 32 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 33 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 34 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 35 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 36 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 37 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 38 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 39 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 40 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 41 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 42 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 43 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 44 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 45 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 46 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 47 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 48 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 49 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 50 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 51 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 52 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 53 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 54 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 55 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 56 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 57 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 58 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 59 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 60 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 61 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 62 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 63 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 0 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 1 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 2 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 3 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 4 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 5 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 6 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 7 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 8 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 9 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 10 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 11 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 12 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 13 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 14 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 15 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 16 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 17 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 18 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 19 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 20 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 21 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 22 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 23 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 24 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 25 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 26 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 27 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 28 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 29 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 30 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 31 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 32 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 33 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 34 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 35 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 36 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 37 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 38 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 39 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 40 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 41 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 42 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 43 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 44 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 45 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 46 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 47 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 48 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 49 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 50 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 51 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 52 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 53 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 54 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 55 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 56 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 57 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 58 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 59 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 60 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 61 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 62 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 63 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 64 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 65 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 66 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 67 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 68 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 69 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 70 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 71 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 72 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 73 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 74 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 75 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 76 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 77 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 78 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 79 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 80 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 81 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 82 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 83 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 84 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 85 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 86 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 87 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 88 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 89 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 90 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 91 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 92 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 93 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 94 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 95 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 96 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 97 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 98 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 99 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 100 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 101 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 102 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 103 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 104 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 105 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 106 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 107 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 108 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 109 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 110 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 111 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 112 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 113 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 114 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 115 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 116 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 117 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 118 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 119 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 120 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 121 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 122 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 123 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 124 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 125 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 126 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|Bit 127 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":124:7:124:9|sdi.wprot is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":123:7:123:9|wpo.wprothit is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|memo.rs_edac_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|memo.sdram_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|memo.ce is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 15 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 15 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 15 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 15 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|memo.read is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 15 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 16 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 17 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 18 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 19 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 20 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 21 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 22 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 23 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 24 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 25 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 26 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 27 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 28 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 29 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 30 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 31 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 32 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 33 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 34 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 35 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 36 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 37 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 38 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 39 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 40 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 41 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 42 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 43 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 44 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 45 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 46 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 47 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 48 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 49 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 50 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 51 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 52 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 53 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 54 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 55 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 56 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 57 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 58 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 59 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 60 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 61 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 62 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 63 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 15 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 16 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 17 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 18 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 19 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 20 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 21 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 22 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 23 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 24 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 25 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 26 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 27 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 28 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 29 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 30 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 31 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|memo.writen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|memo.oen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|memo.iosn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|memo.romn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|memo.ramn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 15 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 16 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 17 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 18 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 19 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 20 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 21 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 22 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 23 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 24 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 25 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 26 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 27 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 28 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 29 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 30 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 31 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 32 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 33 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 34 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 35 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 36 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 37 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 38 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 39 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 40 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 41 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 42 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 43 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 44 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 45 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 46 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 47 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 48 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 49 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 50 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 51 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 52 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 53 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 54 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 55 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 56 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 57 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 58 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 59 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 60 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 61 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 62 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 63 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 15 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 16 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 17 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 18 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 19 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 20 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 21 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 22 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 23 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 24 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 25 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 26 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 27 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 28 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 29 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 30 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 31 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 0 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 1 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 2 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 3 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 4 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 5 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 6 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 7 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 8 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 9 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 10 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 11 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 12 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 13 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 14 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 15 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 16 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 17 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 18 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 19 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 20 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 21 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 22 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 23 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 24 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 25 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 26 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 27 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 28 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 29 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 30 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":122:7:122:10|Bit 31 of signal memo.address is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|memi.edac is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 0 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 1 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 2 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 3 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 4 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 5 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 6 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 7 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 8 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 9 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 10 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 11 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 12 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 13 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 14 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 15 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 0 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 1 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 2 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 3 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 4 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 5 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 6 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 7 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 8 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 9 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 10 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 11 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 12 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 13 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 14 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 15 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 0 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 1 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 2 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 3 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 4 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 5 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 6 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 7 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 8 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 9 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 10 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 11 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 12 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 13 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 14 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 15 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 16 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 17 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 18 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 19 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 20 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 21 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 22 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 23 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 24 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 25 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 26 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 27 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 28 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 29 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 30 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 31 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 32 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 33 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 34 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 35 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 36 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 37 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 38 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 39 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 40 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 41 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 42 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 43 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 44 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 45 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 46 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 47 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 48 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 49 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 50 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 51 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 52 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 53 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 54 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 55 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 56 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 57 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 58 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 59 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 60 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 61 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 62 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 63 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 0 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 1 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 2 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 3 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 4 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 5 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 6 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 7 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 8 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 9 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 10 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 11 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 12 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 13 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 14 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 15 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 16 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 17 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 18 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 19 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 20 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 21 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 22 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 23 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 24 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 25 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 26 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 27 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 28 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 29 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 30 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":121:7:121:10|Bit 31 of signal memi.data is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":107:4:107:6|tdo is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":101:4:101:7|emdc is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":100:4:100:9|etx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":99:4:99:9|etx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":98:4:98:7|etxd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":87:4:87:10|can_txd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":85:4:85:11|sram_adv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":76:4:76:9|ramclk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":75:4:75:7|iosn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":74:4:74:8|romsn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":73:4:73:7|read is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":72:4:72:9|writen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":71:4:71:6|oen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":70:4:70:7|rwen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":69:4:69:9|Bit 0 of signal ramben is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":69:4:69:9|Bit 1 of signal ramben is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":69:4:69:9|Bit 2 of signal ramben is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":69:4:69:9|Bit 3 of signal ramben is floating -- simulation mismatch possible.
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":68:4:68:9|ramoen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":67:4:67:8|ramsn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 0 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 1 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 2 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 3 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 4 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 5 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 6 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 7 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 8 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 9 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 10 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 11 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 12 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 13 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 14 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 15 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 16 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 17 of signal address is floating -- simulation mismatch possible.
@W: CL252 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":58:4:58:10|Bit 18 of signal address is floating -- simulation mismatch possible.
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 32 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 33 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 34 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 35 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 36 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 37 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 38 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 39 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 40 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 41 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 42 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 43 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 44 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 45 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 46 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 47 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 48 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 49 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 50 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 51 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 52 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 53 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 54 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 55 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 56 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 57 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 58 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 59 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 60 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 61 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 62 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 63 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 64 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 65 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 66 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 67 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 68 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 69 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 70 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 71 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 72 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 73 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 74 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 75 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 76 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 77 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 78 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 79 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 80 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 81 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 82 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 83 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 84 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 85 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 86 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 87 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 88 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 89 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 90 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 91 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 92 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 93 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 94 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":385:4:385:10|Bit 95 of input gpioi of instance grgpio0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 2 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 3 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 4 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 5 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 6 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 7 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 8 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 9 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 10 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 11 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 12 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 13 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 14 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 15 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 16 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 17 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 18 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 19 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 20 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 21 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 22 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 23 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 24 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 25 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 26 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 27 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 28 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 29 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 30 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 31 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 32 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 33 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 34 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 35 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 36 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 37 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 38 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 39 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 40 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 41 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 42 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 43 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 44 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 45 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 46 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 47 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 48 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 49 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 50 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 51 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 52 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 53 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 54 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 55 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 56 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 57 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 58 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 59 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 60 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 61 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 62 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 63 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 64 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 65 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":374:4:374:9|Bit 66 of input gpti of instance timer0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":256:4:256:8|Bit 1 of input uarti of instance dcom0 is floating
@W: CL245 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":256:4:256:8|Bit 2 of input uarti of instance dcom0 is floating
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":78:4:78:7|Input port bits 5935 to 738 of msto(5935 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":78:4:78:7|Input port bits 705 to 482 of msto(5935 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":78:4:78:7|Input port bits 370 to 367 of msto(5935 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":78:4:78:7|Input port bits 334 to 111 of msto(5935 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 5487 to 2740 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 2451 to 2436 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 2400 to 2397 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 2108 to 2093 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 2057 to 2054 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 1765 to 1750 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 1714 to 1711 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 1422 to 1407 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 1371 to 1368 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 1079 to 1064 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 1028 to 1025 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 736 to 721 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 685 to 682 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 393 to 378 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 342 to 339 of slvo(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbctrl.vhd":80:4:80:7|Input port bits 50 to 35 of slvo(5487 downto 0) are unused 
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4713:6:4713:7|Pruning register dsur.tov  
@W: CL279 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register bits 5 to 2 of r.a.ctrl.tt(5 downto 0)  
@W: CL257 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Register bit 1 always 0, optimizing ...
@W: CL260 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":4635:4:4635:5|Pruning register bit 1 of r.a.ctrl.tt(1 downto 0)  
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":81:4:81:6|Input port bits 198 to 167 of ico(205 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":81:4:81:6|Input port bits 165 to 134 of ico(205 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":81:4:81:6|Input port bits 132 to 131 of ico(205 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":81:4:81:6|Input port bits 129 to 128 of ico(205 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":81:4:81:6|Input port bits 95 to 0 of ico(205 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":83:4:83:6|Input port bit 204 of dco(209 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":83:4:83:6|Input port bits 202 to 134 of dco(209 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":83:4:83:6|Input port bit 131 of dco(209 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":83:4:83:6|Input port bits 129 to 128 of dco(209 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":83:4:83:6|Input port bits 95 to 0 of dco(209 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":86:4:86:7|Input port bits 60 to 31 of irqi(61 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":86:4:86:7|Input port bits 29 to 4 of irqi(61 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":88:4:88:7|Input port bits 97 to 66 of dbgi(97 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":94:4:94:6|Input port bit 37 of fpo(69 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":94:4:94:6|Input port bits 35 to 0 of fpo(69 downto 0) are unused 
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":91:4:91:7|Input mulo is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":93:4:93:7|Input divo is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":96:4:96:6|Input cpo is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":98:4:98:6|Input tbo is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/iu3.vhd":100:4:100:9|Input tbo_2p is unused
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":781:4:781:5|Register bit r.flush is always 0, optimizing ...
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":60:4:60:6|Input port bits 129 to 100 of ici(130 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":60:4:60:6|Input port bits 95 to 64 of ici(130 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":60:4:60:6|Input port bits 33 to 22 of ici(130 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":60:4:60:6|Input port bits 1 to 0 of ici(130 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":62:4:62:6|Input port bits 118 to 40 of dci(118 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":62:4:62:6|Input port bits 7 to 0 of dci(118 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":63:4:63:6|Input port bits 209 to 173 of dco(209 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":63:4:63:6|Input port bits 170 to 169 of dco(209 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":63:4:63:6|Input port bits 165 to 156 of dco(209 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":63:4:63:6|Input port bits 135 to 132 of dco(209 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":63:4:63:6|Input port bits 130 to 0 of dco(209 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":65:4:65:7|Input port bit 36 of mcio(36 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":67:4:67:9|Input port bits 287 to 256 of icramo(287 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":67:4:67:9|Input port bits 95 to 0 of icramo(287 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":69:4:69:9|Input port bits 117 to 85 of mmudci(117 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":69:4:69:9|Input port bits 76 to 0 of mmudci(117 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_icache.vhd":71:4:71:9|Input port bits 35 to 0 of mmuico(36 downto 0) are unused 
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.hit is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.rburst is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.valid is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.cmiss is always 0, optimizing ...
@W: CL189 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Register bit r.cache is always 0, optimizing ...
@W: CL169 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":1664:6:1664:7|Pruning register r.bmexc  
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":72:4:72:6|Input port bits 117 to 116 of dci(118 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":72:4:72:6|Input port bit 112 of dci(118 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":72:4:72:6|Input port bits 41 to 40 of dci(118 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":72:4:72:6|Input port bits 7 to 5 of dci(118 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":74:4:74:6|Input port bits 205 to 199 of ico(205 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":74:4:74:6|Input port bit 166 of ico(205 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":74:4:74:6|Input port bits 130 to 0 of ico(205 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":76:4:76:7|Input port bits 39 to 37 of mcdo(39 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":77:4:77:8|Input port bits 142 to 26 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":77:4:77:8|Input port bits 20 to 0 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":79:4:79:9|Input port bits 415 to 384 of dcramo(415 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":82:4:82:9|Input port bits 109 to 2 of mmudco(110 downto 0) are unused 
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":83:4:83:7|Input sclk is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_dcache.vhd":84:4:84:8|Input ahbso is unused
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":53:4:53:7|Input port bit 35 of mcii(35 downto 0) is unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":57:4:57:8|Input port bit 66 of mcmmi(69 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":59:4:59:7|Input port bits 90 to 51 of ahbi(90 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":59:4:59:7|Input port bits 14 to 0 of ahbi(90 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5487 to 5356 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5343 to 5341 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5327 to 5324 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5311 to 5309 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5295 to 5292 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5279 to 5277 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5263 to 5260 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5247 to 5245 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5231 to 5013 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 5000 to 4998 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4984 to 4981 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4968 to 4966 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4952 to 4949 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4936 to 4934 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4920 to 4917 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4904 to 4902 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4888 to 4670 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4657 to 4655 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4641 to 4638 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4625 to 4623 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4609 to 4606 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4593 to 4591 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4577 to 4574 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4561 to 4559 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4545 to 4327 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4314 to 4312 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4298 to 4295 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4282 to 4280 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4266 to 4263 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4250 to 4248 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4234 to 4231 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4218 to 4216 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 4202 to 3984 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3971 to 3969 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3955 to 3952 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3939 to 3937 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3923 to 3920 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3907 to 3905 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3891 to 3888 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3875 to 3873 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3859 to 3641 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3628 to 3626 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3612 to 3609 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3596 to 3594 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3580 to 3577 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3564 to 3562 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3548 to 3545 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3532 to 3530 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3516 to 3298 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3285 to 3283 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3269 to 3266 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3253 to 3251 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3237 to 3234 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3221 to 3219 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3205 to 3202 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3189 to 3187 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 3173 to 2955 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2942 to 2940 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2926 to 2923 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2910 to 2908 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2894 to 2891 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2878 to 2876 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2862 to 2859 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2846 to 2844 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2830 to 2612 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2599 to 2597 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2583 to 2580 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2567 to 2565 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2551 to 2548 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2535 to 2533 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2519 to 2516 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2503 to 2501 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2487 to 2269 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2256 to 2254 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2240 to 2237 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2224 to 2222 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2208 to 2205 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2192 to 2190 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2176 to 2173 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2160 to 2158 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 2144 to 1926 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1913 to 1911 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1897 to 1894 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1881 to 1879 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1865 to 1862 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1849 to 1847 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1833 to 1830 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1817 to 1815 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1801 to 1583 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1570 to 1568 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1554 to 1551 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1538 to 1536 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1522 to 1519 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1506 to 1504 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1490 to 1487 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1474 to 1472 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1458 to 1240 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1227 to 1225 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1211 to 1208 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1195 to 1193 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1179 to 1176 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1163 to 1161 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1147 to 1144 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1131 to 1129 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 1115 to 897 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 884 to 882 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 868 to 865 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 852 to 850 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 836 to 833 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 820 to 818 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 804 to 801 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 788 to 786 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 772 to 554 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 541 to 539 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 525 to 522 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 509 to 507 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 493 to 490 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 477 to 475 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 461 to 458 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 445 to 443 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 429 to 211 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 198 to 196 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 182 to 179 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 166 to 164 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 150 to 147 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 134 to 132 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 118 to 115 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 102 to 100 of ahbso(5487 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":61:4:61:8|Input port bits 86 to 0 of ahbso(5487 downto 0) are unused 
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_acache.vhd":62:4:62:9|Input hclken is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/mmu_cache.vhd":92:4:92:7|Input hclk is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram_2p.vhd":50:4:50:9|Input testin is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":46:4:46:9|Input testin is unused
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":63:8:63:12|Input port bits 779 to 723 of crami(779 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":63:8:63:12|Input port bits 719 to 708 of crami(779 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":63:8:63:12|Input port bits 697 to 642 of crami(779 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":63:8:63:12|Input port bits 609 to 0 of crami(779 downto 0) are unused 
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/cachemem.vhd":65:8:65:11|Input sclk is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/leon3x.vhd":107:4:107:9|Input gfclk2 is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/leon3x.vhd":119:4:119:7|Input fpuo is unused
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":60:4:60:8|Input port bits 142 to 94 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":60:4:60:8|Input port bits 92 to 89 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":60:4:60:8|Input port bits 56 to 51 of ahbsi(142 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":60:4:60:8|Input port bit 49 of ahbsi(142 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":60:4:60:8|Input port bits 47 to 41 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":60:4:60:8|Input port bits 17 to 14 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":60:4:60:8|Input port bits 12 to 0 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":63:4:63:7|Input port bits 0 to 18 of dbgi(0 to 58) are unused 
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":57:4:57:7|Input hclk is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":59:4:59:8|Input ahbmi is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/leon3v3/dsu3x.vhd":62:4:62:9|Input tahbsi is unused
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbmst.vhd":50:6:50:9|Input port bits 90 to 51 of ahbi(90 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbmst.vhd":50:6:50:9|Input port bit 15 of ahbi(90 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/ahbmst.vhd":50:6:50:9|Input port bits 13 to 0 of ahbi(90 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom_uart.vhd":51:4:51:5|Input port bits 2 to 1 of ui(2 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom_uart.vhd":53:4:53:7|Input port bits 121 to 68 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom_uart.vhd":53:4:53:7|Input port bits 48 to 21 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom_uart.vhd":53:4:53:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom_uart.vhd":53:4:53:7|Input port bits 15 to 9 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom_uart.vhd":53:4:53:7|Input port bits 7 to 0 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom.vhd":43:6:43:9|Input port bits 14 to 3 of dmao(46 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom.vhd":43:6:43:9|Input port bit 0 of dmao(46 downto 0) is unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom.vhd":45:6:45:10|Input port bit 4 of uarto(12 downto 0) is unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom.vhd":45:6:45:10|Input port bit 1 of uarto(12 downto 0) is unused 
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/dcom.vhd":46:6:46:9|Input ahbi is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/outpad.vhd":37:8:37:11|Input cfgi is unused
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/hdl/ahbrom.vhd":37:4:37:8|Input port bits 142 to 25 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/hdl/ahbrom.vhd":37:4:37:8|Input port bits 17 to 0 of ahbsi(142 downto 0) are unused 
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/hdl/ahbrom.vhd":35:4:35:6|Input rst is unused
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":62:4:62:7|Input port bits 40 to 48 of ahbi(0 to 142) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":62:4:62:7|Input port bits 50 to 53 of ahbi(0 to 142) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":62:4:62:7|Input port bits 86 to 91 of ahbi(0 to 142) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":62:4:62:7|Input port bit 93 of ahbi(0 to 142) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":62:4:62:7|Input port bits 95 to 106 of ahbi(0 to 142) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":62:4:62:7|Input port bit 127 of ahbi(0 to 142) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":62:4:62:7|Input port bits 129 to 142 of ahbi(0 to 142) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 0 to 3 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 132 to 135 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 264 to 267 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 396 to 399 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 528 to 531 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 660 to 663 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 792 to 795 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 924 to 927 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 1056 to 1059 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 1188 to 1191 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 1320 to 1323 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 1452 to 1455 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 1584 to 1587 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 1716 to 1719 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 1848 to 1851 of apbo(0 to 2111) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":65:4:65:7|Input port bits 1980 to 1983 of apbo(0 to 2111) are unused 
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":66:4:66:5|Input wp is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/grlib/amba/apbctrlx.vhd":67:4:67:6|Input wpv is unused
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":58:4:58:7|Input port bits 121 to 66 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":58:4:58:7|Input port bits 48 to 25 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":58:4:58:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":58:4:58:7|Input port bit 15 of apbi(121 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/uart/apbuart.vhd":58:4:58:7|Input port bits 13 to 0 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/irqmp/irqmp.vhd":53:4:53:7|Input port bits 121 to 98 of apbi(121 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/irqmp/irqmp.vhd":53:4:53:7|Input port bit 82 of apbi(121 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/irqmp/irqmp.vhd":53:4:53:7|Input port bits 48 to 25 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/irqmp/irqmp.vhd":53:4:53:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/irqmp/irqmp.vhd":53:4:53:7|Input port bits 15 to 14 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/irqmp/irqmp.vhd":53:4:53:7|Input port bits 12 to 0 of apbi(121 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/irqmp/irqmp.vhd":55:4:55:7|Input port bit 1 of irqi(0 to 7) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":77:4:77:7|Input port bits 121 to 82 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":77:4:77:7|Input port bits 48 to 24 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":77:4:77:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":77:4:77:7|Input port bits 15 to 13 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":77:4:77:7|Input port bits 11 to 0 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/gptimer.vhd":79:4:79:7|Input port bits 66 to 1 of gpti(66 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":67:4:67:7|Input port bits 121 to 57 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":67:4:67:7|Input port bits 48 to 24 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":67:4:67:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":67:4:67:7|Input port bits 15 to 5 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":67:4:67:7|Input port bits 3 to 0 of apbi(121 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/grgpio.vhd":69:4:69:8|Input port bits 95 to 7 of gpioi(95 downto 0) are unused 
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/iopad.vhd":38:8:38:11|Input cfgi is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/techmap/maps/syncram.vhd":46:4:46:9|Input testin is unused
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":52:4:52:8|Input port bits 138 to 94 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":52:4:52:8|Input port bits 92 to 89 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":52:4:52:8|Input port bits 56 to 54 of ahbsi(142 downto 0) are unused 
@W: CL247 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":52:4:52:8|Input port bit 49 of ahbsi(142 downto 0) is unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":52:4:52:8|Input port bits 47 to 28 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":52:4:52:8|Input port bits 15 to 9 of ahbsi(142 downto 0) are unused 
@W: CL246 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/../../lib/gaisler/misc/ahbram.vhd":52:4:52:8|Input port bits 7 to 0 of ahbsi(142 downto 0) are unused 
@W: CL158 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":59:4:59:7|Inout data is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":62:4:62:8|Input dsuen is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":88:4:88:10|Input can_rxd is unused
@W: CL158 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":90:4:90:8|Inout emdio is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":91:4:91:10|Input etx_clk is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":92:4:92:10|Input erx_clk is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":93:4:93:7|Input erxd is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":94:4:94:9|Input erx_dv is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":95:4:95:9|Input erx_er is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":96:4:96:10|Input erx_col is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":97:4:97:10|Input erx_crs is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":103:4:103:6|Input tck is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":104:4:104:6|Input tms is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":105:4:105:6|Input tdi is unused
@W: CL159 :"/home/pvilla/phd/grlib-gpl-1.5.0-b4164/designs/leon3-actel-proasic3/leon3mp.vhd":106:4:106:7|Input trst is unused

