****************************************
Report : timing
        -path_type full
        -delay_type max
        -nworst 1
        -max_paths 100
        -report_by design
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -physical
        -voltage
Design : UART
Version: O-2018.06-SP1
Date   : Wed Apr 24 18:09:16 2024
****************************************

  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (18.69,33.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (SDFFARX1_RVT)                          0.2075      1.0000    0.4391      0.4391 r    (21.87,33.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (net)                      7     10.6520
  U0_UART_RX/U0_data_sampling/U50/A (INVX0_RVT)                                              0.2075      1.0000    0.0002      0.4393 r    (9.05,37.36)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U50/Y (INVX0_RVT)                                              0.1266      1.0000    0.1194      0.5586 f    (8.84,37.32)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n45 (net)                                   2      2.5379
  U0_UART_RX/U0_data_sampling/U49/A1 (XOR2X1_RVT)                                            0.1266      1.0000    0.0000      0.5587 f    (6.23,40.82)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U49/Y (XOR2X1_RVT)                                             0.0719      1.0000    0.2412      0.7998 r    (7.50,40.61)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n52 (net)                                   1      0.7964
  U0_UART_RX/U0_data_sampling/U48/A3 (AND3X1_RVT)                                            0.0719      1.0000    0.0000      0.7998 r    (9.26,38.87)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)                                             0.0549      1.0000    0.1409      0.9407 r    (10.08,38.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n50 (net)                                   1      0.7079
  U0_UART_RX/U0_data_sampling/U47/A4 (NAND4X0_RVT)                                           0.0549      1.0000    0.0000      0.9407 r    (11.18,38.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)                                            0.2413      1.0000    0.2169      1.1577 f    (10.88,38.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n27 (net)                                   3      3.2599
  U0_UART_RX/U0_data_sampling/U39/A3 (AND4X1_RVT)                                            0.2413      1.0000    0.0000      1.1577 f    (11.24,37.05)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U39/Y (AND4X1_RVT)                                             0.0793      1.0000    0.3025      1.4602 f    (12.06,37.28)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n38 (net)                                   1      0.6254
  U0_UART_RX/U0_data_sampling/U38/A4 (AND4X1_RVT)                                            0.0793      1.0000    0.0000      1.4602 f    (11.85,38.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U38/Y (AND4X1_RVT)                                             0.1059      1.0000    0.2507      1.7109 f    (12.82,38.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n22 (net)                                   2      2.8795
  U0_UART_RX/U0_data_sampling/U28/A3 (NOR4X0_RVT)                                            0.1059      1.0000    0.0000      1.7109 f    (14.12,35.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U28/Y (NOR4X0_RVT)                                             0.0610      1.0000    0.2797      1.9906 r    (15.10,35.60)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n19 (net)                                   1      1.8397
  U0_UART_RX/U0_data_sampling/U27/S0 (MUX21X1_RVT)                                           0.0610      1.0000    0.0000      1.9906 r    (23.14,37.23)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U27/Y (MUX21X1_RVT)                                            0.0821      1.0000    0.2034      2.1940 f    (22.21,37.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n25 (net)                                   1      0.7919
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/D (SDFFARX1_RVT)                                0.0821      1.0000    0.0000      2.1940 f    (23.09,35.51)       0.7500 (rail VDD)
  data arrival time                                                                                                            2.1940

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (24.01,36.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3119     99.4381
  data required time                                                                                                          99.4381
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4381
  data arrival time                                                                                                           -2.1940
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.2442



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (18.69,33.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (SDFFARX1_RVT)                          0.2075      1.0000    0.4391      0.4391 r    (21.87,33.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (net)                      7     10.6520
  U0_UART_RX/U0_data_sampling/U50/A (INVX0_RVT)                                              0.2075      1.0000    0.0002      0.4393 r    (9.05,37.36)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U50/Y (INVX0_RVT)                                              0.1266      1.0000    0.1194      0.5586 f    (8.84,37.32)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n45 (net)                                   2      2.5379
  U0_UART_RX/U0_data_sampling/U49/A1 (XOR2X1_RVT)                                            0.1266      1.0000    0.0000      0.5587 f    (6.23,40.82)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U49/Y (XOR2X1_RVT)                                             0.0719      1.0000    0.2412      0.7998 r    (7.50,40.61)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n52 (net)                                   1      0.7964
  U0_UART_RX/U0_data_sampling/U48/A3 (AND3X1_RVT)                                            0.0719      1.0000    0.0000      0.7998 r    (9.26,38.87)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)                                             0.0549      1.0000    0.1409      0.9407 r    (10.08,38.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n50 (net)                                   1      0.7079
  U0_UART_RX/U0_data_sampling/U47/A4 (NAND4X0_RVT)                                           0.0549      1.0000    0.0000      0.9407 r    (11.18,38.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)                                            0.2413      1.0000    0.2169      1.1577 f    (10.88,38.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n27 (net)                                   3      3.2599
  U0_UART_RX/U0_data_sampling/U39/A3 (AND4X1_RVT)                                            0.2413      1.0000    0.0000      1.1577 f    (11.24,37.05)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U39/Y (AND4X1_RVT)                                             0.0793      1.0000    0.3025      1.4602 f    (12.06,37.28)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n38 (net)                                   1      0.6254
  U0_UART_RX/U0_data_sampling/U38/A4 (AND4X1_RVT)                                            0.0793      1.0000    0.0000      1.4602 f    (11.85,38.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U38/Y (AND4X1_RVT)                                             0.1059      1.0000    0.2507      1.7109 f    (12.82,38.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n22 (net)                                   2      2.8795
  U0_UART_RX/U0_data_sampling/U37/S0 (MUX21X1_RVT)                                           0.1059      1.0000    0.0000      1.7109 f    (22.38,39.00)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U37/Y (MUX21X1_RVT)                                            0.0861      1.0000    0.2357      1.9466 f    (23.31,38.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n24 (net)                                   1      1.0282
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/D (SDFFARX1_RVT)                                0.0861      1.0000    0.0000      1.9467 f    (24.15,44.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9467

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (25.07,43.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3137     99.4363
  data required time                                                                                                          99.4363
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4363
  data arrival time                                                                                                           -1.9467
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.4897



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2178      1.0000    0.0006      0.4467 r    (10.54,10.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3021      0.7487 r    (11.76,10.51)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9555
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7487 r    (13.06,13.79)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.0947      1.0000    0.1066      0.8554 f    (13.43,13.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      0.7999
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.0947      1.0000    0.0000      0.8554 f    (14.27,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0700      1.0000    0.3276      1.1830 r    (15.56,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.4514
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0700      1.0000    0.0001      1.1831 r    (34.04,22.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3371      1.0000    0.2511      1.4342 f    (34.03,22.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.9582
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3371      1.0000    0.0002      1.4343 f    (35.35,34.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2332      1.0000    0.2650      1.6994 r    (35.21,33.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      6.8195
  U0_UART_RX/U0_deserializer/U16/A4 (AO22X1_RVT)                                             0.2332      1.0000    0.0000      1.6994 r    (36.31,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U16/Y (AO22X1_RVT)                                              0.0976      1.0000    0.2005      1.8999 r    (36.90,33.91)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n32 (net)                                    1      1.0049
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/D (SDFFARX1_RVT)                                  0.0976      1.0000    0.0000      1.8999 r    (41.02,32.16)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.8999

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (41.94,32.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2800     99.4700
  data required time                                                                                                          99.4700
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4700
  data arrival time                                                                                                           -1.8999
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5701



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0765      1.0000    0.0001      1.2105 r    (20.45,25.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1004      1.0000    0.1439      1.3544 r    (20.88,25.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.0506
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1004      1.0000    0.0000      1.3544 r    (20.97,28.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1206      1.0000    0.1159      1.4703 f    (21.10,28.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      6.9438
  U0_UART_RX/U0_edge_bit_counter/U27/A3 (AO21X1_RVT)                                         0.1206      1.0000    0.0000      1.4703 f    (22.94,27.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AO21X1_RVT)                                          0.0654      1.0000    0.1430      1.6133 f    (23.37,27.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n27 (net)                                2      1.6571
  U0_UART_RX/U0_edge_bit_counter/U24/A3 (AO21X1_RVT)                                         0.0654      1.0000    0.0000      1.6133 f    (26.23,27.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U24/Y (AO21X1_RVT)                                          0.0564      1.0000    0.1040      1.7173 f    (25.80,27.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n24 (net)                                1      0.7008
  U0_UART_RX/U0_edge_bit_counter/U22/A2 (AO22X1_RVT)                                         0.0564      1.0000    0.0000      1.7173 f    (26.08,25.77)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U22/Y (AO22X1_RVT)                                          0.0491      1.0000    0.1598      1.8771 f    (25.34,25.59)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n30 (net)                                1      0.8101
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/D (SDFFARX1_RVT)                           0.0491      1.0000    0.0000      1.8771 f    (24.00,24.00)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.8771

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (24.92,23.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2982     99.4518
  data required time                                                                                                          99.4518
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4518
  data arrival time                                                                                                           -1.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5746



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2178      1.0000    0.0006      0.4467 r    (10.54,10.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3021      0.7487 r    (11.76,10.51)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9555
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7487 r    (13.06,13.79)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.0947      1.0000    0.1066      0.8554 f    (13.43,13.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      0.7999
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.0947      1.0000    0.0000      0.8554 f    (14.27,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0700      1.0000    0.3276      1.1830 r    (15.56,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.4514
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0700      1.0000    0.0001      1.1831 r    (34.04,22.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3371      1.0000    0.2511      1.4342 f    (34.03,22.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.9582
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3371      1.0000    0.0002      1.4343 f    (35.35,34.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2332      1.0000    0.2650      1.6994 r    (35.21,33.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      6.8195
  U0_UART_RX/U0_deserializer/U3/A3 (AO22X1_RVT)                                              0.2332      1.0000    0.0001      1.6995 r    (34.90,44.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U3/Y (AO22X1_RVT)                                               0.0992      1.0000    0.1827      1.8822 r    (34.46,43.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n18 (net)                                    1      1.1386
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/D (SDFFARX1_RVT)                                  0.0992      1.0000    0.0000      1.8822 r    (29.17,40.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.8822

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (30.09,39.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2808     99.4692
  data required time                                                                                                          99.4692
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4692
  data arrival time                                                                                                           -1.8822
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5870



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2178      1.0000    0.0006      0.4467 r    (10.54,10.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3021      0.7487 r    (11.76,10.51)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9555
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7487 r    (13.06,13.79)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.0947      1.0000    0.1066      0.8554 f    (13.43,13.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      0.7999
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.0947      1.0000    0.0000      0.8554 f    (14.27,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0700      1.0000    0.3276      1.1830 r    (15.56,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.4514
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0700      1.0000    0.0001      1.1831 r    (34.04,22.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3371      1.0000    0.2511      1.4342 f    (34.03,22.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.9582
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3371      1.0000    0.0002      1.4343 f    (35.35,34.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2332      1.0000    0.2650      1.6994 r    (35.21,33.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      6.8195
  U0_UART_RX/U0_deserializer/U8/A3 (AO22X1_RVT)                                              0.2332      1.0000    0.0001      1.6995 r    (38.74,41.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U8/Y (AO22X1_RVT)                                               0.0974      1.0000    0.1804      1.8798 r    (39.18,40.60)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n24 (net)                                    1      0.9929
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/D (SDFFARX1_RVT)                                  0.0974      1.0000    0.0000      1.8798 r    (41.17,44.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.8798

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (42.10,43.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2799     99.4701
  data required time                                                                                                          99.4701
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4701
  data arrival time                                                                                                           -1.8798
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5902



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2178      1.0000    0.0006      0.4467 r    (10.54,10.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3021      0.7487 r    (11.76,10.51)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9555
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7487 r    (13.06,13.79)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.0947      1.0000    0.1066      0.8554 f    (13.43,13.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      0.7999
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.0947      1.0000    0.0000      0.8554 f    (14.27,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0700      1.0000    0.3276      1.1830 r    (15.56,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.4514
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0700      1.0000    0.0001      1.1831 r    (34.04,22.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3371      1.0000    0.2511      1.4342 f    (34.03,22.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.9582
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3371      1.0000    0.0002      1.4343 f    (35.35,34.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2332      1.0000    0.2650      1.6994 r    (35.21,33.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      6.8195
  U0_UART_RX/U0_deserializer/U4/A3 (AO22X1_RVT)                                              0.2332      1.0000    0.0001      1.6995 r    (36.42,44.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U4/Y (AO22X1_RVT)                                               0.0970      1.0000    0.1797      1.8792 r    (35.98,43.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n20 (net)                                    1      0.9589
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/D (SDFFARX1_RVT)                                  0.0970      1.0000    0.0000      1.8792 r    (29.62,44.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.8792

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (30.54,43.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2797     99.4703
  data required time                                                                                                          99.4703
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4703
  data arrival time                                                                                                           -1.8792
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5911



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2178      1.0000    0.0006      0.4467 r    (10.54,10.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3021      0.7487 r    (11.76,10.51)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9555
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7487 r    (13.06,13.79)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.0947      1.0000    0.1066      0.8554 f    (13.43,13.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      0.7999
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.0947      1.0000    0.0000      0.8554 f    (14.27,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0700      1.0000    0.3276      1.1830 r    (15.56,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.4514
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0700      1.0000    0.0001      1.1831 r    (34.04,22.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3371      1.0000    0.2511      1.4342 f    (34.03,22.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.9582
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3371      1.0000    0.0002      1.4343 f    (35.35,34.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2332      1.0000    0.2650      1.6994 r    (35.21,33.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      6.8195
  U0_UART_RX/U0_deserializer/U6/A3 (AO22X1_RVT)                                              0.2332      1.0000    0.0001      1.6995 r    (38.90,41.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U6/Y (AO22X1_RVT)                                               0.0956      1.0000    0.1776      1.8771 r    (39.33,42.31)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n22 (net)                                    1      0.8460
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/D (SDFFARX1_RVT)                                  0.0956      1.0000    0.0000      1.8771 r    (41.17,40.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.8771

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (42.10,39.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2791     99.4709
  data required time                                                                                                          99.4709
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4709
  data arrival time                                                                                                           -1.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5939



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2178      1.0000    0.0006      0.4467 r    (10.54,10.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3021      0.7487 r    (11.76,10.51)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9555
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7487 r    (13.06,13.79)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.0947      1.0000    0.1066      0.8554 f    (13.43,13.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      0.7999
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.0947      1.0000    0.0000      0.8554 f    (14.27,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0700      1.0000    0.3276      1.1830 r    (15.56,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.4514
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0700      1.0000    0.0001      1.1831 r    (34.04,22.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3371      1.0000    0.2511      1.4342 f    (34.03,22.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.9582
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3371      1.0000    0.0002      1.4343 f    (35.35,34.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2332      1.0000    0.2650      1.6994 r    (35.21,33.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      6.8195
  U0_UART_RX/U0_deserializer/U12/A3 (AO22X1_RVT)                                             0.2332      1.0000    0.0001      1.6995 r    (37.48,38.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U12/Y (AO22X1_RVT)                                              0.0946      1.0000    0.1762      1.8757 r    (37.04,38.97)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n28 (net)                                    1      0.7739
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/D (SDFFARX1_RVT)                                  0.0946      1.0000    0.0000      1.8757 r    (36.31,37.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.8757

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (37.23,36.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2786     99.4714
  data required time                                                                                                          99.4714
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4714
  data arrival time                                                                                                           -1.8757
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5957



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2178      1.0000    0.0006      0.4467 r    (10.54,10.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3021      0.7487 r    (11.76,10.51)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9555
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7487 r    (13.06,13.79)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.0947      1.0000    0.1066      0.8554 f    (13.43,13.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      0.7999
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.0947      1.0000    0.0000      0.8554 f    (14.27,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0700      1.0000    0.3276      1.1830 r    (15.56,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.4514
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0700      1.0000    0.0001      1.1831 r    (34.04,22.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3371      1.0000    0.2511      1.4342 f    (34.03,22.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.9582
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3371      1.0000    0.0002      1.4343 f    (35.35,34.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2332      1.0000    0.2650      1.6994 r    (35.21,33.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      6.8195
  U0_UART_RX/U0_deserializer/U14/A3 (AO22X1_RVT)                                             0.2332      1.0000    0.0000      1.6994 r    (36.11,34.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U14/Y (AO22X1_RVT)                                              0.0945      1.0000    0.1760      1.8754 r    (35.67,35.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n30 (net)                                    1      0.7607
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/D (SDFFARX1_RVT)                                  0.0945      1.0000    0.0000      1.8754 r    (38.13,35.51)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.8754

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (39.06,36.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2785     99.4715
  data required time                                                                                                          99.4715
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4715
  data arrival time                                                                                                           -1.8754
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5961



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2178      1.0000    0.0006      0.4467 r    (10.54,10.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3021      0.7487 r    (11.76,10.51)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9555
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7487 r    (13.06,13.79)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.0947      1.0000    0.1066      0.8554 f    (13.43,13.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      0.7999
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.0947      1.0000    0.0000      0.8554 f    (14.27,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0700      1.0000    0.3276      1.1830 r    (15.56,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.4514
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0700      1.0000    0.0001      1.1831 r    (34.04,22.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3371      1.0000    0.2511      1.4342 f    (34.03,22.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.9582
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3371      1.0000    0.0002      1.4343 f    (35.35,34.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2332      1.0000    0.2650      1.6994 r    (35.21,33.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      6.8195
  U0_UART_RX/U0_deserializer/U10/A3 (AO22X1_RVT)                                             0.2332      1.0000    0.0001      1.6995 r    (39.05,38.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U10/Y (AO22X1_RVT)                                              0.0936      1.0000    0.1747      1.8741 r    (39.49,38.97)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n26 (net)                                    1      0.6919
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/D (SDFFARX1_RVT)                                  0.0936      1.0000    0.0000      1.8741 r    (41.17,38.85)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.8741

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (42.10,39.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2781     99.4719
  data required time                                                                                                          99.4719
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4719
  data arrival time                                                                                                           -1.8741
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5977



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0765      1.0000    0.0001      1.2105 r    (20.45,25.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1004      1.0000    0.1439      1.3544 r    (20.88,25.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.0506
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1004      1.0000    0.0000      1.3544 r    (20.97,28.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1206      1.0000    0.1159      1.4703 f    (21.10,28.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      6.9438
  U0_UART_RX/U0_edge_bit_counter/U27/A3 (AO21X1_RVT)                                         0.1206      1.0000    0.0000      1.4703 f    (22.94,27.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AO21X1_RVT)                                          0.0654      1.0000    0.1430      1.6133 f    (23.37,27.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n27 (net)                                2      1.6571
  U0_UART_RX/U0_edge_bit_counter/U25/A2 (AO22X1_RVT)                                         0.0654      1.0000    0.0000      1.6133 f    (25.02,27.05)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U25/Y (AO22X1_RVT)                                          0.0491      1.0000    0.1655      1.7788 f    (24.27,27.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n31 (net)                                1      0.8143
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/D (SDFFARX1_RVT)                           0.0491      1.0000    0.0000      1.7788 f    (22.78,28.82)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.7788

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (23.70,29.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2983     99.4517
  data required time                                                                                                          99.4518
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4518
  data arrival time                                                                                                           -1.7788
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.6730



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (29.17,33.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                               0.1146      1.0000    0.3752      0.3752 r    (32.36,33.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n28 (net)                                        5      4.5632
  U0_UART_RX/U0_uart_fsm/U74/A2 (NAND2X0_RVT)                                                0.1146      1.0000    0.0000      0.3752 r    (30.85,30.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U74/Y (NAND2X0_RVT)                                                 0.1035      1.0000    0.1209      0.4961 f    (30.99,30.60)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n44 (net)                                        2      1.6947
  U0_UART_RX/U0_uart_fsm/U45/A (INVX0_RVT)                                                   0.1035      1.0000    0.0000      0.4961 f    (32.52,30.68)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U45/Y (INVX0_RVT)                                                   0.1360      1.0000    0.1397      0.6358 r    (32.73,30.63)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n14 (net)                                        4      3.9816
  U0_UART_RX/U0_uart_fsm/U44/A1 (NAND2X0_RVT)                                                0.1360      1.0000    0.0000      0.6358 r    (37.02,25.80)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U44/Y (NAND2X0_RVT)                                                 0.1191      1.0000    0.1158      0.7516 f    (37.03,25.56)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n16 (net)                                        2      1.7340
  U0_UART_RX/U0_uart_fsm/U43/A (INVX0_RVT)                                                   0.1191      1.0000    0.0000      0.7516 f    (36.17,25.48)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U43/Y (INVX0_RVT)                                                   0.1187      1.0000    0.1345      0.8861 r    (36.38,25.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/stp_chk_en (net)                                 3      3.1127
  U0_UART_RX/U0_uart_fsm/U40/A2 (AND3X1_RVT)                                                 0.1187      1.0000    0.0000      0.8861 r    (29.72,23.67)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U40/Y (AND3X1_RVT)                                                  0.0637      1.0000    0.1634      1.0495 r    (29.05,23.90)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n41 (net)                                        1      1.2084
  U0_UART_RX/U0_uart_fsm/U39/A4 (AND4X1_RVT)                                                 0.0637      1.0000    0.0000      1.0495 r    (18.62,23.98)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U39/Y (AND4X1_RVT)                                                  0.0738      1.0000    0.1887      1.2382 r    (17.65,23.90)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n38 (net)                                        1      1.0330
  U0_UART_RX/U0_uart_fsm/U38/A4 (NAND4X0_RVT)                                                0.0738      1.0000    0.0000      1.2382 r    (18.84,20.63)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U38/Y (NAND4X0_RVT)                                                 0.1636      1.0000    0.1630      1.4013 f    (19.13,20.56)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n34 (net)                                        1      1.5962
  U0_UART_RX/U0_uart_fsm/U37/A2 (NAND2X0_RVT)                                                0.1636      1.0000    0.0000      1.4013 f    (29.18,25.50)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U37/Y (NAND2X0_RVT)                                                 0.1129      1.0000    0.1520      1.5533 r    (29.32,25.56)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n32 (net)                                        1      0.7907
  U0_UART_RX/U0_uart_fsm/U36/A5 (AO221X1_RVT)                                                0.1129      1.0000    0.0000      1.5533 r    (29.42,27.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U36/Y (AO221X1_RVT)                                                 0.0717      1.0000    0.1731      1.7264 r    (28.98,27.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/next_state[0] (net)                              1      0.7845
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/D (SDFFARX1_RVT)                               0.0717      1.0000    0.0000      1.7264 r    (28.41,28.82)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.7264

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (29.33,29.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2679     99.4821
  data required time                                                                                                          99.4821
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4821
  data arrival time                                                                                                           -1.7264
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.7557



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0765      1.0000    0.0001      1.2105 r    (20.45,25.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1004      1.0000    0.1439      1.3544 r    (20.88,25.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.0506
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1004      1.0000    0.0000      1.3544 r    (20.97,28.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1206      1.0000    0.1159      1.4703 f    (21.10,28.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      6.9438
  U0_UART_RX/U0_edge_bit_counter/U28/A1 (AO22X1_RVT)                                         0.1206      1.0000    0.0000      1.4703 f    (22.78,30.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U28/Y (AO22X1_RVT)                                          0.0700      1.0000    0.1943      1.6646 f    (23.68,30.57)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n32 (net)                                1      0.7790
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/D (SDFFARX1_RVT)                           0.0700      1.0000    0.0000      1.6646 f    (22.78,32.16)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6646

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (23.70,32.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3062     99.4438
  data required time                                                                                                          99.4438
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4438
  data arrival time                                                                                                           -1.6646
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.7792



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0765      1.0000    0.0001      1.2105 r    (20.45,25.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1004      1.0000    0.1439      1.3544 r    (20.88,25.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.0506
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1004      1.0000    0.0000      1.3544 r    (20.97,28.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1206      1.0000    0.1159      1.4703 f    (21.10,28.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      6.9438
  U0_UART_RX/U0_edge_bit_counter/U34/A2 (AND2X1_RVT)                                         0.1206      1.0000    0.0001      1.4704 f    (16.71,32.18)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U34/Y (AND2X1_RVT)                                          0.0493      1.0000    0.1548      1.6251 f    (17.38,32.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N20 (net)                                1      1.1021
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/D (SDFFARX1_RVT)                          0.0493      1.0000    0.0000      1.6252 f    (19.70,27.34)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6252

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (18.78,26.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2983     99.4517
  data required time                                                                                                          99.4517
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4517
  data arrival time                                                                                                           -1.6252
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8265



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0765      1.0000    0.0001      1.2105 r    (20.45,25.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1004      1.0000    0.1439      1.3544 r    (20.88,25.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.0506
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1004      1.0000    0.0000      1.3544 r    (20.97,28.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1206      1.0000    0.1159      1.4703 f    (21.10,28.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      6.9438
  U0_UART_RX/U0_edge_bit_counter/U35/A2 (AND2X1_RVT)                                         0.1206      1.0000    0.0001      1.4704 f    (19.69,32.18)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U35/Y (AND2X1_RVT)                                          0.0464      1.0000    0.1509      1.6212 f    (19.02,32.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N19 (net)                                1      0.8163
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/D (SDFFARX1_RVT)                          0.0464      1.0000    0.0000      1.6212 f    (17.16,30.68)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6212

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (18.08,29.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2973     99.4527
  data required time                                                                                                          99.4527
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4527
  data arrival time                                                                                                           -1.6212
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8314



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0765      1.0000    0.0001      1.2105 r    (20.45,25.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1004      1.0000    0.1439      1.3544 r    (20.88,25.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.0506
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1004      1.0000    0.0000      1.3544 r    (20.97,28.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1206      1.0000    0.1159      1.4703 f    (21.10,28.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      6.9438
  U0_UART_RX/U0_edge_bit_counter/U30/A2 (AND2X1_RVT)                                         0.1206      1.0000    0.0001      1.4704 f    (15.95,42.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U30/Y (AND2X1_RVT)                                          0.0460      1.0000    0.1504      1.6208 f    (16.62,42.29)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N24 (net)                                1      0.7808
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/D (SDFFARX1_RVT)                          0.0460      1.0000    0.0000      1.6208 f    (17.61,44.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6208

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (18.53,43.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2972     99.4528
  data required time                                                                                                          99.4528
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4528
  data arrival time                                                                                                           -1.6208
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8320



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0765      1.0000    0.0001      1.2105 r    (20.45,25.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1004      1.0000    0.1439      1.3544 r    (20.88,25.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.0506
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1004      1.0000    0.0000      1.3544 r    (20.97,28.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1206      1.0000    0.1159      1.4703 f    (21.10,28.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      6.9438
  U0_UART_RX/U0_edge_bit_counter/U32/A2 (AND2X1_RVT)                                         0.1206      1.0000    0.0001      1.4704 f    (17.47,38.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U32/Y (AND2X1_RVT)                                          0.0460      1.0000    0.1502      1.6207 f    (18.14,38.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N22 (net)                                1      0.7729
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/D (SDFFARX1_RVT)                          0.0460      1.0000    0.0000      1.6207 f    (17.31,37.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6207

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (18.23,36.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2972     99.4528
  data required time                                                                                                          99.4528
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4528
  data arrival time                                                                                                           -1.6207
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8322



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0765      1.0000    0.0001      1.2105 r    (20.45,25.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1004      1.0000    0.1439      1.3544 r    (20.88,25.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.0506
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1004      1.0000    0.0000      1.3544 r    (20.97,28.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1206      1.0000    0.1159      1.4703 f    (21.10,28.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      6.9438
  U0_UART_RX/U0_edge_bit_counter/U31/A2 (AND2X1_RVT)                                         0.1206      1.0000    0.0001      1.4704 f    (16.25,38.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U31/Y (AND2X1_RVT)                                          0.0454      1.0000    0.1494      1.6199 f    (16.92,38.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N23 (net)                                1      0.7168
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/D (SDFFARX1_RVT)                          0.0454      1.0000    0.0000      1.6199 f    (16.70,40.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6199

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2970     99.4530
  data required time                                                                                                          99.4530
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4530
  data arrival time                                                                                                           -1.6199
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8332



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0765      1.0000    0.0001      1.2105 r    (20.45,25.46)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1004      1.0000    0.1439      1.3544 r    (20.88,25.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.0506
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1004      1.0000    0.0000      1.3544 r    (20.97,28.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1206      1.0000    0.1159      1.4703 f    (21.10,28.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      6.9438
  U0_UART_RX/U0_edge_bit_counter/U33/A2 (AND2X1_RVT)                                         0.1206      1.0000    0.0001      1.4704 f    (15.95,34.01)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U33/Y (AND2X1_RVT)                                          0.0445      1.0000    0.1481      1.6185 f    (16.62,33.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N21 (net)                                1      0.6237
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/D (SDFFARX1_RVT)                          0.0445      1.0000    0.0000      1.6185 f    (17.77,34.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6185

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (18.69,33.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2966     99.4534
  data required time                                                                                                          99.4534
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4534
  data arrival time                                                                                                           -1.6185
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8349



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2178      1.0000    0.0006      0.4467 r    (11.60,5.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3033      0.7500 r    (12.82,5.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0171
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7500 r    (12.76,10.45)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1105      1.0000    0.1193      0.8693 f    (13.12,10.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.1632
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1105      1.0000    0.0000      0.8693 f    (16.09,15.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0765      1.0000    0.3411      1.2105 r    (17.38,15.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.8831
  U0_UART_RX/U0_edge_bit_counter/U18/A1 (AND2X1_RVT)                                         0.0765      1.0000    0.0000      1.2105 r    (23.18,20.48)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1_RVT)                                          0.0488      1.0000    0.1064      1.3169 r    (22.67,20.55)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n21 (net)                                1      0.9645
  U0_UART_RX/U0_edge_bit_counter/U17/A3 (NAND4X0_RVT)                                        0.0488      1.0000    0.0000      1.3169 r    (21.12,22.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U17/Y (NAND4X0_RVT)                                         0.2005      1.0000    0.1187      1.4356 f    (21.26,22.23)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n19 (net)                                1      0.7523
  U0_UART_RX/U0_edge_bit_counter/U16/A2 (NAND2X0_RVT)                                        0.2005      1.0000    0.0000      1.4356 f    (21.88,20.63)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U16/Y (NAND2X0_RVT)                                         0.1294      1.0000    0.1740      1.6097 r    (22.02,20.56)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n29 (net)                                1      0.8587
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/D (SDFFARX1_RVT)                           0.1294      1.0000    0.0000      1.6097 r    (23.39,22.13)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6097

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (24.31,22.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2947     99.4553
  data required time                                                                                                          99.4553
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4553
  data arrival time                                                                                                           -1.6097
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8456



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_uart_fsm/U63/A1 (XNOR2X1_RVT)                                                0.2178      1.0000    0.0005      0.4466 r    (11.60,22.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U63/Y (XNOR2X1_RVT)                                                 0.0824      1.0000    0.2745      0.7211 r    (12.52,22.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n54 (net)                                        1      0.8104
  U0_UART_RX/U0_uart_fsm/U61/A3 (NAND4X0_RVT)                                                0.0824      1.0000    0.0000      0.7211 r    (12.15,23.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U61/Y (NAND4X0_RVT)                                                 0.1407      1.0000    0.1495      0.8706 f    (12.29,23.90)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n51 (net)                                        1      1.2683
  U0_UART_RX/U0_uart_fsm/U60/A2 (NOR2X0_RVT)                                                 0.1407      1.0000    0.0000      0.8706 f    (17.86,25.38)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U60/Y (NOR2X0_RVT)                                                  0.0789      1.0000    0.2087      1.0794 r    (18.59,25.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n20 (net)                                        3      3.2435
  U0_UART_RX/U0_uart_fsm/U56/A1 (AND4X1_RVT)                                                 0.0789      1.0000    0.0001      1.0794 r    (32.52,25.80)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U56/Y (AND4X1_RVT)                                                  0.0884      1.0000    0.1736      1.2531 r    (33.03,25.57)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n26 (net)                                        2      1.9307
  U0_UART_RX/U0_uart_fsm/U34/A1 (AO21X1_RVT)                                                 0.0884      1.0000    0.0000      1.2531 r    (35.19,32.34)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U34/Y (AO21X1_RVT)                                                  0.0574      1.0000    0.1477      1.4009 r    (35.84,32.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n25 (net)                                        1      0.7188
  U0_UART_RX/U0_uart_fsm/U33/A2 (AO21X1_RVT)                                                 0.0574      1.0000    0.0000      1.4009 r    (35.50,30.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U33/Y (AO21X1_RVT)                                                  0.0673      1.0000    0.1531      1.5540 r    (34.61,30.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/next_state[1] (net)                              1      1.3064
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/D (SDFFARX1_RVT)                               0.0673      1.0000    0.0000      1.5540 r    (28.25,34.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.5540

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (29.17,33.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2659     99.4841
  data required time                                                                                                          99.4841
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4841
  data arrival time                                                                                                           -1.5540
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9301



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1093      1.0000    0.0000      0.9461 f    (34.19,5.74)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1422      1.0000    0.1463      1.0925 r    (34.18,5.50)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.7583
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1422      1.0000    0.0000      1.0925 r    (33.37,5.43)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1556      1.0000    0.2088      1.3013 r    (32.70,5.51)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2693
  U0_UART_TX/U0_Serializer/U21/A6 (AO222X1_RVT)                                              0.1556      1.0000    0.0001      1.3014 r    (22.73,8.44)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U21/Y (AO222X1_RVT)                                               0.0910      1.0000    0.2184      1.5198 r    (22.30,8.86)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n26 (net)                                      1      1.1262
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/D (SDFFARX1_RVT)                                    0.0910      1.0000    0.0000      1.5198 r    (15.64,7.28)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5198

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (16.56,6.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2769     99.4731
  data required time                                                                                                          99.4731
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4731
  data arrival time                                                                                                           -1.5198
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9533



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1093      1.0000    0.0000      0.9461 f    (34.19,5.74)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1422      1.0000    0.1463      1.0925 r    (34.18,5.50)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.7583
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1422      1.0000    0.0000      1.0925 r    (33.37,5.43)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1556      1.0000    0.2088      1.3013 r    (32.70,5.51)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2693
  U0_UART_TX/U0_Serializer/U22/A6 (AO222X1_RVT)                                              0.1556      1.0000    0.0001      1.3014 r    (22.58,10.94)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U22/Y (AO222X1_RVT)                                               0.0904      1.0000    0.2178      1.5192 r    (22.14,10.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n27 (net)                                      1      1.0905
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/D (SDFFARX1_RVT)                                    0.0904      1.0000    0.0000      1.5192 r    (16.85,8.76)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5192

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (17.77,9.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2766     99.4734
  data required time                                                                                                          99.4734
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4734
  data arrival time                                                                                                           -1.5192
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9541



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1093      1.0000    0.0000      0.9461 f    (34.19,5.74)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1422      1.0000    0.1463      1.0925 r    (34.18,5.50)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.7583
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1422      1.0000    0.0000      1.0925 r    (33.37,5.43)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1556      1.0000    0.2088      1.3013 r    (32.70,5.51)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2693
  U0_UART_TX/U0_Serializer/U24/A6 (AO222X1_RVT)                                              0.1556      1.0000    0.0001      1.3014 r    (28.96,8.44)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U24/Y (AO222X1_RVT)                                               0.0895      1.0000    0.2170      1.5183 r    (28.53,8.86)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n29 (net)                                      1      1.0397
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/D (SDFFARX1_RVT)                                    0.0895      1.0000    0.0000      1.5184 r    (27.80,3.93)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5184

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (28.72,3.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2762     99.4738
  data required time                                                                                                          99.4738
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4738
  data arrival time                                                                                                           -1.5184
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9554



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1093      1.0000    0.0000      0.9461 f    (34.19,5.74)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1422      1.0000    0.1463      1.0925 r    (34.18,5.50)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.7583
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1422      1.0000    0.0000      1.0925 r    (33.37,5.43)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1556      1.0000    0.2088      1.3013 r    (32.70,5.51)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2693
  U0_UART_TX/U0_Serializer/U19/A6 (AO222X1_RVT)                                              0.1556      1.0000    0.0001      1.3013 r    (32.21,10.94)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U19/Y (AO222X1_RVT)                                               0.0890      1.0000    0.2164      1.5178 r    (32.65,10.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n24 (net)                                      1      1.0065
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/D (SDFFARX1_RVT)                                    0.0890      1.0000    0.0000      1.5178 r    (34.18,13.96)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.5178

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (35.10,13.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2760     99.4740
  data required time                                                                                                          99.4740
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4740
  data arrival time                                                                                                           -1.5178
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9562



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1093      1.0000    0.0000      0.9461 f    (34.19,5.74)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1422      1.0000    0.1463      1.0925 r    (34.18,5.50)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.7583
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1422      1.0000    0.0000      1.0925 r    (33.37,5.43)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1556      1.0000    0.2088      1.3013 r    (32.70,5.51)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2693
  U0_UART_TX/U0_Serializer/U23/A6 (AO222X1_RVT)                                              0.1556      1.0000    0.0001      1.3014 r    (25.83,8.44)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U23/Y (AO222X1_RVT)                                               0.0853      1.0000    0.2123      1.5137 r    (26.26,8.86)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n28 (net)                                      1      0.7955
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/D (SDFFARX1_RVT)                                    0.0853      1.0000    0.0000      1.5137 r    (25.52,7.28)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5137

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (26.44,6.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2743     99.4757
  data required time                                                                                                          99.4758
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4758
  data arrival time                                                                                                           -1.5137
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9621



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1093      1.0000    0.0000      0.9461 f    (34.19,5.74)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1422      1.0000    0.1463      1.0925 r    (34.18,5.50)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.7583
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1422      1.0000    0.0000      1.0925 r    (33.37,5.43)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1556      1.0000    0.2088      1.3013 r    (32.70,5.51)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2693
  U0_UART_TX/U0_Serializer/U25/A6 (AO222X1_RVT)                                              0.1556      1.0000    0.0000      1.3013 r    (32.06,7.60)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U25/Y (AO222X1_RVT)                                               0.0841      1.0000    0.2110      1.5123 r    (32.50,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n30 (net)                                      1      0.7277
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/D (SDFFARX1_RVT)                                    0.0841      1.0000    0.0000      1.5123 r    (34.49,7.28)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5123

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (35.41,6.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2737     99.4763
  data required time                                                                                                          99.4763
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4763
  data arrival time                                                                                                           -1.5123
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9640



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (18.69,33.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (SDFFARX1_RVT)                          0.2075      1.0000    0.4391      0.4391 r    (21.87,33.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (net)                      7     10.6520
  U0_UART_RX/U0_data_sampling/U50/A (INVX0_RVT)                                              0.2075      1.0000    0.0002      0.4393 r    (9.05,37.36)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U50/Y (INVX0_RVT)                                              0.1266      1.0000    0.1194      0.5586 f    (8.84,37.32)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n45 (net)                                   2      2.5379
  U0_UART_RX/U0_data_sampling/U49/A1 (XOR2X1_RVT)                                            0.1266      1.0000    0.0000      0.5587 f    (6.23,40.82)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U49/Y (XOR2X1_RVT)                                             0.0719      1.0000    0.2412      0.7998 r    (7.50,40.61)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n52 (net)                                   1      0.7964
  U0_UART_RX/U0_data_sampling/U48/A3 (AND3X1_RVT)                                            0.0719      1.0000    0.0000      0.7998 r    (9.26,38.87)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)                                             0.0549      1.0000    0.1409      0.9407 r    (10.08,38.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n50 (net)                                   1      0.7079
  U0_UART_RX/U0_data_sampling/U47/A4 (NAND4X0_RVT)                                           0.0549      1.0000    0.0000      0.9407 r    (11.18,38.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)                                            0.2413      1.0000    0.2169      1.1577 f    (10.88,38.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n27 (net)                                   3      3.2599
  U0_UART_RX/U0_data_sampling/U46/S0 (MUX21X1_RVT)                                           0.2413      1.0000    0.0000      1.1577 f    (20.40,39.00)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U46/Y (MUX21X1_RVT)                                            0.0833      1.0000    0.3131      1.4708 f    (21.33,38.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n23 (net)                                   1      0.8555
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/D (SDFFARX1_RVT)                                0.0833      1.0000    0.0000      1.4708 f    (23.54,40.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.4708

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (24.46,39.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3124     99.4376
  data required time                                                                                                          99.4376
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4376
  data arrival time                                                                                                           -1.4708
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9668



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1093      1.0000    0.0000      0.9461 f    (34.19,5.74)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1422      1.0000    0.1463      1.0925 r    (34.18,5.50)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.7583
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1422      1.0000    0.0000      1.0925 r    (33.37,5.43)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1556      1.0000    0.2088      1.3013 r    (32.70,5.51)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2693
  U0_UART_TX/U0_Serializer/U26/A5 (AO222X1_RVT)                                              0.1556      1.0000    0.0001      1.3013 r    (32.06,8.78)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U26/Y (AO222X1_RVT)                                               0.0862      1.0000    0.1991      1.5004 r    (32.65,8.86)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n31 (net)                                      1      0.8489
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/D (SDFFARX1_RVT)                                    0.0862      1.0000    0.0000      1.5004 r    (34.03,10.62)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.5004

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (34.95,9.86)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2747     99.4753
  data required time                                                                                                          99.4753
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4753
  data arrival time                                                                                                           -1.5004
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9749



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1093      1.0000    0.0000      0.9461 f    (34.19,5.74)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1422      1.0000    0.1463      1.0925 r    (34.18,5.50)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.7583
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1422      1.0000    0.0000      1.0925 r    (33.37,5.43)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1556      1.0000    0.2088      1.3013 r    (32.70,5.51)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2693
  U0_UART_TX/U0_Serializer/U20/A2 (AO22X1_RVT)                                               0.1556      1.0000    0.0001      1.3014 r    (23.39,5.71)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U20/Y (AO22X1_RVT)                                                0.0698      1.0000    0.2064      1.5078 r    (24.13,5.53)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n25 (net)                                      1      1.2997
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/D (SDFFARX1_RVT)                                    0.0698      1.0000    0.0000      1.5078 r    (14.88,3.93)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5078

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (15.80,3.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2671     99.4829
  data required time                                                                                                          99.4829
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4829
  data arrival time                                                                                                           -1.5078
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9751



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (42.10,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/Q (SDFFARX1_RVT)                                  0.1175      1.0000    0.3772      0.3772 r    (45.28,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA[2] (net)                              4      4.7533
  U0_UART_RX/U0_par_chk/U6/A2 (XNOR2X1_RVT)                                                  0.1175      1.0000    0.0001      0.3772 r    (38.78,44.02)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/U6/Y (XNOR2X1_RVT)                                                   0.0827      1.0000    0.2716      0.6488 r    (37.56,43.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/n6 (net)                                          1      1.6553
  U0_UART_RX/U0_par_chk/U5/A3 (XNOR3X1_RVT)                                                  0.0827      1.0000    0.0000      0.6488 r    (36.43,41.06)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/U5/Y (XNOR3X1_RVT)                                                   0.1289      1.0000    0.1783      0.8271 f    (37.14,40.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/n4 (net)                                          1      1.8228
  U0_UART_RX/U0_par_chk/U3/A2 (XNOR3X1_RVT)                                                  0.1289      1.0000    0.0000      0.8271 f    (37.58,32.21)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/U3/Y (XNOR3X1_RVT)                                                   0.1264      1.0000    0.4443      1.2715 f    (39.88,32.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/n2 (net)                                          1      0.9994
  U0_UART_RX/U0_par_chk/U2/A4 (AO22X1_RVT)                                                   0.1264      1.0000    0.0000      1.2715 f    (40.83,28.69)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/U2/Y (AO22X1_RVT)                                                    0.0490      1.0000    0.1512      1.4227 f    (40.24,28.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/n9 (net)                                          1      0.7960
  U0_UART_RX/U0_par_chk/par_err_reg/D (SDFFARX1_RVT)                                         0.0490      1.0000    0.0000      1.4227 f    (41.17,30.68)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.4227

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000    100.0000 r    (42.10,29.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2982     99.4518
  data required time                                                                                                          99.4518
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4518
  data arrival time                                                                                                           -1.4227
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.0291



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (28.87,13.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/Q (SDFFARX1_RVT)                                   0.0795      1.0000    0.3472      0.3472 r    (32.05,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n14 (net)                                     2      2.1642
  U0_UART_TX/U0_parity_calc/U7/A2 (XNOR2X1_RVT)                                              0.0795      1.0000    0.0000      0.3472 r    (32.73,12.14)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U7/Y (XNOR2X1_RVT)                                               0.0830      1.0000    0.2515      0.5987 r    (33.95,12.21)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n10 (net)                                     1      1.6747
  U0_UART_TX/U0_parity_calc/U6/A3 (XNOR3X1_RVT)                                              0.0830      1.0000    0.0000      0.5987 r    (33.70,15.10)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U6/Y (XNOR3X1_RVT)                                               0.1281      1.0000    0.1727      0.7714 f    (34.40,15.54)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n3 (net)                                      1      1.4615
  U0_UART_TX/U0_parity_calc/U3/A2 (XNOR3X1_RVT)                                              0.1281      1.0000    0.0000      0.7714 f    (33.93,18.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U3/Y (XNOR3X1_RVT)                                               0.1265      1.0000    0.4394      1.2108 f    (36.23,18.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n2 (net)                                      1      0.7865
  U0_UART_TX/U0_parity_calc/U2/A4 (AO22X1_RVT)                                               0.1265      1.0000    0.0000      1.2108 f    (38.24,18.66)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U2/Y (AO22X1_RVT)                                                0.0494      1.0000    0.1517      1.3625 f    (37.65,18.90)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n27 (net)                                     1      0.8312
  U0_UART_TX/U0_parity_calc/parity_reg/D (SDFFARX1_RVT)                                      0.0494      1.0000    0.0000      1.3625 f    (35.70,17.31)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.3625

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)                                    0.0000      1.0000    0.0000    100.0000 r    (36.62,16.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2984     99.4516
  data required time                                                                                                          99.4516
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4516
  data arrival time                                                                                                           -1.3625
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.0891



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U34/A1 (AND2X1_RVT)                                               0.1093      1.0000    0.0001      0.9462 f    (40.12,22.30)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U34/Y (AND2X1_RVT)                                                0.0581      1.0000    0.1519      1.0980 f    (40.63,22.23)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/N23 (net)                                      2      2.0417
  U0_UART_TX/U0_Serializer/U32/A3 (AO21X1_RVT)                                               0.0581      1.0000    0.0000      1.0980 f    (42.70,24.58)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U32/Y (AO21X1_RVT)                                                0.0512      1.0000    0.1014      1.1994 f    (43.13,23.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n21 (net)                                      1      0.7766
  U0_UART_TX/U0_Serializer/U30/A2 (AO21X1_RVT)                                               0.0512      1.0000    0.0000      1.1994 f    (44.53,22.15)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U30/Y (AO21X1_RVT)                                                0.0532      1.0000    0.1570      1.3564 f    (45.41,22.24)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/N25 (net)                                      1      0.9550
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/D (SDFFARX1_RVT)                                 0.0532      1.0000    0.0000      1.3564 f    (41.17,20.65)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.3564

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (42.10,19.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2997     99.4503
  data required time                                                                                                          99.4503
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4503
  data arrival time                                                                                                           -1.3564
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.0939



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2178      1.0000    0.4461      0.4461 r    (20.81,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.3258
  U0_UART_RX/U0_uart_fsm/U63/A1 (XNOR2X1_RVT)                                                0.2178      1.0000    0.0005      0.4466 r    (11.60,22.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U63/Y (XNOR2X1_RVT)                                                 0.0824      1.0000    0.2745      0.7211 r    (12.52,22.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n54 (net)                                        1      0.8104
  U0_UART_RX/U0_uart_fsm/U61/A3 (NAND4X0_RVT)                                                0.0824      1.0000    0.0000      0.7211 r    (12.15,23.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U61/Y (NAND4X0_RVT)                                                 0.1407      1.0000    0.1495      0.8706 f    (12.29,23.90)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n51 (net)                                        1      1.2683
  U0_UART_RX/U0_uart_fsm/U60/A2 (NOR2X0_RVT)                                                 0.1407      1.0000    0.0000      0.8706 f    (17.86,25.38)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U60/Y (NOR2X0_RVT)                                                  0.0789      1.0000    0.2087      1.0794 r    (18.59,25.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n20 (net)                                        3      3.2435
  U0_UART_RX/U0_uart_fsm/U30/A2 (NAND3X0_RVT)                                                0.0789      1.0000    0.0001      1.0794 r    (33.74,25.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U30/Y (NAND3X0_RVT)                                                 0.0948      1.0000    0.0981      1.1776 f    (33.61,25.56)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n19 (net)                                        1      0.5918
  U0_UART_RX/U0_uart_fsm/U29/A2 (NAND2X0_RVT)                                                0.0948      1.0000    0.0000      1.1776 f    (34.65,25.50)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U29/Y (NAND2X0_RVT)                                                 0.0892      1.0000    0.1110      1.2886 r    (34.79,25.56)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/next_state[2] (net)                              1      0.7317
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/D (SDFFARX1_RVT)                               0.0892      1.0000    0.0000      1.2886 r    (34.79,27.34)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.2886

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (35.71,26.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2761     99.4739
  data required time                                                                                                          99.4739
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4739
  data arrival time                                                                                                           -1.2886
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.1853



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1019      1.0000    0.3658      0.3658 r    (35.66,5.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.7128
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1019      1.0000    0.0000      0.3658 r    (34.89,3.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0528      1.0000    0.0445      0.4103 f    (34.75,3.83)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.6115
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0528      1.0000    0.0000      0.4103 f    (33.21,3.91)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4320      1.0000    0.2950      0.7053 r    (33.08,3.84)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.7231
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4320      1.0000    0.0002      0.7055 r    (26.07,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2565      1.0000    0.2144      0.9200 f    (25.94,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.3232
  U0_UART_TX/U0_parity_calc/U17/A4 (AO22X1_RVT)                                              0.2565      1.0000    0.0000      0.9200 f    (23.65,11.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U17/Y (AO22X1_RVT)                                               0.0727      1.0000    0.2094      1.1295 f    (23.06,12.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n37 (net)                                     1      1.1030
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/D (SDFFARX1_RVT)                                   0.0727      1.0000    0.0000      1.1295 f    (16.40,10.62)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1295

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (17.32,9.86)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3075     99.4425
  data required time                                                                                                          99.4426
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4426
  data arrival time                                                                                                           -1.1295
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3131



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1019      1.0000    0.3658      0.3658 r    (35.66,5.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.7128
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1019      1.0000    0.0000      0.3658 r    (34.89,3.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0528      1.0000    0.0445      0.4103 f    (34.75,3.83)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.6115
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0528      1.0000    0.0000      0.4103 f    (33.21,3.91)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4320      1.0000    0.2950      0.7053 r    (33.08,3.84)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.7231
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4320      1.0000    0.0002      0.7055 r    (26.07,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2565      1.0000    0.2144      0.9200 f    (25.94,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.3232
  U0_UART_TX/U0_parity_calc/U15/A4 (AO22X1_RVT)                                              0.2565      1.0000    0.0000      0.9200 f    (29.73,15.31)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U15/Y (AO22X1_RVT)                                               0.0718      1.0000    0.2079      1.1279 f    (29.14,15.56)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n35 (net)                                     1      1.0007
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/D (SDFFARX1_RVT)                                   0.0718      1.0000    0.0000      1.1279 f    (29.01,20.65)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1279

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (29.93,19.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3070     99.4430
  data required time                                                                                                          99.4430
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4430
  data arrival time                                                                                                           -1.1279
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3151



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_mux/OUT_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U16/A1 (AO22X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.87,13.94)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U16/Y (AO22X1_RVT)                                                       0.0694      1.0000    0.1752      0.8097 f    (42.97,13.85)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/mux_sel[0] (net)                                      3      2.5610
  U0_UART_TX/U0_mux/U4/A (INVX1_RVT)                                                         0.0694      1.0000    0.0000      0.8097 f    (42.79,15.44)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/U4/Y (INVX1_RVT)                                                         0.0585      1.0000    0.0708      0.8805 r    (42.66,15.54)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/n3 (net)                                              2      1.7661
  U0_UART_TX/U0_mux/U8/A4 (AO22X1_RVT)                                                       0.0585      1.0000    0.0000      0.8805 r    (40.87,15.31)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/U8/Y (AO22X1_RVT)                                                        0.0601      1.0000    0.1309      1.0115 r    (41.46,15.56)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/n4 (net)                                              1      0.7758
  U0_UART_TX/U0_mux/U6/A2 (AO22X1_RVT)                                                       0.0601      1.0000    0.0000      1.0115 r    (44.32,15.74)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/U6/Y (AO22X1_RVT)                                                        0.0623      1.0000    0.1588      1.1703 r    (43.58,15.56)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/mux_out (net)                                         1      0.8944
  U0_UART_TX/U0_mux/OUT_reg/D (SDFFARX1_RVT)                                                 0.0623      1.0000    0.0000      1.1703 r    (41.17,17.31)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1703

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_mux/OUT_reg/CLK (SDFFARX1_RVT)                                               0.0000      1.0000    0.0000    100.0000 r    (42.10,16.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2640     99.4860
  data required time                                                                                                          99.4860
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4860
  data arrival time                                                                                                           -1.1703
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3158



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1019      1.0000    0.3658      0.3658 r    (35.66,5.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.7128
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1019      1.0000    0.0000      0.3658 r    (34.89,3.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0528      1.0000    0.0445      0.4103 f    (34.75,3.83)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.6115
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0528      1.0000    0.0000      0.4103 f    (33.21,3.91)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4320      1.0000    0.2950      0.7053 r    (33.08,3.84)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.7231
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4320      1.0000    0.0002      0.7055 r    (26.07,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2565      1.0000    0.2144      0.9200 f    (25.94,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.3232
  U0_UART_TX/U0_parity_calc/U21/A4 (AO22X1_RVT)                                              0.2565      1.0000    0.0000      0.9200 f    (26.23,15.31)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U21/Y (AO22X1_RVT)                                               0.0715      1.0000    0.2072      1.1272 f    (25.64,15.56)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n41 (net)                                     1      0.9661
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/D (SDFFARX1_RVT)                                   0.0715      1.0000    0.0000      1.1272 f    (22.02,17.31)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1272

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (22.94,16.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3069     99.4431
  data required time                                                                                                          99.4431
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4431
  data arrival time                                                                                                           -1.1272
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3159



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1019      1.0000    0.3658      0.3658 r    (35.66,5.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.7128
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1019      1.0000    0.0000      0.3658 r    (34.89,3.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0528      1.0000    0.0445      0.4103 f    (34.75,3.83)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.6115
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0528      1.0000    0.0000      0.4103 f    (33.21,3.91)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4320      1.0000    0.2950      0.7053 r    (33.08,3.84)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.7231
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4320      1.0000    0.0002      0.7055 r    (26.07,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2565      1.0000    0.2144      0.9200 f    (25.94,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.3232
  U0_UART_TX/U0_parity_calc/U19/A4 (AO22X1_RVT)                                              0.2565      1.0000    0.0000      0.9200 f    (22.13,11.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U19/Y (AO22X1_RVT)                                               0.0714      1.0000    0.2070      1.1271 f    (21.54,12.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n39 (net)                                     1      0.9580
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/D (SDFFARX1_RVT)                                   0.0714      1.0000    0.0000      1.1271 f    (18.07,13.96)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1271

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (18.99,13.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3069     99.4431
  data required time                                                                                                          99.4431
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4431
  data arrival time                                                                                                           -1.1271
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3161



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1019      1.0000    0.3658      0.3658 r    (35.66,5.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.7128
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1019      1.0000    0.0000      0.3658 r    (34.89,3.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0528      1.0000    0.0445      0.4103 f    (34.75,3.83)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.6115
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0528      1.0000    0.0000      0.4103 f    (33.21,3.91)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4320      1.0000    0.2950      0.7053 r    (33.08,3.84)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.7231
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4320      1.0000    0.0002      0.7055 r    (26.07,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2565      1.0000    0.2144      0.9200 f    (25.94,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.3232
  U0_UART_TX/U0_parity_calc/U23/A4 (AO22X1_RVT)                                              0.2565      1.0000    0.0000      0.9200 f    (24.71,15.31)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U23/Y (AO22X1_RVT)                                               0.0712      1.0000    0.2064      1.1264 f    (24.12,15.56)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n43 (net)                                     1      0.9258
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/D (SDFFARX1_RVT)                                   0.0712      1.0000    0.0000      1.1264 f    (18.83,15.44)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1264

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (19.75,16.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3067     99.4433
  data required time                                                                                                          99.4433
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4433
  data arrival time                                                                                                           -1.1264
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3169



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1019      1.0000    0.3658      0.3658 r    (35.66,5.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.7128
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1019      1.0000    0.0000      0.3658 r    (34.89,3.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0528      1.0000    0.0445      0.4103 f    (34.75,3.83)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.6115
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0528      1.0000    0.0000      0.4103 f    (33.21,3.91)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4320      1.0000    0.2950      0.7053 r    (33.08,3.84)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.7231
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4320      1.0000    0.0002      0.7055 r    (26.07,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2565      1.0000    0.2144      0.9200 f    (25.94,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.3232
  U0_UART_TX/U0_parity_calc/U11/A4 (AO22X1_RVT)                                              0.2565      1.0000    0.0000      0.9200 f    (30.79,11.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U11/Y (AO22X1_RVT)                                               0.0707      1.0000    0.2052      1.1252 f    (30.20,12.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n31 (net)                                     1      0.8646
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/D (SDFFARX1_RVT)                                   0.0707      1.0000    0.0000      1.1252 f    (27.95,13.96)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1252

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (28.87,13.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3065     99.4435
  data required time                                                                                                          99.4435
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4435
  data arrival time                                                                                                           -1.1252
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3183



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1019      1.0000    0.3658      0.3658 r    (35.66,5.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.7128
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1019      1.0000    0.0000      0.3658 r    (34.89,3.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0528      1.0000    0.0445      0.4103 f    (34.75,3.83)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.6115
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0528      1.0000    0.0000      0.4103 f    (33.21,3.91)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4320      1.0000    0.2950      0.7053 r    (33.08,3.84)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.7231
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4320      1.0000    0.0002      0.7055 r    (26.07,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2565      1.0000    0.2144      0.9200 f    (25.94,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.3232
  U0_UART_TX/U0_parity_calc/U13/A4 (AO22X1_RVT)                                              0.2565      1.0000    0.0000      0.9200 f    (28.21,15.31)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U13/Y (AO22X1_RVT)                                               0.0700      1.0000    0.2034      1.1234 f    (27.62,15.56)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n33 (net)                                     1      0.7749
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/D (SDFFARX1_RVT)                                   0.0700      1.0000    0.0000      1.1234 f    (28.25,17.31)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1234

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (29.17,16.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3062     99.4438
  data required time                                                                                                          99.4438
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4438
  data arrival time                                                                                                           -1.1234
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3204



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1019      1.0000    0.3658      0.3658 r    (35.66,5.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.7128
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1019      1.0000    0.0000      0.3658 r    (34.89,3.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0528      1.0000    0.0445      0.4103 f    (34.75,3.83)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.6115
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0528      1.0000    0.0000      0.4103 f    (33.21,3.91)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4320      1.0000    0.2950      0.7053 r    (33.08,3.84)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.7231
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4320      1.0000    0.0002      0.7055 r    (26.07,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2565      1.0000    0.2144      0.9200 f    (25.94,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.3232
  U0_UART_TX/U0_parity_calc/U9/A4 (AO22X1_RVT)                                               0.2565      1.0000    0.0000      0.9200 f    (26.54,11.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U9/Y (AO22X1_RVT)                                                0.0694      1.0000    0.2021      1.1221 f    (25.95,12.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n29 (net)                                     1      0.7065
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/D (SDFFARX1_RVT)                                   0.0694      1.0000    0.0000      1.1221 f    (25.67,10.62)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1221

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (26.59,9.86)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3059     99.4441
  data required time                                                                                                          99.4441
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4441
  data arrival time                                                                                                           -1.1221
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3220



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U34/A1 (AND2X1_RVT)                                               0.1093      1.0000    0.0001      0.9462 f    (40.12,22.30)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U34/Y (AND2X1_RVT)                                                0.0581      1.0000    0.1519      1.0980 f    (40.63,22.23)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/N23 (net)                                      2      2.0417
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/D (SDFFARX1_RVT)                                 0.0581      1.0000    0.0000      1.0981 f    (35.40,20.65)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.0981

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (36.32,19.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3014     99.4486
  data required time                                                                                                          99.4486
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4486
  data arrival time                                                                                                           -1.0981
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3506



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_stp_chk/stp_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (29.17,33.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                               0.0931      1.0000    0.3359      0.3359 f    (32.36,33.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n28 (net)                                        5      4.4847
  U0_UART_RX/U0_uart_fsm/U74/A2 (NAND2X0_RVT)                                                0.0931      1.0000    0.0000      0.3359 f    (30.85,30.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U74/Y (NAND2X0_RVT)                                                 0.1332      1.0000    0.1397      0.4756 r    (30.99,30.60)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n44 (net)                                        2      1.7193
  U0_UART_RX/U0_uart_fsm/U45/A (INVX0_RVT)                                                   0.1332      1.0000    0.0000      0.4756 r    (32.52,30.68)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U45/Y (INVX0_RVT)                                                   0.1161      1.0000    0.1232      0.5988 f    (32.73,30.63)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n14 (net)                                        4      3.8766
  U0_UART_RX/U0_uart_fsm/U44/A1 (NAND2X0_RVT)                                                0.1161      1.0000    0.0000      0.5988 f    (37.02,25.80)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U44/Y (NAND2X0_RVT)                                                 0.1330      1.0000    0.1504      0.7492 r    (37.03,25.56)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n16 (net)                                        2      1.7542
  U0_UART_RX/U0_uart_fsm/U43/A (INVX0_RVT)                                                   0.1330      1.0000    0.0000      0.7492 r    (36.17,25.48)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U43/Y (INVX0_RVT)                                                   0.1044      1.0000    0.1090      0.8582 f    (36.38,25.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/stp_chk_en (net)                                 3      3.0486
  U0_UART_RX/U0_stp_chk/U3/A (INVX1_RVT)                                                     0.1044      1.0000    0.0000      0.8583 f    (38.14,25.47)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/U3/Y (INVX1_RVT)                                                     0.0616      1.0000    0.0715      0.9298 r    (38.28,25.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/n1 (net)                                          1      0.7590
  U0_UART_RX/U0_stp_chk/U2/A2 (OAI22X1_RVT)                                                  0.0616      1.0000    0.0000      0.9298 r    (39.36,26.25)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/U2/Y (OAI22X1_RVT)                                                   0.0367      1.0000    0.1615      1.0913 f    (40.50,25.54)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/n4 (net)                                          1      0.7608
  U0_UART_RX/U0_stp_chk/stp_err_reg/D (SDFFARX1_RVT)                                         0.0367      1.0000    0.0000      1.0913 f    (40.87,27.34)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.0913

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000    100.0000 r    (41.79,26.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2940     99.4560
  data required time                                                                                                          99.4560
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4560
  data arrival time                                                                                                           -1.0913
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3647



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (40.97,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1093      1.0000    0.1985      0.9461 f    (40.15,10.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3027
  U0_UART_TX/U0_Serializer/U33/A1 (AND2X1_RVT)                                               0.1093      1.0000    0.0001      0.9462 f    (41.42,23.82)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U33/Y (AND2X1_RVT)                                                0.0455      1.0000    0.1382      1.0844 f    (40.91,23.90)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/N24 (net)                                      1      0.8874
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/D (SDFFARX1_RVT)                                 0.0455      1.0000    0.0000      1.0844 f    (36.16,24.00)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.0844

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (37.08,23.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2970     99.4530
  data required time                                                                                                          99.4530
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4530
  data arrival time                                                                                                           -1.0844
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3686



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0603      1.0000    0.3280      0.3280 r    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.8071
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0603      1.0000    0.0000      0.3280 r    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0864      1.0000    0.1291      0.4571 r    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3898
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0864      1.0000    0.0000      0.4572 r    (44.68,11.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0787      1.0000    0.1216      0.5788 r    (45.11,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      2.0040
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0787      1.0000    0.0000      0.5788 r    (44.62,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0547      1.0000    0.0557      0.6345 f    (44.48,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.6645
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0547      1.0000    0.0000      0.6345 f    (43.40,12.27)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0530      1.0000    0.1131      0.7476 f    (42.88,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5088
  U0_UART_TX/U0_fsm/U11/A1 (OA21X1_RVT)                                                      0.0530      1.0000    0.0000      0.7476 f    (44.31,10.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U11/Y (OA21X1_RVT)                                                       0.0552      1.0000    0.1586      0.9062 f    (43.33,10.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/next_state[1] (net)                                   1      0.9738
  U0_UART_TX/U0_fsm/current_state_reg_1_/D (SDFFARX1_RVT)                                    0.0552      1.0000    0.0000      0.9062 f    (41.17,7.28)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.9062

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3004     99.4496
  data required time                                                                                                          99.4496
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4496
  data arrival time                                                                                                           -0.9062
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.5434



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (35.71,26.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)                               0.0949      1.0000    0.3600      0.3600 r    (38.89,27.23)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n1 (net)                                         3      3.2333
  U0_UART_RX/U0_uart_fsm/U79/A3 (AO21X1_RVT)                                                 0.0949      1.0000    0.0000      0.3601 r    (28.50,31.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U79/Y (AO21X1_RVT)                                                  0.0889      1.0000    0.1329      0.4930 r    (28.08,30.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n48 (net)                                        3      2.6978
  U0_UART_RX/U0_uart_fsm/U78/A2 (NAND2X0_RVT)                                                0.0889      1.0000    0.0000      0.4930 r    (27.66,32.18)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)                                                 0.2096      1.0000    0.1849      0.6779 f    (27.80,32.25)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/dat_samp_en (net)                                5      4.6254
  U0_UART_RX/U0_data_sampling/U62/A1 (AND2X1_RVT)                                            0.2096      1.0000    0.0001      0.6779 f    (29.63,39.02)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U62/Y (AND2X1_RVT)                                             0.0588      1.0000    0.1831      0.8611 f    (30.15,38.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/N58 (net)                                   1      0.6270
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (SDFFARX1_RVT)                               0.0588      1.0000    0.0000      0.8611 f    (31.29,38.85)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.8611

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (32.22,39.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3016     99.4484
  data required time                                                                                                          99.4484
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4484
  data arrival time                                                                                                           -0.8611
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.5873



  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000      0.0000 r    (36.32,19.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/Q (SDFFARX1_RVT)                                 0.0908      1.0000    0.3566      0.3566 r    (39.50,20.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count[0] (net)                             3      2.9485
  U0_UART_TX/U0_Serializer/U18/A2 (AND3X1_RVT)                                               0.0908      1.0000    0.0000      0.3567 r    (42.03,22.46)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U18/Y (AND3X1_RVT)                                                0.0666      1.0000    0.1573      0.5140 r    (41.37,22.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_done (net)                                 1      1.5158
  U0_UART_TX/U0_fsm/U8/A (INVX1_RVT)                                                         0.0666      1.0000    0.0000      0.5140 r    (39.66,15.44)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U8/Y (INVX1_RVT)                                                         0.0606      1.0000    0.0635      0.5775 f    (39.80,15.54)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n6 (net)                                              3      2.7404
  U0_UART_TX/U0_fsm/U10/A2 (OA21X1_RVT)                                                      0.0606      1.0000    0.0000      0.5775 f    (39.36,13.19)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U10/Y (OA21X1_RVT)                                                       0.0553      1.0000    0.1414      0.7189 f    (40.19,13.90)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n10 (net)                                             1      0.9833
  U0_UART_TX/U0_fsm/U9/A3 (NOR3X0_RVT)                                                       0.0553      1.0000    0.0000      0.7189 f    (41.02,12.01)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U9/Y (NOR3X0_RVT)                                                        0.0452      1.0000    0.1770      0.8959 r    (40.30,12.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/next_state[2] (net)                                   1      0.9437
  U0_UART_TX/U0_fsm/current_state_reg_2_/D (SDFFARX1_RVT)                                    0.0452      1.0000    0.0000      0.8959 r    (35.09,12.10)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.8959

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (36.01,12.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2601     99.4899
  data required time                                                                                                          99.4899
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4899
  data arrival time                                                                                                           -0.8959
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.5939



  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000      0.0000 r    (36.32,19.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/Q (SDFFARX1_RVT)                                 0.0908      1.0000    0.3566      0.3566 r    (39.50,20.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count[0] (net)                             3      2.9485
  U0_UART_TX/U0_Serializer/U18/A2 (AND3X1_RVT)                                               0.0908      1.0000    0.0000      0.3567 r    (42.03,22.46)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U18/Y (AND3X1_RVT)                                                0.0666      1.0000    0.1573      0.5140 r    (41.37,22.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_done (net)                                 1      1.5158
  U0_UART_TX/U0_fsm/U8/A (INVX1_RVT)                                                         0.0666      1.0000    0.0000      0.5140 r    (39.66,15.44)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U8/Y (INVX1_RVT)                                                         0.0606      1.0000    0.0635      0.5775 f    (39.80,15.54)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n6 (net)                                              3      2.7404
  U0_UART_TX/U0_fsm/U13/A2 (AO22X1_RVT)                                                      0.0606      1.0000    0.0000      0.5775 f    (39.76,9.05)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U13/Y (AO22X1_RVT)                                                       0.0485      1.0000    0.1617      0.7392 f    (39.02,8.87)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n13 (net)                                             1      0.7607
  U0_UART_TX/U0_fsm/U12/A1 (AND2X1_RVT)                                                      0.0485      1.0000    0.0000      0.7392 f    (40.73,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U12/Y (AND2X1_RVT)                                                       0.0482      1.0000    0.1031      0.8423 f    (41.24,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/next_state[0] (net)                                   1      0.9643
  U0_UART_TX/U0_fsm/current_state_reg_0_/D (SDFFARX1_RVT)                                    0.0482      1.0000    0.0000      0.8423 f    (41.17,3.93)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.8423

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (42.10,3.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2979     99.4521
  data required time                                                                                                          99.4521
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4521
  data arrival time                                                                                                           -0.8423
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.6097



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (35.71,26.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)                               0.0949      1.0000    0.3600      0.3600 r    (38.89,27.23)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n1 (net)                                         3      3.2333
  U0_UART_RX/U0_uart_fsm/U79/A3 (AO21X1_RVT)                                                 0.0949      1.0000    0.0000      0.3601 r    (28.50,31.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U79/Y (AO21X1_RVT)                                                  0.0889      1.0000    0.1329      0.4930 r    (28.08,30.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n48 (net)                                        3      2.6978
  U0_UART_RX/U0_uart_fsm/U55/A2 (OR2X1_RVT)                                                  0.0889      1.0000    0.0000      0.4930 r    (31.25,32.15)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U55/Y (OR2X1_RVT)                                                   0.0625      1.0000    0.1241      0.6171 r    (31.67,32.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n13 (net)                                        2      1.7359
  U0_UART_RX/U0_uart_fsm/U27/A (INVX0_RVT)                                                   0.0625      1.0000    0.0000      0.6171 r    (33.74,34.02)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U27/Y (INVX0_RVT)                                                   0.0563      1.0000    0.0614      0.6785 f    (33.95,33.97)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/strt_chk_en (net)                                2      1.6902
  U0_UART_RX/U0_strt_chk/U2/A2 (AO22X1_RVT)                                                  0.0563      1.0000    0.0000      0.6785 f    (34.90,35.80)       0.7500 (rail VDD)
  U0_UART_RX/U0_strt_chk/U2/Y (AO22X1_RVT)                                                   0.0500      1.0000    0.1611      0.8396 f    (34.15,35.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_strt_chk/n3 (net)                                         1      0.8945
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (SDFFARX1_RVT)                                    0.0500      1.0000    0.0000      0.8396 f    (29.32,35.51)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.8396

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (30.24,36.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2986     99.4514
  data required time                                                                                                          99.4514
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4514
  data arrival time                                                                                                           -0.8396
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.6119



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0524      1.0000    0.2941      0.2941 f    (45.28,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      0.7792
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0524      1.0000    0.0000      0.2941 f    (45.22,8.93)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0734      1.0000    0.1304      0.4245 f    (44.71,8.85)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.3467
  U0_UART_TX/U0_fsm/U17/A3 (AO21X1_RVT)                                                      0.0734      1.0000    0.0000      0.4245 f    (42.19,8.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U17/Y (AO21X1_RVT)                                                       0.0535      1.0000    0.1117      0.5362 f    (41.76,8.86)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_c (net)                                          1      0.9834
  U0_UART_TX/U0_fsm/busy_reg/D (SDFFARX1_RVT)                                                0.0535      1.0000    0.0000      0.5362 f    (39.76,5.41)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.5362

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000    100.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2998     99.4502
  data required time                                                                                                          99.4502
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4502
  data arrival time                                                                                                           -0.5362
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.9140



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (29.33,29.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/Q (SDFFARX1_RVT)                               0.0955      1.0000    0.3605      0.3605 r    (32.51,28.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n2 (net)                                         4      3.2740
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/SI (SDFFARX1_RVT)                              0.0955      1.0000    0.0000      0.3605 r    (35.10,26.75)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3605

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (35.71,26.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2849     99.4651
  data required time                                                                                                          99.4651
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4651
  data arrival time                                                                                                           -0.3605
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1045



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (36.01,12.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)                                    0.0910      1.0000    0.3567      0.3567 r    (39.20,12.21)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/dftopt2 (net)                                         3      2.9593
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/SI (SDFFARX1_RVT)                                   0.0910      1.0000    0.0000      0.3568 r    (34.34,10.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3568

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (34.95,9.86)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2831     99.4669
  data required time                                                                                                          99.4669
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4669
  data arrival time                                                                                                           -0.3568
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1102



  Startpoint: U0_UART_TX/U0_mux/OUT_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_mux/OUT_reg/CLK (SDFFARX1_RVT)                                               0.0000      1.0000    0.0000      0.0000 r    (42.10,16.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/OUT_reg/Q (SDFFARX1_RVT)                                                 0.0890      1.0000    0.3551      0.3551 r    (45.28,17.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/OUT (net)                                             2      2.8265
  U0_UART_TX/U0_parity_calc/parity_reg/SI (SDFFARX1_RVT)                                     0.0890      1.0000    0.0000      0.3552 r    (36.02,16.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3552

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)                                    0.0000      1.0000    0.0000    100.0000 r    (36.62,16.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2823     99.4677
  data required time                                                                                                          99.4677
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4677
  data arrival time                                                                                                           -0.3552
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1125



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (29.17,16.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/Q (SDFFARX1_RVT)                                   0.0786      1.0000    0.3465      0.3465 r    (32.36,17.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n1 (net)                                      2      2.1027
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/SI (SDFFARX1_RVT)                                  0.0786      1.0000    0.0000      0.3465 r    (22.34,16.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3465

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (22.94,16.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2781     99.4719
  data required time                                                                                                          99.4719
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4719
  data arrival time                                                                                                           -0.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1255



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (18.99,13.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/Q (SDFFARX1_RVT)                                   0.0773      1.0000    0.3454      0.3454 r    (22.17,13.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n6 (net)                                      2      2.0150
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/SI (SDFFARX1_RVT)                                  0.0773      1.0000    0.0000      0.3454 r    (16.71,10.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3454

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (17.32,9.86)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2775     99.4725
  data required time                                                                                                          99.4725
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4725
  data arrival time                                                                                                           -0.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1270



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (17.32,9.86)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/Q (SDFFARX1_RVT)                                   0.0757      1.0000    0.3439      0.3439 r    (20.50,10.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/dftopt1 (net)                                 2      1.9034
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/SI (SDFFARX1_RVT)                                   0.0757      1.0000    0.0000      0.3439 r    (17.17,9.35)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.3439

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (17.77,9.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2769     99.4731
  data required time                                                                                                          99.4731
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4731
  data arrival time                                                                                                           -0.3439
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1292



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (22.94,16.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/Q (SDFFARX1_RVT)                                   0.0753      1.0000    0.3434      0.3434 r    (26.12,17.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n12 (net)                                     2      1.8732
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/SI (SDFFARX1_RVT)                                  0.0753      1.0000    0.0000      0.3435 r    (19.14,16.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3435

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (19.75,16.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2767     99.4733
  data required time                                                                                                          99.4733
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4733
  data arrival time                                                                                                           -0.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1298



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (19.75,16.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/Q (SDFFARX1_RVT)                                   0.0745      1.0000    0.3427      0.3427 r    (22.93,15.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n11 (net)                                     2      1.8173
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/SI (SDFFARX1_RVT)                                  0.0745      1.0000    0.0000      0.3427 r    (18.38,13.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3427

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (18.99,13.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2764     99.4736
  data required time                                                                                                          99.4736
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4736
  data arrival time                                                                                                           -0.3427
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1309



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (26.59,9.86)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/Q (SDFFARX1_RVT)                                   0.0739      1.0000    0.3420      0.3420 r    (29.77,10.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n7 (net)                                      2      1.7718
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/SI (SDFFARX1_RVT)                                  0.0739      1.0000    0.0000      0.3420 r    (28.26,13.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3420

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (28.87,13.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2762     99.4738
  data required time                                                                                                          99.4738
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4738
  data arrival time                                                                                                           -0.3420
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1318



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/QN (SDFFARX1_RVT)                                   0.1168      1.0000    0.2394      0.2394 f    (45.49,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n7 (net)                                              4      3.6771
  U0_UART_TX/U0_fsm/current_state_reg_0_/SI (SDFFARX1_RVT)                                   0.1168      1.0000    0.0000      0.2394 f    (41.49,3.34)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.2394

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (42.10,3.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3248     99.4252
  data required time                                                                                                          99.4252
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4252
  data arrival time                                                                                                           -0.2394
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1858



  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000      0.0000 r    (23.70,29.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/QN (SDFFARX1_RVT)                          0.1140      1.0000    0.2364      0.2364 f    (27.10,28.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/dftopt7 (net)                            4      3.4747
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/SI (SDFFARX1_RVT)                              0.1140      1.0000    0.0000      0.2364 f    (28.57,33.44)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2364

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (29.17,33.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3236     99.4264
  data required time                                                                                                          99.4264
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4264
  data arrival time                                                                                                           -0.2364
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1899



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_stp_chk/stp_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (35.71,26.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/QN (SDFFARX1_RVT)                              0.1128      1.0000    0.2351      0.2351 f    (39.11,27.23)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/test_so (net)                                    4      3.3892
  U0_UART_RX/U0_stp_chk/stp_err_reg/SI (SDFFARX1_RVT)                                        0.1128      1.0000    0.0000      0.2351 f    (41.18,26.75)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2351

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000    100.0000 r    (41.79,26.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3232     99.4268
  data required time                                                                                                          99.4268
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4268
  data arrival time                                                                                                           -0.2351
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1917



  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000      0.0000 r    (37.08,23.24)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/QN (SDFFARX1_RVT)                                0.1125      1.0000    0.2348      0.2348 f    (40.47,23.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n13 (net)                                      3      3.3672
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/SI (SDFFARX1_RVT)                                0.1125      1.0000    0.0000      0.2348 f    (35.71,20.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2348

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (36.32,19.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3230     99.4270
  data required time                                                                                                          99.4270
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4270
  data arrival time                                                                                                           -0.2348
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1922



  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000      0.0000 r    (23.70,32.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/QN (SDFFARX1_RVT)                          0.1099      1.0000    0.2321      0.2321 f    (27.10,32.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/dftopt8 (net)                            3      3.1848
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/SI (SDFFARX1_RVT)                              0.1099      1.0000    0.0000      0.2321 f    (28.72,29.41)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2321

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (29.33,29.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3220     99.4280
  data required time                                                                                                          99.4280
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4280
  data arrival time                                                                                                           -0.2321
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1959



  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000      0.0000 r    (24.31,22.89)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/QN (SDFFARX1_RVT)                          0.1043      1.0000    0.2260      0.2260 f    (27.71,22.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n14 (net)                                3      2.7807
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/SI (SDFFARX1_RVT)                          0.1043      1.0000    0.0000      0.2260 f    (24.31,23.41)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2260

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (24.92,23.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3197     99.4303
  data required time                                                                                                          99.4303
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4303
  data arrival time                                                                                                           -0.2260
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2042



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (15.80,3.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/QN (SDFFARX1_RVT)                                   0.1027      1.0000    0.2242      0.2242 f    (19.19,3.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/dftopt10 (net)                                 1      2.6620
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/SI (SDFFARX1_RVT)                         0.1027      1.0000    0.0001      0.2243 f    (19.38,26.75)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2243

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (18.78,26.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3198     99.4302
  data required time                                                                                                          99.4303
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4303
  data arrival time                                                                                                           -0.2243
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2059



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.10,3.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_0_/QN (SDFFARX1_RVT)                                   0.1030      1.0000    0.2246      0.2246 f    (45.49,3.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n8 (net)                                              3      2.6857
  U0_UART_TX/U0_fsm/busy_reg/SI (SDFFARX1_RVT)                                               0.1030      1.0000    0.0000      0.2246 f    (39.45,6.00)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.2246

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000    100.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3192     99.4308
  data required time                                                                                                          99.4308
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4308
  data arrival time                                                                                                           -0.2246
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2062



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (18.78,26.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/QN (SDFFARX1_RVT)                         0.1022      1.0000    0.2238      0.2238 f    (15.38,27.23)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n2 (net)                                 2      2.6308
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/SI (SDFFARX1_RVT)                         0.1022      1.0000    0.0000      0.2238 f    (17.47,30.09)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2238

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (18.08,29.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3189     99.4311
  data required time                                                                                                          99.4311
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4311
  data arrival time                                                                                                           -0.2238
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2073



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (29.17,33.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/QN (SDFFARX1_RVT)                              0.0915      1.0000    0.2121      0.2121 f    (32.57,33.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/dftopt0 (net)                                    2      1.8759
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI (SDFFARX1_RVT)                                   0.0915      1.0000    0.0000      0.2121 f    (29.63,36.10)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2121

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (30.24,36.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3145     99.4355
  data required time                                                                                                          99.4355
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4355
  data arrival time                                                                                                           -0.2121
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2234



  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_mux/OUT_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000      0.0000 r    (42.10,19.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/QN (SDFFARX1_RVT)                                0.0909      1.0000    0.2114      0.2114 f    (45.49,20.54)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/dftopt5 (net)                                  2      1.8411
  U0_UART_TX/U0_mux/OUT_reg/SI (SDFFARX1_RVT)                                                0.0909      1.0000    0.0000      0.2114 f    (41.49,16.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2114

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_mux/OUT_reg/CLK (SDFFARX1_RVT)                                               0.0000      1.0000    0.0000    100.0000 r    (42.10,16.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3143     99.4357
  data required time                                                                                                          99.4357
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4357
  data arrival time                                                                                                           -0.2114
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2243



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (18.08,29.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/QN (SDFFARX1_RVT)                         0.0904      1.0000    0.2107      0.2107 f    (21.48,30.57)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n1 (net)                                 2      1.8051
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/SI (SDFFARX1_RVT)                          0.0904      1.0000    0.0000      0.2107 f    (23.10,29.41)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2107

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (23.70,29.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3141     99.4359
  data required time                                                                                                          99.4359
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4359
  data arrival time                                                                                                           -0.2107
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2252



  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000      0.0000 r    (24.46,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/QN (SDFFARX1_RVT)                               0.0879      1.0000    0.2078      0.2078 f    (27.86,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n55 (net)                                   2      1.6462
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/SI (SDFFARX1_RVT)                               0.0879      1.0000    0.0000      0.2078 f    (24.46,43.47)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2078

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (25.07,43.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3131     99.4369
  data required time                                                                                                          99.4369
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4369
  data arrival time                                                                                                           -0.2078
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2291



  Startpoint: U0_UART_RX/U0_par_chk/par_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000      0.0000 r    (42.10,29.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/par_err_reg/QN (SDFFARX1_RVT)                                        0.0877      1.0000    0.2076      0.2076 f    (45.49,30.57)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/test_so (net)                                     1      1.6360
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/SI (SDFFARX1_RVT)                                0.0877      1.0000    0.0000      0.2076 f    (36.47,23.41)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2076

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (37.08,23.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3130     99.4370
  data required time                                                                                                          99.4370
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4370
  data arrival time                                                                                                           -0.2076
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2293



  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000      0.0000 r    (36.32,19.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/QN (SDFFARX1_RVT)                                0.0871      1.0000    0.2068      0.2068 f    (39.72,20.54)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n14 (net)                                      2      1.5926
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/SI (SDFFARX1_RVT)                                0.0871      1.0000    0.0000      0.2068 f    (41.49,20.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2068

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (42.10,19.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3127     99.4373
  data required time                                                                                                          99.4373
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4373
  data arrival time                                                                                                           -0.2068
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2305



  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000      0.0000 r    (25.07,43.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/QN (SDFFARX1_RVT)                               0.0850      1.0000    0.2044      0.2044 f    (28.47,43.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/dftopt1 (net)                               2      1.4616
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/SI (SDFFARX1_RVT)                                 0.0850      1.0000    0.0000      0.2044 f    (29.94,43.47)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2044

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (30.54,43.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3119     99.4381
  data required time                                                                                                          99.4381
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4381
  data arrival time                                                                                                           -0.2044
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2337



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (29.93,19.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/QN (SDFFARX1_RVT)                                  0.0837      1.0000    0.2028      0.2028 f    (33.33,20.54)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/dftopt0 (net)                                 1      1.3767
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/SI (SDFFARX1_RVT)                          0.0837      1.0000    0.0000      0.2028 f    (23.70,22.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2028

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (24.31,22.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3114     99.4386
  data required time                                                                                                          99.4386
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4386
  data arrival time                                                                                                           -0.2028
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2358



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (28.87,13.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/QN (SDFFARX1_RVT)                                  0.0823      1.0000    0.2011      0.2011 f    (32.27,13.85)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n28 (net)                                     1      1.2868
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/SI (SDFFARX1_RVT)                                  0.0823      1.0000    0.0000      0.2011 f    (29.33,20.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2011

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (29.93,19.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3108     99.4392
  data required time                                                                                                          99.4392
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4392
  data arrival time                                                                                                           -0.2011
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2381



  Startpoint: U0_UART_TX/U0_parity_calc/parity_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)                                    0.0000      1.0000    0.0000      0.0000 r    (36.62,16.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/parity_reg/QN (SDFFARX1_RVT)                                     0.0822      1.0000    0.2011      0.2011 f    (40.02,17.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/test_so (net)                                 1      1.2843
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/SI (SDFFARX1_RVT)                                   0.0822      1.0000    0.0000      0.2011 f    (34.50,13.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2011

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (35.10,13.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3108     99.4392
  data required time                                                                                                          99.4392
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4392
  data arrival time                                                                                                           -0.2011
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2381



  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000      0.0000 r    (24.01,36.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/QN (SDFFARX1_RVT)                               0.0821      1.0000    0.2010      0.2010 f    (27.40,35.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/dftopt4 (net)                               1      1.2783
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/SI (SDFFARX1_RVT)                         0.0821      1.0000    0.0000      0.2010 f    (17.62,36.78)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2010

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (18.23,36.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3107     99.4393
  data required time                                                                                                          99.4393
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4393
  data arrival time                                                                                                           -0.2010
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2383



  Startpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (30.24,36.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/QN (SDFFARX1_RVT)                                   0.0817      1.0000    0.2004      0.2004 f    (33.63,35.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_strt_chk/test_so (net)                                    1      1.2506
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/SI (SDFFARX1_RVT)                               0.0817      1.0000    0.0000      0.2005 f    (23.40,36.10)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2005

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (24.01,36.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3106     99.4394
  data required time                                                                                                          99.4394
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4394
  data arrival time                                                                                                           -0.2005
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2390



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (42.10,39.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/QN (SDFFARX1_RVT)                                 0.0816      1.0000    0.2004      0.2004 f    (45.49,38.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n48 (net)                                    1      1.2461
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/SI (SDFFARX1_RVT)                                 0.0816      1.0000    0.0000      0.2004 f    (38.45,36.10)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2004

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (39.06,36.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3105     99.4395
  data required time                                                                                                          99.4395
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4395
  data arrival time                                                                                                           -0.2004
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2391



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (38.84,6.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/QN (SDFFARX1_RVT)                                               0.0809      1.0000    0.1996      0.1996 f    (35.44,5.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/dftopt1 (net)                                         1      1.2035
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/SI (SDFFARX1_RVT)                                   0.0809      1.0000    0.0000      0.1996 f    (28.11,3.34)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.1996

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (28.72,3.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3103     99.4397
  data required time                                                                                                          99.4397
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4397
  data arrival time                                                                                                           -0.1996
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2402



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (28.72,3.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/QN (SDFFARX1_RVT)                                   0.0804      1.0000    0.1989      0.1989 f    (32.12,3.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n37 (net)                                      1      1.1695
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/SI (SDFFARX1_RVT)                                   0.0804      1.0000    0.0000      0.1990 f    (25.83,6.69)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.1990

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (26.44,6.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3101     99.4399
  data required time                                                                                                          99.4400
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4400
  data arrival time                                                                                                           -0.1990
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2410



  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000      0.0000 r    (24.92,23.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/QN (SDFFARX1_RVT)                          0.0801      1.0000    0.1985      0.1985 f    (28.32,23.89)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/dftopt1 (net)                            1      1.1465
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/SI (SDFFARX1_RVT)                                  0.0801      1.0000    0.0000      0.1985 f    (28.57,16.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1985

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (29.17,16.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3099     99.4401
  data required time                                                                                                          99.4401
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4401
  data arrival time                                                                                                           -0.1985
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2416



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (16.56,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/QN (SDFFARX1_RVT)                                   0.0798      1.0000    0.1982      0.1982 f    (19.95,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n34 (net)                                      1      1.1278
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/SI (SDFFARX1_RVT)                                   0.0798      1.0000    0.0000      0.1982 f    (15.19,3.34)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.1982

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (15.80,3.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3098     99.4402
  data required time                                                                                                          99.4402
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4402
  data arrival time                                                                                                           -0.1982
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2420



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (18.53,43.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/QN (SDFFARX1_RVT)                         0.0797      1.0000    0.1981      0.1981 f    (21.93,43.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/test_so_gOb3 (net)                       1      1.1261
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/SI (SDFFARX1_RVT)                         0.0797      1.0000    0.0000      0.1982 f    (17.02,40.13)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1982

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (17.62,39.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3098     99.4402
  data required time                                                                                                          99.4402
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4402
  data arrival time                                                                                                           -0.1982
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2421



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (42.10,43.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/QN (SDFFARX1_RVT)                                 0.0794      1.0000    0.1978      0.1978 f    (45.49,43.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n49 (net)                                    1      1.1074
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/SI (SDFFARX1_RVT)                                 0.0794      1.0000    0.0000      0.1978 f    (41.49,40.13)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1978

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (42.10,39.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3097     99.4403
  data required time                                                                                                          99.4404
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4404
  data arrival time                                                                                                           -0.1978
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2425



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (30.54,43.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/QN (SDFFARX1_RVT)                                 0.0793      1.0000    0.1976      0.1976 f    (33.94,43.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n51 (net)                                    1      1.1000
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/SI (SDFFARX1_RVT)                                 0.0793      1.0000    0.0000      0.1977 f    (29.48,40.13)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1977

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (30.09,39.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3096     99.4404
  data required time                                                                                                          99.4404
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4404
  data arrival time                                                                                                           -0.1977
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2427



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (37.23,36.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/QN (SDFFARX1_RVT)                                 0.0792      1.0000    0.1975      0.1975 f    (40.63,37.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n47 (net)                                    1      1.0938
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/SI (SDFFARX1_RVT)                                 0.0792      1.0000    0.0000      0.1975 f    (41.49,43.47)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1975

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (42.10,43.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3096     99.4404
  data required time                                                                                                          99.4404
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4404
  data arrival time                                                                                                           -0.1975
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2429



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (18.23,36.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/QN (SDFFARX1_RVT)                         0.0790      1.0000    0.1973      0.1973 f    (21.63,37.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n53 (net)                                1      1.0812
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/SI (SDFFARX1_RVT)                         0.0790      1.0000    0.0000      0.1973 f    (18.08,33.44)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1973

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (18.69,33.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3095     99.4405
  data required time                                                                                                          99.4405
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4405
  data arrival time                                                                                                           -0.1973
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2432



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (34.95,9.86)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/QN (SDFFARX1_RVT)                                   0.0790      1.0000    0.1973      0.1973 f    (38.35,10.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n39 (net)                                      1      1.0812
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/SI (SDFFARX1_RVT)                                   0.0790      1.0000    0.0000      0.1973 f    (34.80,6.69)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.1973

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (35.41,6.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3095     99.4405
  data required time                                                                                                          99.4405
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4405
  data arrival time                                                                                                           -0.1973
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2432



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (17.77,9.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/QN (SDFFARX1_RVT)                                   0.0790      1.0000    0.1972      0.1972 f    (21.17,8.87)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n35 (net)                                      1      1.0784
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/SI (SDFFARX1_RVT)                                   0.0790      1.0000    0.0000      0.1973 f    (15.95,6.69)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.1973

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (16.56,6.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3095     99.4405
  data required time                                                                                                          99.4405
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4405
  data arrival time                                                                                                           -0.1973
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2433



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (26.44,6.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/QN (SDFFARX1_RVT)                                   0.0782      1.0000    0.1963      0.1963 f    (29.83,7.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/dftopt8 (net)                                  1      1.0267
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/SI (SDFFARX1_RVT)                                  0.0782      1.0000    0.0000      0.1963 f    (25.98,10.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1963

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (26.59,9.86)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3091     99.4409
  data required time                                                                                                          99.4409
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4409
  data arrival time                                                                                                           -0.1963
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2446



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (41.94,32.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/QN (SDFFARX1_RVT)                                 0.0770      1.0000    0.1948      0.1948 f    (45.34,32.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/test_so (net)                                1      0.9558
  U0_UART_RX/U0_par_chk/par_err_reg/SI (SDFFARX1_RVT)                                        0.0770      1.0000    0.0000      0.1948 f    (41.49,30.09)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1948

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000    100.0000 r    (42.10,29.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3087     99.4413
  data required time                                                                                                          99.4413
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4413
  data arrival time                                                                                                           -0.1948
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2465



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (42.10,39.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/QN (SDFFARX1_RVT)                                 0.0760      1.0000    0.1934      0.1934 f    (45.49,40.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n50 (net)                                    1      0.8931
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/SI (SDFFARX1_RVT)                                 0.0760      1.0000    0.0000      0.1934 f    (41.49,39.44)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1934

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (42.10,39.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3083     99.4417
  data required time                                                                                                          99.4417
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4417
  data arrival time                                                                                                           -0.1934
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2483



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (39.06,36.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/QN (SDFFARX1_RVT)                                 0.0760      1.0000    0.1933      0.1933 f    (42.45,35.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n46 (net)                                    1      0.8900
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/SI (SDFFARX1_RVT)                                 0.0760      1.0000    0.0000      0.1933 f    (41.34,32.75)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1933

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (41.94,32.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3083     99.4417
  data required time                                                                                                          99.4418
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4418
  data arrival time                                                                                                           -0.1933
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2484



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (35.10,13.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/QN (SDFFARX1_RVT)                                   0.0757      1.0000    0.1930      0.1930 f    (38.50,13.85)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/dftopt0 (net)                                  1      0.8740
  U0_UART_TX/U0_fsm/current_state_reg_2_/SI (SDFFARX1_RVT)                                   0.0757      1.0000    0.0000      0.1930 f    (35.41,12.69)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1930

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (36.01,12.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3082     99.4418
  data required time                                                                                                          99.4418
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4418
  data arrival time                                                                                                           -0.1930
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2489


1
