// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2023 rengaomin@allwinnertech.com
 * Copyright (C) 2026 Junhui Liu <junhui.liu@pigmoral.tech>
 * Based on the A523 CCU driver:
 *   Copyright (C) 2023-2024 Arm Ltd.
 */

#include <linux/clk-provider.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/platform_device.h>

#include <dt-bindings/clock/allwinner,sun60i-a733-ccu.h>
#include <dt-bindings/reset/allwinner,sun60i-a733-ccu.h>

#include "ccu_common.h"

#include "ccu_div.h"
#include "ccu_gate.h"
#include "ccu_mp.h"
#include "ccu_mult.h"
#include "ccu_mux.h"
#include "ccu_nkmp.h"
#include "ccu_nm.h"

/*
 * The DCXO oscillator, the root of most of the clock tree, which may be
 * 19.2MHz, 24MHz, or 26MHz.
 */
static const struct clk_parent_data hosc[] = {
	{ .fw_name = "hosc" }
};

/**************************************************************************
 *                              PLLs                                      *
 **************************************************************************/

/*
 * Undocumented, taken from the vendor kernel.
 * PLL_REF normalizes the DCXO frequency to a 24MHz reference for downstream
 * PLLs.
 */
#define SUN60I_A733_PLL_REF_REG		0x000
static struct ccu_nkmp pll_ref_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT(8, 8),
	.m		= _SUNXI_CCU_DIV(16, 7), /* output divider */
	.p		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_REF_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_DATA("pll-ref", hosc,
							   &ccu_nkmp_ops,
							   CLK_SET_RATE_GATE),
	},
};

/*
 * Most clock-defining macros expect an *array* of parent clocks, even if
 * they do not contain a muxer to select between different parents.
 * The macros ending in just _HW take a simple clock pointer, but then create
 * a single-entry array out of that. The macros using _HWS take such an
 * array (even when it is a single entry one), this avoids having those
 * helper arrays created inside *every* clock definition.
 * This means for every clock that is referenced more than once it is
 * useful to create such a dummy array and use _HWS.
 */
static const struct clk_hw *pll_ref_hws[] = {
	&pll_ref_clk.common.hw
};

/*
 * There is a non-software-configurable mux selecting between the DCXO and the
 * PLL_REF in hardware, whose output is fed to the sys-24M clock. Although both
 * sys-24M and pll-ref are fixed at 24 MHz, define a 1:1 fixed factor clock to
 * provide logical separation:
 * - pll-ref is dedicated to feeding other PLLs
 * - sys-24M serves as reference clock for downstream functional modules
 */
static CLK_FIXED_FACTOR_HWS(sys_24M_clk, "sys-24M", pll_ref_hws, 1, 1, 0);
static const struct clk_hw *sys_24M_hws[] = {
	&sys_24M_clk.hw
};

#define SUN60I_A733_PLL_DDR_REG		0x020
static struct ccu_nkmp pll_ddr_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(20, 3), /* output divider */
	.p		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_DDR_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-ddr", pll_ref_hws,
							 &ccu_nkmp_ops,
							 CLK_SET_RATE_GATE |
							 CLK_IS_CRITICAL),
	},
};

/*
 * There is no actual clock output with that frequency (2.4 GHz), instead it
 * has multiple outputs with adjustable dividers from that base frequency.
 * Model them separately as divider clocks based on that parent here.
 */
#define SUN60I_A733_PLL_PERIPH0_REG	0x0a0
static struct ccu_nm pll_periph0_4x_clk = {
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_PERIPH0_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-periph0-4x",
							 pll_ref_hws, &ccu_nm_ops,
							 CLK_SET_RATE_GATE),
	},
};

static const struct clk_hw *pll_periph0_4x_hws[] = {
	&pll_periph0_4x_clk.common.hw
};

static SUNXI_CCU_M_HWS_WITH_GATE(pll_periph0_2x_clk, "pll-periph0-2x",
				 pll_periph0_4x_hws,
				 SUN60I_A733_PLL_PERIPH0_REG,
				 20, 3, BIT(27), 0);
static const struct clk_hw *pll_periph0_2x_hws[] = {
	&pll_periph0_2x_clk.common.hw
};
static SUNXI_CCU_M_HWS_WITH_GATE(pll_periph0_800M_clk, "pll-periph0-800M",
				 pll_periph0_4x_hws,
				 SUN60I_A733_PLL_PERIPH0_REG,
				 16, 3, BIT(26), 0);
static SUNXI_CCU_M_HWS_WITH_GATE(pll_periph0_480M_clk, "pll-periph0-480M",
				 pll_periph0_4x_hws,
				 SUN60I_A733_PLL_PERIPH0_REG,
				 2, 3, BIT(25), 0);
static const struct clk_hw *pll_periph0_480M_hws[] = {
	&pll_periph0_480M_clk.common.hw
};
static CLK_FIXED_FACTOR_HWS(pll_periph0_600M_clk, "pll-periph0-600M",
			    pll_periph0_2x_hws, 2, 1, 0);
static const struct clk_hw *pll_periph0_600M_hws[] = {
	&pll_periph0_600M_clk.hw
};
static CLK_FIXED_FACTOR_HWS(pll_periph0_400M_clk, "pll-periph0-400M",
			    pll_periph0_2x_hws, 3, 1, 0);
static const struct clk_hw *pll_periph0_400M_hws[] = {
	&pll_periph0_400M_clk.hw
};
static CLK_FIXED_FACTOR_HWS(pll_periph0_300M_clk, "pll-periph0-300M",
			    pll_periph0_600M_hws, 2, 1, 0);
static const struct clk_hw *pll_periph0_300M_hws[] = {
	&pll_periph0_300M_clk.hw
};
static CLK_FIXED_FACTOR_HWS(pll_periph0_200M_clk, "pll-periph0-200M",
			    pll_periph0_400M_hws, 2, 1, 0);
static CLK_FIXED_FACTOR_HWS(pll_periph0_150M_clk, "pll-periph0-150M",
			    pll_periph0_300M_hws, 2, 1, 0);
static const struct clk_hw *pll_periph0_150M_hws[] = {
	&pll_periph0_150M_clk.hw
};
static CLK_FIXED_FACTOR_HWS(pll_periph0_160M_clk, "pll-periph0-160M",
			    pll_periph0_480M_hws, 3, 1, 0);

#define SUN60I_A733_PLL_PERIPH1_REG	0x0c0
static struct ccu_nm pll_periph1_4x_clk = {
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_PERIPH1_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-periph1-4x",
							 pll_ref_hws, &ccu_nm_ops,
							 CLK_SET_RATE_GATE),
	},
};

static const struct clk_hw *pll_periph1_4x_hws[] = {
	&pll_periph1_4x_clk.common.hw
};

static SUNXI_CCU_M_HWS_WITH_GATE(pll_periph1_2x_clk, "pll-periph1-2x",
				 pll_periph1_4x_hws,
				 SUN60I_A733_PLL_PERIPH1_REG,
				 20, 3, BIT(27), 0);
static const struct clk_hw *pll_periph1_2x_hws[] = {
	&pll_periph1_2x_clk.common.hw
};
static SUNXI_CCU_M_HWS_WITH_GATE(pll_periph1_800M_clk, "pll-periph1-800M",
				 pll_periph1_4x_hws,
				 SUN60I_A733_PLL_PERIPH1_REG,
				 16, 3, BIT(26), 0);
static SUNXI_CCU_M_HWS_WITH_GATE(pll_periph1_480M_clk, "pll-periph1-480M",
				 pll_periph1_4x_hws,
				 SUN60I_A733_PLL_PERIPH1_REG,
				 2, 3, BIT(25), 0);
static const struct clk_hw *pll_periph1_480M_hws[] = {
	&pll_periph1_480M_clk.common.hw
};
static CLK_FIXED_FACTOR_HWS(pll_periph1_600M_clk, "pll-periph1-600M",
			    pll_periph1_2x_hws, 2, 1, 0);
static const struct clk_hw *pll_periph1_600M_hws[] = {
	&pll_periph1_600M_clk.hw
};
static CLK_FIXED_FACTOR_HWS(pll_periph1_400M_clk, "pll-periph1-400M",
			    pll_periph1_2x_hws, 3, 1, 0);
static const struct clk_hw *pll_periph1_400M_hws[] = {
	&pll_periph1_400M_clk.hw
};
static CLK_FIXED_FACTOR_HWS(pll_periph1_300M_clk, "pll-periph1-300M",
			    pll_periph1_600M_hws, 2, 1, 0);
static const struct clk_hw *pll_periph1_300M_hws[] = {
	&pll_periph1_300M_clk.hw
};
static CLK_FIXED_FACTOR_HWS(pll_periph1_200M_clk, "pll-periph1-200M",
			    pll_periph1_400M_hws, 2, 1, 0);
static CLK_FIXED_FACTOR_HWS(pll_periph1_150M_clk, "pll-periph1-150M",
			    pll_periph1_300M_hws, 2, 1, 0);
static CLK_FIXED_FACTOR_HWS(pll_periph1_160M_clk, "pll-periph1-160M",
			    pll_periph1_480M_hws, 3, 1, 0);

#define SUN60I_A733_PLL_GPU_REG		0x0e0
static struct ccu_nkmp pll_gpu0_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(20, 3), /* output divider */
	.p		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_GPU_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-gpu0", pll_ref_hws,
							 &ccu_nkmp_ops,
							 CLK_SET_RATE_GATE),
	},
};

#define SUN60I_A733_PLL_VIDEO0_REG	0x120
static struct ccu_nm pll_video0_clk = {
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_VIDEO0_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-video0", pll_ref_hws,
							 &ccu_nm_ops,
							 CLK_SET_RATE_GATE),
	},
};

static const struct clk_hw *pll_video0_hws[] = {
	&pll_video0_clk.common.hw
};
static SUNXI_CCU_M_HWS_WITH_GATE(pll_video0_4x_clk, "pll-video0-4x",
				 pll_video0_hws, SUN60I_A733_PLL_VIDEO0_REG,
				 20, 3, BIT(27), 0);
static SUNXI_CCU_M_HWS_WITH_GATE(pll_video0_3x_clk, "pll-video0-3x",
				 pll_video0_hws, SUN60I_A733_PLL_VIDEO0_REG,
				 16, 3, BIT(26), 0);

#define SUN60I_A733_PLL_VIDEO1_REG	0x140
static struct ccu_nm pll_video1_clk = {
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_VIDEO1_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-video1", pll_ref_hws,
							 &ccu_nm_ops,
							 CLK_SET_RATE_GATE),
	},
};

static const struct clk_hw *pll_video1_hws[] = {
	&pll_video1_clk.common.hw
};
static SUNXI_CCU_M_HWS_WITH_GATE(pll_video1_4x_clk, "pll-video1-4x",
				 pll_video1_hws, SUN60I_A733_PLL_VIDEO1_REG,
				 20, 3, BIT(27), 0);
static SUNXI_CCU_M_HWS_WITH_GATE(pll_video1_3x_clk, "pll-video1-3x",
				 pll_video1_hws, SUN60I_A733_PLL_VIDEO1_REG,
				 16, 3, BIT(26), 0);

#define SUN60I_A733_PLL_VIDEO2_REG	0x160
static struct ccu_nm pll_video2_clk = {
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_VIDEO2_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-video2", pll_ref_hws,
							 &ccu_nm_ops,
							 CLK_SET_RATE_GATE),
	},
};

static const struct clk_hw *pll_video2_hws[] = {
	&pll_video2_clk.common.hw
};
static SUNXI_CCU_M_HWS_WITH_GATE(pll_video2_4x_clk, "pll-video2-4x",
				 pll_video2_hws, SUN60I_A733_PLL_VIDEO2_REG,
				 20, 3, BIT(27), 0);
static SUNXI_CCU_M_HWS_WITH_GATE(pll_video2_3x_clk, "pll-video2-3x",
				 pll_video2_hws, SUN60I_A733_PLL_VIDEO2_REG,
				 16, 3, BIT(26), 0);

#define SUN60I_A733_PLL_VE0_REG		0x220
static struct ccu_nkmp pll_ve0_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(20, 3), /* output divider */
	.p		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_VE0_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-ve0", pll_ref_hws,
							 &ccu_nkmp_ops,
							 CLK_SET_RATE_GATE),
	},
};

#define SUN60I_A733_PLL_VE1_REG		0x240
static struct ccu_nkmp pll_ve1_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(20, 3), /* output divider */
	.p		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_VE1_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-ve1", pll_ref_hws,
							 &ccu_nkmp_ops,
							 CLK_SET_RATE_GATE),
	},
};

/*
 * PLL_AUDIO0 has a m1 divider in addition to the usual N, M factors.
 * Since we only need some fixed frequency from this PLL (22.5792MHz x 4),
 * ignore the divider and force it to 1 (encoded as 0), in the probe function
 * below.
 * The M factor must be an even number to produce a 50% duty cycle output.
 */
#define SUN60I_A733_PLL_AUDIO0_REG	0x260
static struct ccu_sdm_setting pll_audio0_sdm_table[] = {
	{ .rate = 90316800, .pattern = 0xa002872b, .m = 20, .n = 75 }, /* 22.5792 * 4 */
};

static struct ccu_nm pll_audio0_4x_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(16, 7),
	.sdm		= _SUNXI_CCU_SDM_DUAL_PAT(pll_audio0_sdm_table, 0,
						  0x268, BIT(31),
						  0x26c, BIT(27) | BIT(31)),
	.common		= {
		.reg		= SUN60I_A733_PLL_AUDIO0_REG,
		.features	= CCU_FEATURE_SIGMA_DELTA_MOD,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-audio0-4x", pll_ref_hws,
							 &ccu_nm_ops,
							 CLK_SET_RATE_GATE),
	},
};

#define SUN60I_A733_PLL_AUDIO1_REG	0x280
static struct ccu_nm pll_audio1_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(1, 1),	/* input divider */
	.sdm		= {
		/* PLL_AUDIO1 does not use fractional rates. */
		.pat0_enable	= BIT(31),
		.pat0_reg	= 0x288,
		.pat1_enable	= BIT(27) | BIT(31),
		.pat1_reg	= 0x28c,
	},
	.common		= {
		.reg		= SUN60I_A733_PLL_AUDIO1_REG,
		.features	= CCU_FEATURE_SIGMA_DELTA_MOD,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-audio1", pll_ref_hws,
							 &ccu_nm_ops,
							 CLK_SET_RATE_GATE),
	},
};

static const struct clk_hw *pll_audio1_hws[] = {
	&pll_audio1_clk.common.hw
};
static CLK_FIXED_FACTOR_HWS(pll_audio1_div2_clk, "pll-audio1-div2",
			    pll_audio1_hws, 2, 1, CLK_SET_RATE_PARENT);
static CLK_FIXED_FACTOR_HWS(pll_audio1_div5_clk, "pll-audio1-div5",
			    pll_audio1_hws, 5, 1, CLK_SET_RATE_PARENT);

#define SUN60I_A733_PLL_NPU_REG		0x2a0
static struct ccu_nkmp pll_npu_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(20, 3), /* output divider */
	.p		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_NPU_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-npu", pll_ref_hws,
							 &ccu_nkmp_ops,
							 CLK_SET_RATE_GATE),
	},
};

#define SUN60I_A733_PLL_DE_REG		0x2e0
static struct ccu_nm pll_de_clk = {
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 11),
	.m		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= SUN60I_A733_PLL_DE_REG,
		.hw.init	= CLK_HW_INIT_PARENTS_HW("pll-de", pll_ref_hws,
							 &ccu_nm_ops,
							 CLK_SET_RATE_GATE),
	},
};

static const struct clk_hw *pll_de_hws[] = {
	&pll_de_clk.common.hw
};
static SUNXI_CCU_M_HWS_WITH_GATE(pll_de_4x_clk, "pll-de-4x", pll_de_hws,
				 SUN60I_A733_PLL_DE_REG,
				 20, 3, BIT(27), 0);
static SUNXI_CCU_M_HWS_WITH_GATE(pll_de_3x_clk, "pll-de-3x", pll_de_hws,
				 SUN60I_A733_PLL_DE_REG,
				 16, 3, BIT(26), 0);

/**************************************************************************
 *                           bus clocks                                   *
 **************************************************************************/

static const struct clk_parent_data ahb_apb_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "losc" },
	{ .fw_name = "iosc" },
	{ .hw = &pll_periph0_600M_clk.hw },
};

static SUNXI_CCU_M_DATA_WITH_MUX(ahb_clk, "ahb", ahb_apb_parents, 0x500,
				 0, 5,		/* M */
				 24, 2,		/* mux */
				 0);

static SUNXI_CCU_M_DATA_WITH_MUX(apb0_clk, "apb0", ahb_apb_parents, 0x510,
				 0, 5,		/* M */
				 24, 2,		/* mux */
				 0);

static SUNXI_CCU_M_DATA_WITH_MUX(apb1_clk, "apb1", ahb_apb_parents, 0x518,
				 0, 5,		/* M */
				 24, 2,		/* mux */
				 0);

static const struct clk_parent_data apb_uart_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "losc" },
	{ .fw_name = "iosc" },
	{ .hw = &pll_periph0_600M_clk.hw },
	{ .hw = &pll_periph0_480M_clk.common.hw },
};
static SUNXI_CCU_M_DATA_WITH_MUX(apb_uart_clk, "apb-uart", apb_uart_parents, 0x538,
				 0, 5,		/* M */
				 24, 3,		/* mux */
				 0);

static const struct clk_parent_data trace_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "losc" },
	{ .fw_name = "iosc" },
	{ .hw = &pll_periph0_300M_clk.hw },
	{ .hw = &pll_periph0_400M_clk.hw },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(trace_clk, "trace", trace_parents, 0x540,
				 0, 5,		/* M */
				 24, 3,		/* mux */
				 BIT(31),	/* gate */
				 0);

static const struct clk_parent_data mbus_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .hw = &pll_periph1_600M_clk.hw },
	{ .hw = &pll_ddr_clk.common.hw },
	{ .hw = &pll_periph1_480M_clk.common.hw },
	{ .hw = &pll_periph1_400M_clk.hw },
	{ .hw = &pll_npu_clk.common.hw },
};
static SUNXI_CCU_MP_DATA_WITH_MUX_GATE_FEAT(mbus_clk, "mbus", mbus_parents, 0x588,
					    0, 5,	/* M */
					    0, 0,	/* no P */
					    24, 3,	/* mux */
					    BIT(31),	/* gate */
					    CLK_IS_CRITICAL,
					    CCU_FEATURE_UPDATE_BIT);

/**************************************************************************
 *                          mod clocks                                    *
 **************************************************************************/

static const struct clk_parent_data timer_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "iosc" },
	{ .fw_name = "losc" },
	{ .hw = &pll_periph0_200M_clk.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer0_clk, "timer0", timer_parents, 0x800,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer1_clk, "timer1", timer_parents, 0x804,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer2_clk, "timer2", timer_parents, 0x808,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer3_clk, "timer3", timer_parents, 0x80c,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer4_clk, "timer4", timer_parents, 0x810,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer5_clk, "timer5", timer_parents, 0x814,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer6_clk, "timer6", timer_parents, 0x818,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer7_clk, "timer7", timer_parents, 0x81c,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer8_clk, "timer8", timer_parents, 0x820,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);
static SUNXI_CCU_P_DATA_WITH_MUX_GATE(timer9_clk, "timer9", timer_parents, 0x824,
				      0, 3,		/* P */
				      24, 3,		/* mux */
				      BIT(31),		/* gate */
				      0);

/* Undocumented, taken from the vendor kernel. */
static const struct clk_parent_data avs_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_MUX_DATA_WITH_GATE(avs_clk, "avs-clk", avs_parents, 0x880,
				    24, 3,		/* mux */
				    BIT(31),		/* gate */
				    0);

static const struct clk_hw *de_parents[] = {
	&pll_de_3x_clk.common.hw,
	&pll_de_4x_clk.common.hw,
	&pll_periph0_480M_clk.common.hw,
	&pll_periph0_400M_clk.hw,
	&pll_periph0_300M_clk.hw,
	&pll_video0_4x_clk.common.hw,
	&pll_video2_4x_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(de0_clk, "de0", de_parents, 0xa00,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    CLK_SET_RATE_PARENT);

static const struct clk_hw *di_parents[] = {
	&pll_periph0_600M_clk.hw,
	&pll_periph0_480M_clk.common.hw,
	&pll_periph0_400M_clk.hw,
	&pll_video0_4x_clk.common.hw,
	&pll_video2_4x_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(di_clk, "di", di_parents, 0xa20,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    CLK_SET_RATE_PARENT);

static const struct clk_hw *g2d_parents[] = {
	&pll_periph0_400M_clk.hw,
	&pll_periph0_300M_clk.hw,
	&pll_video0_4x_clk.common.hw,
	&pll_video1_4x_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(g2d_clk, "g2d", g2d_parents, 0xa40,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    CLK_SET_RATE_PARENT);

static const struct clk_hw *eink_parents[] = {
	&pll_periph0_480M_clk.common.hw,
	&pll_periph0_400M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(eink_clk, "eink", eink_parents, 0xa60,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    CLK_SET_RATE_PARENT);

static const struct clk_hw *eink_panel_parents[] = {
	&pll_video0_4x_clk.common.hw,
	&pll_video0_3x_clk.common.hw,
	&pll_video1_4x_clk.common.hw,
	&pll_video1_3x_clk.common.hw,
	&pll_periph0_300M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(eink_panel_clk, "eink-panel", eink_panel_parents, 0xa64,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    CLK_SET_RATE_PARENT);

static const struct clk_hw *ve_enc_parents[] = {
	&pll_ve0_clk.common.hw,
	&pll_ve1_clk.common.hw,
	&pll_periph0_800M_clk.common.hw,
	&pll_periph0_600M_clk.hw,
	&pll_periph0_480M_clk.common.hw,
	&pll_de_3x_clk.common.hw,
	&pll_npu_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(ve_enc0_clk, "ve-enc0", ve_enc_parents, 0xa80,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    CLK_SET_RATE_PARENT);

static const struct clk_hw *ve_dec_parents[] = {
	&pll_ve1_clk.common.hw,
	&pll_ve0_clk.common.hw,
	&pll_periph0_800M_clk.common.hw,
	&pll_periph0_600M_clk.hw,
	&pll_periph0_480M_clk.common.hw,
	&pll_de_3x_clk.common.hw,
	&pll_npu_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(ve_dec0_clk, "ve-dec0", ve_dec_parents, 0xa88,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    CLK_SET_RATE_PARENT);

static const struct clk_hw *ce_parents[] = {
	&sys_24M_clk.hw,
	&pll_periph0_400M_clk.hw,
	&pll_periph0_600M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(ce_clk, "ce", ce_parents, 0xac0,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *npu_parents[] = {
	&pll_npu_clk.common.hw,
	&pll_periph0_800M_clk.common.hw,
	&pll_periph0_600M_clk.hw,
	&pll_periph0_480M_clk.common.hw,
	&pll_ve0_clk.common.hw,
	&pll_ve1_clk.common.hw,
	&pll_de_3x_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(npu_clk, "npu", npu_parents, 0xb00,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

/*
 * GPU_CLK = ClockSource * ((16 - M) / 16)
 * Here we use a div_table to select M values that result in integer divisors.
 */
static struct clk_div_table gpu_div_table[] = {
	{ .val = 0, .div = 1 },
	{ .val = 8, .div = 2 },
	{ .val = 12, .div = 4 },
	{ .val = 14, .div = 8 },
	{ .val = 15, .div = 16 },
	{ /* sentinel */ },
};
static const struct clk_parent_data gpu_parents[] = {
	{ .hw = &pll_gpu0_clk.common.hw, },
	{ .hw = &pll_periph0_800M_clk.common.hw, },
	{ .hw = &pll_periph0_600M_clk.hw, },
	{ .hw = &pll_periph0_400M_clk.hw, },
	{ .hw = &pll_periph0_300M_clk.hw, },
	{ .hw = &pll_periph0_200M_clk.hw, },
};
static struct ccu_div gpu0_clk = {
	.enable		= BIT(31),
	.div		= _SUNXI_CCU_DIV_TABLE(0, 4, gpu_div_table),
	.mux		= _SUNXI_CCU_MUX(24, 3),
	.common		= {
		.reg		= 0xb20,
		.features	= CCU_FEATURE_UPDATE_BIT,
		.hw.init	= CLK_HW_INIT_PARENTS_DATA("gpu0", gpu_parents,
							   &ccu_div_ops, 0),
	}
};

static const struct clk_parent_data dram_parents[] = {
	{ .hw = &pll_ddr_clk.common.hw, },
	{ .hw = &pll_periph0_800M_clk.common.hw, },
	{ .hw = &pll_periph0_600M_clk.hw, },
	{ .hw = &pll_de_clk.common.hw, },
	{ .hw = &pll_npu_clk.common.hw, },
};
static SUNXI_CCU_MP_DATA_WITH_MUX_GATE_FEAT(dram0_clk, "dram0", dram_parents, 0xc00,
					    0, 4,	/* M */
					    0, 0,	/* no P */
					    24, 3,	/* mux */
					    BIT(31),	/* gate */
					    CLK_IS_CRITICAL,
					    CCU_FEATURE_UPDATE_BIT);

static const struct clk_parent_data nand_mmc_parents[] = {
	{ .hw = &sys_24M_clk.hw, },
	{ .hw = &pll_periph0_400M_clk.hw, },
	{ .hw = &pll_periph0_300M_clk.hw, },
	{ .hw = &pll_periph1_400M_clk.hw, },
	{ .hw = &pll_periph1_300M_clk.hw, },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(nand0_clk0_clk, "nand0-clk0", nand_mmc_parents, 0xc80,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(nand0_clk1_clk, "nand0-clk1", nand_mmc_parents, 0xc84,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static SUNXI_CCU_MP_MUX_GATE_POSTDIV_DUALDIV(mmc0_clk, "mmc0", nand_mmc_parents, 0xd00,
					     0, 5,	/* M */
					     8, 5,	/* P */
					     24, 3,	/* mux */
					     BIT(31),	/* gate */
					     2,		/* post div */
					     0);
static SUNXI_CCU_MP_MUX_GATE_POSTDIV_DUALDIV(mmc1_clk, "mmc1", nand_mmc_parents, 0xd10,
					     0, 5,	/* M */
					     8, 5,	/* P */
					     24, 3,	/* mux */
					     BIT(31),	/* gate */
					     2,		/* post div */
					     0);

static const struct clk_parent_data mmc2_mmc3_parents[] = {
	{ .hw = &sys_24M_clk.hw, },
	{ .hw = &pll_periph0_800M_clk.common.hw },
	{ .hw = &pll_periph0_600M_clk.hw },
	{ .hw = &pll_periph1_800M_clk.common.hw },
	{ .hw = &pll_periph1_600M_clk.hw },
};
static SUNXI_CCU_MP_MUX_GATE_POSTDIV_DUALDIV(mmc2_clk, "mmc2", mmc2_mmc3_parents, 0xd20,
					     0, 5,	/* M */
					     8, 5,	/* P */
					     24, 3,	/* mux */
					     BIT(31),	/* gate */
					     2,		/* post div */
					     0);
static SUNXI_CCU_MP_MUX_GATE_POSTDIV_DUALDIV(mmc3_clk, "mmc3", mmc2_mmc3_parents, 0xd30,
					     0, 5,	/* M */
					     8, 5,	/* P */
					     24, 3,	/* mux */
					     BIT(31),	/* gate */
					     2,		/* post div */
					     0);

static const struct clk_hw *ufs_axi_parents[] = {
	&pll_periph0_300M_clk.hw,
	&pll_periph0_200M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(ufs_axi_clk, "ufs-axi", ufs_axi_parents, 0xd80,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_parent_data ufs_cfg_parents[] = {
	{ .hw = &pll_periph0_480M_clk.common.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(ufs_cfg_clk, "ufs-cfg", ufs_cfg_parents, 0xd84,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static const struct clk_parent_data spi_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .hw = &pll_periph0_300M_clk.hw },
	{ .hw = &pll_periph0_200M_clk.hw },
	{ .hw = &pll_periph1_300M_clk.hw },
	{ .hw = &pll_periph1_200M_clk.hw },
	{ .hw = &pll_periph0_480M_clk.common.hw },
	{ .hw = &pll_periph1_480M_clk.common.hw },
	{ .fw_name = "hosc"},
};
static SUNXI_CCU_DUALDIV_MUX_GATE(spi0_clk, "spi0", spi_parents, 0xf00,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);
static SUNXI_CCU_DUALDIV_MUX_GATE(spi1_clk, "spi1", spi_parents, 0xf08,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);
static SUNXI_CCU_DUALDIV_MUX_GATE(spi2_clk, "spi2", spi_parents, 0xf10,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);

static const struct clk_parent_data spif_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .hw = &pll_periph0_400M_clk.hw },
	{ .hw = &pll_periph0_300M_clk.hw },
	{ .hw = &pll_periph1_400M_clk.hw },
	{ .hw = &pll_periph1_300M_clk.hw },
	{ .hw = &pll_periph0_160M_clk.hw },
	{ .hw = &pll_periph1_160M_clk.hw },
	{ .fw_name = "hosc"},
};
static SUNXI_CCU_DUALDIV_MUX_GATE(spif_clk, "spif", spif_parents, 0xf18,
				  0, 5,		/* M */
				  8, 5,		/* P */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);
static SUNXI_CCU_DUALDIV_MUX_GATE(spi3_clk, "spi3", spi_parents, 0xf20,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);
/* Undocumented, taken from the vendor kernel. */
static SUNXI_CCU_DUALDIV_MUX_GATE(spi4_clk, "spi4", spi_parents, 0xf28,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);

static const struct clk_parent_data gpadc0_24m_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "hosc"},
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(gpadc0_24m_clk, "gpadc0-24m", gpadc0_24m_parents, 0xfc0,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static const struct clk_parent_data irrx_parents[] = {
	{ .fw_name = "losc"},
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "hosc"},
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(irrx_clk, "irrx", irrx_parents, 0x1000,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static const struct clk_parent_data irtx_parents[] = {
	{ .fw_name = "losc"},
	{ .hw = &pll_periph1_600M_clk.hw },
	{ .fw_name = "hosc"},
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(irtx_clk, "irtx", irtx_parents, 0x1008,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

/* Undocumented, taken from the vendor kernel. */
static const struct clk_parent_data sgpio_parents[] = {
	{ .fw_name = "losc"},
	{ .hw = &sys_24M_clk.hw },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(sgpio_clk, "sgpio", sgpio_parents, 0x1060,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

/* Undocumented, taken from the vendor kernel. */
static const struct clk_hw *lpc_parents[] = {
	&pll_video0_3x_clk.common.hw,
	&pll_video1_3x_clk.common.hw,
	&pll_video2_3x_clk.common.hw,
	&pll_periph0_300M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(lpc_clk, "lpc", lpc_parents, 0x1080,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *i2spcm_parents[] = {
	&pll_audio0_4x_clk.common.hw,
	&pll_audio1_div2_clk.hw,
	&pll_audio1_div5_clk.hw,
	&pll_periph0_200M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(i2spcm0_clk, "i2spcm0", i2spcm_parents, 0x1200,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);
static SUNXI_CCU_M_HW_WITH_MUX_GATE(i2spcm1_clk, "i2spcm1", i2spcm_parents, 0x1210,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);
static SUNXI_CCU_M_HW_WITH_MUX_GATE(i2spcm2_clk, "i2spcm2", i2spcm_parents, 0x1220,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *i2spcm2_asrc_parents[] = {
	&pll_audio0_4x_clk.common.hw,
	&pll_audio1_div2_clk.hw,
	&pll_audio1_div5_clk.hw,
	&pll_periph0_300M_clk.hw,
	&pll_periph1_300M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(i2spcm2_asrc_clk, "i2spcm2_asrc", i2spcm2_asrc_parents, 0x1224,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);
static SUNXI_CCU_M_HW_WITH_MUX_GATE(i2spcm3_clk, "i2spcm3", i2spcm_parents, 0x1230,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);
static SUNXI_CCU_M_HW_WITH_MUX_GATE(i2spcm4_clk, "i2spcm4", i2spcm_parents, 0x1240,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *spdif_tx_parents[] = {
	&pll_audio0_4x_clk.common.hw,
	&pll_audio1_div2_clk.hw,
	&pll_audio1_div5_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(spdif_tx_clk, "spdif-tx", spdif_tx_parents, 0x1280,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *spdif_rx_parents[] = {
	&pll_periph0_200M_clk.hw,
	&pll_periph0_300M_clk.hw,
	&pll_periph0_400M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(spdif_rx_clk, "spdif-rx", spdif_rx_parents, 0x1284,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *dmic_parents[] = {
	&pll_audio0_4x_clk.common.hw,
	&pll_audio1_div2_clk.hw,
	&pll_audio1_div5_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(dmic_clk, "dmic", dmic_parents, 0x12c0,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

/*
 * The first parent is a 48 MHz input clock divided by 4. That 48 MHz clock is
 * a 2x multiplier from pll-ref synchronized by pll-periph0, and is also used by
 * the OHCI module.
 */
static const struct clk_parent_data usb_ohci_parents[] = {
	{ .hw = &pll_periph0_4x_clk.common.hw },
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "losc" },
	{ .fw_name = "iosc" },
};
static const struct ccu_mux_fixed_prediv usb_ohci_predivs[] = {
	{ .index = 0, .div = 200 },
	{ .index = 1, .div = 2 },
};

static struct ccu_mux usb_ohci0_clk = {
	.enable		= BIT(31),
	.mux		= {
		.shift		= 24,
		.width		= 2,
		.fixed_predivs	= usb_ohci_predivs,
		.n_predivs	= ARRAY_SIZE(usb_ohci_predivs),
	},
	.common		= {
		.reg		= 0x1300,
		.features	= CCU_FEATURE_FIXED_PREDIV,
		.hw.init	= CLK_HW_INIT_PARENTS_DATA("usb-ohci0", usb_ohci_parents,
							   &ccu_mux_ops, 0),
	},
};

static struct ccu_mux usb_ohci1_clk = {
	.enable		= BIT(31),
	.mux		= {
		.shift		= 24,
		.width		= 2,
		.fixed_predivs	= usb_ohci_predivs,
		.n_predivs	= ARRAY_SIZE(usb_ohci_predivs),
	},
	.common		= {
		.reg		= 0x1308,
		.features	= CCU_FEATURE_FIXED_PREDIV,
		.hw.init	= CLK_HW_INIT_PARENTS_DATA("usb-ohci1", usb_ohci_parents,
							   &ccu_mux_ops, 0),
	},
};

static const struct clk_parent_data usb01_ref_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_MUX_DATA(usb01_ref_clk, "usb01-ref", usb01_ref_parents, 0x1340, 24, 3, 0);

static SUNXI_CCU_MUX_DATA(usb2_u2_ref_clk, "usb2-u2-ref", usb01_ref_parents, 0x1348, 24, 3, 0);

static const struct clk_parent_data usb2_suspend_parents[] = {
	{ .fw_name = "losc" },
	{ .hw = &sys_24M_clk.hw },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(usb2_suspend_clk, "usb2-suspend", usb2_suspend_parents,
				      0x1350,
				      0, 5,	/* M */
				      24, 1,	/* mux */
				      BIT(31),	/* gate */
				      0);

static const struct clk_parent_data usb2_mf_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .hw = &pll_periph0_300M_clk.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(usb2_mf_clk, "usb2-mf", usb2_mf_parents,
				      0x1354,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static const struct clk_parent_data usb2_u3_utmi_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .hw = &pll_periph0_300M_clk.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(usb2_u3_utmi_clk, "usb2-u3-utmi", usb2_u3_utmi_parents,
				      0x1360,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static const struct clk_parent_data usb2_u2_pipe_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .hw = &pll_periph0_480M_clk.common.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(usb2_u2_pipe_clk, "usb2-u2-pipe", usb2_u2_pipe_parents,
				      0x1364,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static const struct clk_parent_data pcie_aux_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "losc" },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(pcie_aux_clk, "pcie-aux", pcie_aux_parents, 0x1380,
				      0, 5,	/* M */
				      24, 1,	/* mux */
				      BIT(31),	/* gate */
				      0);

static const struct clk_hw *pcie_axi_slv_parents[] = {
	&pll_periph0_600M_clk.hw,
	&pll_periph0_480M_clk.common.hw,
	&pll_periph0_400M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(pcie_axi_slv_clk, "pcie-axi-slv", pcie_axi_slv_parents, 0x1384,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *serdes_phy_parents[] = {
	&sys_24M_clk.hw,
	&pll_periph0_600M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(serdes_phy_clk, "serdes-phy", serdes_phy_parents, 0x13c0,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_parent_data gmac_ptp_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .hw = &pll_periph0_200M_clk.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(gmac_ptp_clk, "gmac-ptp", gmac_ptp_parents, 0x1400,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static SUNXI_CCU_M_HWS_WITH_GATE(gmac0_phy_clk, "gmac0-phy", pll_periph0_150M_hws, 0x1410,
				 0, 5,		/* M */
				 BIT(31),	/* gate */
				 0);
/* Undocumented, taken from the vendor kernel. */
static SUNXI_CCU_M_HWS_WITH_GATE(gmac1_phy_clk, "gmac1-phy", pll_periph0_150M_hws, 0x1420,
				 0, 5,		/* M */
				 BIT(31),	/* gate */
				 0);

static const struct clk_hw *tcon_lcd_parents[] = {
	&pll_video0_4x_clk.common.hw,
	&pll_video1_4x_clk.common.hw,
	&pll_video2_4x_clk.common.hw,
	&pll_periph0_2x_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(tcon_lcd0_clk, "tcon-lcd0", tcon_lcd_parents, 0x1500,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);
static SUNXI_CCU_M_HW_WITH_MUX_GATE(tcon_lcd1_clk, "tcon-lcd1", tcon_lcd_parents, 0x1508,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);
/* Undocumented, taken from the vendor kernel. */
static SUNXI_CCU_M_HW_WITH_MUX_GATE(tcon_lcd2_clk, "tcon-lcd2", tcon_lcd_parents, 0x1510,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *dsi_parents[] = {
	&sys_24M_clk.hw,
	&pll_periph0_200M_clk.hw,
	&pll_periph0_150M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(dsi0_clk, "dsi0", dsi_parents, 0x1580,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);
static SUNXI_CCU_M_HW_WITH_MUX_GATE(dsi1_clk, "dsi1", dsi_parents, 0x1588,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *combphy_parents[] = {
	&pll_video0_4x_clk.common.hw,
	&pll_video1_4x_clk.common.hw,
	&pll_video2_4x_clk.common.hw,
	&pll_periph0_2x_clk.common.hw,
	&pll_video0_3x_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(combphy0_clk, "combphy0", combphy_parents, 0x15c0,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);
static SUNXI_CCU_M_HW_WITH_MUX_GATE(combphy1_clk, "combphy1", combphy_parents, 0x15c4,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *edp_tv_parents[] = {
	&pll_video0_4x_clk.common.hw,
	&pll_video1_4x_clk.common.hw,
	&pll_video2_4x_clk.common.hw,
	&pll_periph0_2x_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(edp_tv_clk, "edp-tv", edp_tv_parents, 0x1640,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static SUNXI_CCU_GATE_HWS_WITH_PREDIV(hdmi_cec_32k_clk, "hdmi-cec-32k", pll_periph0_2x_hws, 0x1680,
				      BIT(30),	/* gate */
				      36621,	/* pre div */
				      0);

static const struct clk_parent_data hdmi_cec_parents[] = {
	{ .fw_name = "losc" },
	{ .hw = &hdmi_cec_32k_clk.common.hw },
};
static SUNXI_CCU_MUX_DATA_WITH_GATE(hdmi_cec_clk, "hdmi-cec", hdmi_cec_parents, 0x1680,
				    24, 1,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_parent_data hdmi_tv_parents[] = {
	{ .hw = &pll_video0_4x_clk.common.hw },
	{ .hw = &pll_video1_4x_clk.common.hw },
	{ .hw = &pll_video2_4x_clk.common.hw },
	{ .hw = &pll_periph0_2x_clk.common.hw },
};
static SUNXI_CCU_DUALDIV_MUX_GATE(hdmi_tv_clk, "hdmi-tv", hdmi_tv_parents, 0x1684,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);

static const struct clk_parent_data hdmi_sfr_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_MUX_DATA_WITH_GATE(hdmi_sfr_clk, "hdmi-sfr", hdmi_sfr_parents, 0x1690,
				    24, 1,	/* mux */
				    BIT(31),	/* gate */
				    0);

static SUNXI_CCU_GATE_HWS(hdcp_esm_clk, "hdcp-esm", pll_periph0_300M_hws, 0x1694, BIT(31), 0);

static const struct clk_parent_data ledc_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .hw = &pll_periph0_600M_clk.hw },
	{ .fw_name = "hosc" },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(ledc_clk, "ledc", ledc_parents, 0x1700,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static const struct clk_parent_data csi_master_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .hw = &pll_video0_4x_clk.common.hw },
	{ .hw = &pll_video0_3x_clk.common.hw },
	{ .hw = &pll_video1_4x_clk.common.hw },
	{ .hw = &pll_video1_3x_clk.common.hw },
	{ .hw = &pll_video2_4x_clk.common.hw },
	{ .hw = &pll_video2_3x_clk.common.hw },
};
static SUNXI_CCU_DUALDIV_MUX_GATE(csi_master0_clk, "csi_master0", csi_master_parents, 0x1800,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);
static SUNXI_CCU_DUALDIV_MUX_GATE(csi_master1_clk, "csi_master1", csi_master_parents, 0x1804,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);
static SUNXI_CCU_DUALDIV_MUX_GATE(csi_master2_clk, "csi_master2", csi_master_parents, 0x1808,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 3,	/* mux */
				  BIT(31),	/* gate */
				  0);

static const struct clk_hw *csi_parents[] = {
	&pll_video2_4x_clk.common.hw,
	&pll_de_4x_clk.common.hw,
	&pll_periph0_480M_clk.common.hw,
	&pll_periph0_400M_clk.hw,
	&pll_periph0_600M_clk.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(csi_clk, "csi", csi_parents, 0x1840,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static const struct clk_hw *isp_parents[] = {
	&pll_video2_4x_clk.common.hw,
	&pll_periph0_480M_clk.common.hw,
	&pll_periph0_400M_clk.hw,
	&pll_periph0_600M_clk.hw,
	&pll_video0_4x_clk.common.hw,
	&pll_video1_4x_clk.common.hw,
};
static SUNXI_CCU_M_HW_WITH_MUX_GATE(isp_clk, "isp", isp_parents, 0x1860,
				    0, 5,	/* M */
				    24, 3,	/* mux */
				    BIT(31),	/* gate */
				    0);

static SUNXI_CCU_GATE_DATA(res_dcap_24m_clk, "res-dcap-24m", hosc, 0x1a00, BIT(3), 0);

static const struct clk_parent_data apb2jtag_parents[] = {
	{ .hw = &sys_24M_clk.hw },
	{ .fw_name = "losc" },
	{ .fw_name = "iosc" },
	{ .hw = &pll_periph0_480M_clk.common.hw },
	{ .hw = &pll_periph1_480M_clk.common.hw },
	{ .hw = &pll_periph0_200M_clk.hw },
	{ .hw = &pll_periph1_200M_clk.hw },
};
static SUNXI_CCU_M_DATA_WITH_MUX_GATE(apb2jtag_clk, "apb2jtag", apb2jtag_parents, 0x1c00,
				      0, 5,	/* M */
				      24, 3,	/* mux */
				      BIT(31),	/* gate */
				      0);

static SUNXI_CCU_GATE_HWS(fanout_24M_clk, "fanout-24M", sys_24M_hws, 0x1f30, BIT(0), 0);
static SUNXI_CCU_GATE_HWS_WITH_PREDIV(fanout_12M_clk, "fanout-12M", sys_24M_hws, 0x1f30,
				      BIT(1), 2, 0);
static SUNXI_CCU_GATE_HWS_WITH_PREDIV(fanout_16M_clk, "fanout-16M", pll_periph0_480M_hws, 0x1f30,
				      BIT(2), 30, 0);
static SUNXI_CCU_GATE_HWS_WITH_PREDIV(fanout_25M_clk, "fanout-25M", pll_periph0_2x_hws, 0x1f30,
				      BIT(3), 48, 0);

static const struct clk_parent_data fanout_27M_parents[] = {
	{ .hw = &pll_video0_4x_clk.common.hw },
	{ .hw = &pll_video1_4x_clk.common.hw },
	{ .hw = &pll_video2_4x_clk.common.hw },
};
static SUNXI_CCU_DUALDIV_MUX_GATE(fanout_27M_clk, "fanout-27M", fanout_27M_parents, 0x1f34,
				  0, 5,		/* M */
				  8, 5,		/* N */
				  24, 2,	/* mux */
				  BIT(31),	/* gate */
				  0);

static const struct clk_parent_data fanout_pclk_parents[] = {
	{ .hw = &apb0_clk.common.hw }
};
static SUNXI_CCU_DUALDIV_MUX_GATE(fanout_pclk_clk, "fanout-pclk", fanout_pclk_parents, 0x1f38,
				  0, 5,		/* M */
				  5, 5,		/* N */
				  0, 0,		/* no mux */
				  BIT(31),	/* gate */
				  0);

static const struct clk_parent_data fanout_parents[] = {
	{ .fw_name = "losc-fanout" },
	{ .hw = &fanout_12M_clk.common.hw, },
	{ .hw = &fanout_16M_clk.common.hw, },
	{ .hw = &fanout_24M_clk.common.hw, },
	{ .hw = &fanout_25M_clk.common.hw, },
	{ .hw = &fanout_27M_clk.common.hw, },
	{ .hw = &fanout_pclk_clk.common.hw, },
};
static SUNXI_CCU_MUX_DATA_WITH_GATE(fanout0_clk, "fanout0", fanout_parents, 0x1f3c,
				    0, 3,	/* mux */
				    BIT(21),	/* gate */
				    0);
static SUNXI_CCU_MUX_DATA_WITH_GATE(fanout1_clk, "fanout1", fanout_parents, 0x1f3c,
				    3, 3,	/* mux */
				    BIT(22),	/* gate */
				    0);
static SUNXI_CCU_MUX_DATA_WITH_GATE(fanout2_clk, "fanout2", fanout_parents, 0x1f3c,
				    6, 3,	/* mux */
				    BIT(23),	/* gate */
				    0);
static SUNXI_CCU_MUX_DATA_WITH_GATE(fanout3_clk, "fanout3", fanout_parents, 0x1f3c,
				    9, 3,	/* mux */
				    BIT(24),	/* gate */
				    0);

/*
 * Contains all clocks that are controlled by a hardware register. They
 * have a (sunxi) .common member, which needs to be initialised by the common
 * sunxi CCU code, to be filled with the MMIO base address and the shared lock.
 */
static struct ccu_common *sun60i_a733_ccu_clks[] = {
	&pll_ref_clk.common,
	&pll_ddr_clk.common,
	&pll_periph0_4x_clk.common,
	&pll_periph0_2x_clk.common,
	&pll_periph0_800M_clk.common,
	&pll_periph0_480M_clk.common,
	&pll_periph1_4x_clk.common,
	&pll_periph1_2x_clk.common,
	&pll_periph1_800M_clk.common,
	&pll_periph1_480M_clk.common,
	&pll_gpu0_clk.common,
	&pll_video0_clk.common,
	&pll_video0_4x_clk.common,
	&pll_video0_3x_clk.common,
	&pll_video1_clk.common,
	&pll_video1_4x_clk.common,
	&pll_video1_3x_clk.common,
	&pll_video2_clk.common,
	&pll_video2_4x_clk.common,
	&pll_video2_3x_clk.common,
	&pll_ve0_clk.common,
	&pll_ve1_clk.common,
	&pll_audio0_4x_clk.common,
	&pll_audio1_clk.common,
	&pll_npu_clk.common,
	&pll_de_clk.common,
	&pll_de_4x_clk.common,
	&pll_de_3x_clk.common,
	&ahb_clk.common,
	&apb0_clk.common,
	&apb1_clk.common,
	&apb_uart_clk.common,
	&trace_clk.common,
	&mbus_clk.common,
	&timer0_clk.common,
	&timer1_clk.common,
	&timer2_clk.common,
	&timer3_clk.common,
	&timer4_clk.common,
	&timer5_clk.common,
	&timer6_clk.common,
	&timer7_clk.common,
	&timer8_clk.common,
	&timer9_clk.common,
	&avs_clk.common,
	&de0_clk.common,
	&di_clk.common,
	&g2d_clk.common,
	&eink_clk.common,
	&eink_panel_clk.common,
	&ve_enc0_clk.common,
	&ve_dec0_clk.common,
	&ce_clk.common,
	&npu_clk.common,
	&gpu0_clk.common,
	&dram0_clk.common,
	&nand0_clk0_clk.common,
	&nand0_clk1_clk.common,
	&mmc0_clk.common,
	&mmc1_clk.common,
	&mmc2_clk.common,
	&mmc3_clk.common,
	&ufs_axi_clk.common,
	&ufs_cfg_clk.common,
	&spi0_clk.common,
	&spi1_clk.common,
	&spi2_clk.common,
	&spif_clk.common,
	&spi3_clk.common,
	&spi4_clk.common,
	&gpadc0_24m_clk.common,
	&irrx_clk.common,
	&irtx_clk.common,
	&sgpio_clk.common,
	&lpc_clk.common,
	&i2spcm0_clk.common,
	&i2spcm1_clk.common,
	&i2spcm2_clk.common,
	&i2spcm2_asrc_clk.common,
	&i2spcm3_clk.common,
	&i2spcm4_clk.common,
	&spdif_tx_clk.common,
	&spdif_rx_clk.common,
	&dmic_clk.common,
	&usb_ohci0_clk.common,
	&usb_ohci1_clk.common,
	&usb01_ref_clk.common,
	&usb2_u2_ref_clk.common,
	&usb2_suspend_clk.common,
	&usb2_mf_clk.common,
	&usb2_u3_utmi_clk.common,
	&usb2_u2_pipe_clk.common,
	&pcie_aux_clk.common,
	&pcie_axi_slv_clk.common,
	&serdes_phy_clk.common,
	&gmac_ptp_clk.common,
	&gmac0_phy_clk.common,
	&gmac1_phy_clk.common,
	&tcon_lcd0_clk.common,
	&tcon_lcd1_clk.common,
	&tcon_lcd2_clk.common,
	&dsi0_clk.common,
	&dsi1_clk.common,
	&combphy0_clk.common,
	&combphy1_clk.common,
	&edp_tv_clk.common,
	&hdmi_cec_32k_clk.common,
	&hdmi_cec_clk.common,
	&hdmi_tv_clk.common,
	&hdmi_sfr_clk.common,
	&hdcp_esm_clk.common,
	&ledc_clk.common,
	&csi_master0_clk.common,
	&csi_master1_clk.common,
	&csi_master2_clk.common,
	&csi_clk.common,
	&isp_clk.common,
	&res_dcap_24m_clk.common,
	&apb2jtag_clk.common,
	&fanout_24M_clk.common,
	&fanout_12M_clk.common,
	&fanout_16M_clk.common,
	&fanout_25M_clk.common,
	&fanout_27M_clk.common,
	&fanout_pclk_clk.common,
	&fanout0_clk.common,
	&fanout1_clk.common,
	&fanout2_clk.common,
	&fanout3_clk.common,
};

static struct clk_hw_onecell_data sun60i_a733_hw_clks = {
	.hws	= {
		[CLK_PLL_REF]		= &pll_ref_clk.common.hw,
		[CLK_SYS_24M]		= &sys_24M_clk.hw,
		[CLK_PLL_DDR]		= &pll_ddr_clk.common.hw,
		[CLK_PLL_PERIPH0_4X]	= &pll_periph0_4x_clk.common.hw,
		[CLK_PLL_PERIPH0_2X]	= &pll_periph0_2x_clk.common.hw,
		[CLK_PLL_PERIPH0_800M]	= &pll_periph0_800M_clk.common.hw,
		[CLK_PLL_PERIPH0_480M]	= &pll_periph0_480M_clk.common.hw,
		[CLK_PLL_PERIPH0_600M]	= &pll_periph0_600M_clk.hw,
		[CLK_PLL_PERIPH0_400M]	= &pll_periph0_400M_clk.hw,
		[CLK_PLL_PERIPH0_300M]	= &pll_periph0_300M_clk.hw,
		[CLK_PLL_PERIPH0_200M]	= &pll_periph0_200M_clk.hw,
		[CLK_PLL_PERIPH0_160M]	= &pll_periph0_160M_clk.hw,
		[CLK_PLL_PERIPH0_150M]	= &pll_periph0_150M_clk.hw,
		[CLK_PLL_PERIPH1_4X]	= &pll_periph1_4x_clk.common.hw,
		[CLK_PLL_PERIPH1_2X]	= &pll_periph1_2x_clk.common.hw,
		[CLK_PLL_PERIPH1_800M]	= &pll_periph1_800M_clk.common.hw,
		[CLK_PLL_PERIPH1_480M]	= &pll_periph1_480M_clk.common.hw,
		[CLK_PLL_PERIPH1_600M]	= &pll_periph1_600M_clk.hw,
		[CLK_PLL_PERIPH1_400M]	= &pll_periph1_400M_clk.hw,
		[CLK_PLL_PERIPH1_300M]	= &pll_periph1_300M_clk.hw,
		[CLK_PLL_PERIPH1_200M]	= &pll_periph1_200M_clk.hw,
		[CLK_PLL_PERIPH1_160M]	= &pll_periph1_160M_clk.hw,
		[CLK_PLL_PERIPH1_150M]	= &pll_periph1_150M_clk.hw,
		[CLK_PLL_GPU0]		= &pll_gpu0_clk.common.hw,
		[CLK_PLL_VIDEO0]		= &pll_video0_clk.common.hw,
		[CLK_PLL_VIDEO0_4X]	= &pll_video0_4x_clk.common.hw,
		[CLK_PLL_VIDEO0_3X]	= &pll_video0_3x_clk.common.hw,
		[CLK_PLL_VIDEO1]		= &pll_video1_clk.common.hw,
		[CLK_PLL_VIDEO1_4X]	= &pll_video1_4x_clk.common.hw,
		[CLK_PLL_VIDEO1_3X]	= &pll_video1_3x_clk.common.hw,
		[CLK_PLL_VIDEO2]		= &pll_video2_clk.common.hw,
		[CLK_PLL_VIDEO2_4X]	= &pll_video2_4x_clk.common.hw,
		[CLK_PLL_VIDEO2_3X]	= &pll_video2_3x_clk.common.hw,
		[CLK_PLL_VE0]		= &pll_ve0_clk.common.hw,
		[CLK_PLL_VE1]		= &pll_ve1_clk.common.hw,
		[CLK_PLL_AUDIO0_4X]	= &pll_audio0_4x_clk.common.hw,
		[CLK_PLL_AUDIO1]	= &pll_audio1_clk.common.hw,
		[CLK_PLL_AUDIO1_DIV2]	= &pll_audio1_div2_clk.hw,
		[CLK_PLL_AUDIO1_DIV5]	= &pll_audio1_div5_clk.hw,
		[CLK_PLL_NPU]		= &pll_npu_clk.common.hw,
		[CLK_PLL_DE]		= &pll_de_clk.common.hw,
		[CLK_PLL_DE_4X]		= &pll_de_4x_clk.common.hw,
		[CLK_PLL_DE_3X]		= &pll_de_3x_clk.common.hw,
		[CLK_AHB]		= &ahb_clk.common.hw,
		[CLK_APB0]		= &apb0_clk.common.hw,
		[CLK_APB1]		= &apb1_clk.common.hw,
		[CLK_APB_UART]		= &apb_uart_clk.common.hw,
		[CLK_TRACE]		= &trace_clk.common.hw,
		[CLK_MBUS]		= &mbus_clk.common.hw,
		[CLK_TIMER0]		= &timer0_clk.common.hw,
		[CLK_TIMER1]		= &timer1_clk.common.hw,
		[CLK_TIMER2]		= &timer2_clk.common.hw,
		[CLK_TIMER3]		= &timer3_clk.common.hw,
		[CLK_TIMER4]		= &timer4_clk.common.hw,
		[CLK_TIMER5]		= &timer5_clk.common.hw,
		[CLK_TIMER6]		= &timer6_clk.common.hw,
		[CLK_TIMER7]		= &timer7_clk.common.hw,
		[CLK_TIMER8]		= &timer8_clk.common.hw,
		[CLK_TIMER9]		= &timer9_clk.common.hw,
		[CLK_AVS]		= &avs_clk.common.hw,
		[CLK_DE0]		= &de0_clk.common.hw,
		[CLK_DI]		= &di_clk.common.hw,
		[CLK_G2D]		= &g2d_clk.common.hw,
		[CLK_EINK]		= &eink_clk.common.hw,
		[CLK_EINK_PANEL]	= &eink_panel_clk.common.hw,
		[CLK_VE_ENC0]		= &ve_enc0_clk.common.hw,
		[CLK_VE_DEC0]		= &ve_dec0_clk.common.hw,
		[CLK_CE]		= &ce_clk.common.hw,
		[CLK_NPU]		= &npu_clk.common.hw,
		[CLK_GPU0]		= &gpu0_clk.common.hw,
		[CLK_DRAM0]		= &dram0_clk.common.hw,
		[CLK_NAND0_CLK0]	= &nand0_clk0_clk.common.hw,
		[CLK_NAND0_CLK1]	= &nand0_clk1_clk.common.hw,
		[CLK_MMC0]		= &mmc0_clk.common.hw,
		[CLK_MMC1]		= &mmc1_clk.common.hw,
		[CLK_MMC2]		= &mmc2_clk.common.hw,
		[CLK_MMC3]		= &mmc3_clk.common.hw,
		[CLK_UFS_AXI]		= &ufs_axi_clk.common.hw,
		[CLK_UFS_CFG]		= &ufs_cfg_clk.common.hw,
		[CLK_SPI0]		= &spi0_clk.common.hw,
		[CLK_SPI1]		= &spi1_clk.common.hw,
		[CLK_SPI2]		= &spi2_clk.common.hw,
		[CLK_SPIF]		= &spif_clk.common.hw,
		[CLK_SPI3]		= &spi3_clk.common.hw,
		[CLK_SPI4]		= &spi4_clk.common.hw,
		[CLK_GPADC0_24M]	= &gpadc0_24m_clk.common.hw,
		[CLK_IRRX]		= &irrx_clk.common.hw,
		[CLK_IRTX]		= &irtx_clk.common.hw,
		[CLK_SGPIO]		= &sgpio_clk.common.hw,
		[CLK_LPC]		= &lpc_clk.common.hw,
		[CLK_I2SPCM0]		= &i2spcm0_clk.common.hw,
		[CLK_I2SPCM1]		= &i2spcm1_clk.common.hw,
		[CLK_I2SPCM2]		= &i2spcm2_clk.common.hw,
		[CLK_I2SPCM2_ASRC]	= &i2spcm2_asrc_clk.common.hw,
		[CLK_I2SPCM3]		= &i2spcm3_clk.common.hw,
		[CLK_I2SPCM4]		= &i2spcm4_clk.common.hw,
		[CLK_SPDIF_TX]		= &spdif_tx_clk.common.hw,
		[CLK_SPDIF_RX]		= &spdif_rx_clk.common.hw,
		[CLK_DMIC]		= &dmic_clk.common.hw,
		[CLK_USB_OHCI0]		= &usb_ohci0_clk.common.hw,
		[CLK_USB_OHCI1]		= &usb_ohci1_clk.common.hw,
		[CLK_USB01_REF]		= &usb01_ref_clk.common.hw,
		[CLK_USB2_U2_REF]	= &usb2_u2_ref_clk.common.hw,
		[CLK_USB2_SUSPEND]	= &usb2_suspend_clk.common.hw,
		[CLK_USB2_MF]		= &usb2_mf_clk.common.hw,
		[CLK_USB2_U3_UTMI]	= &usb2_u3_utmi_clk.common.hw,
		[CLK_USB2_U2_PIPE]	= &usb2_u2_pipe_clk.common.hw,
		[CLK_PCIE_AUX]		= &pcie_aux_clk.common.hw,
		[CLK_PCIE_AXI_SLV]	= &pcie_axi_slv_clk.common.hw,
		[CLK_SERDES_PHY]	= &serdes_phy_clk.common.hw,
		[CLK_GMAC_PTP]		= &gmac_ptp_clk.common.hw,
		[CLK_GMAC0_PHY]		= &gmac0_phy_clk.common.hw,
		[CLK_GMAC1_PHY]		= &gmac1_phy_clk.common.hw,
		[CLK_TCON_LCD0]		= &tcon_lcd0_clk.common.hw,
		[CLK_TCON_LCD1]		= &tcon_lcd1_clk.common.hw,
		[CLK_TCON_LCD2]		= &tcon_lcd2_clk.common.hw,
		[CLK_DSI0]		= &dsi0_clk.common.hw,
		[CLK_DSI1]		= &dsi1_clk.common.hw,
		[CLK_COMBPHY0]		= &combphy0_clk.common.hw,
		[CLK_COMBPHY1]		= &combphy1_clk.common.hw,
		[CLK_EDP_TV]		= &edp_tv_clk.common.hw,
		[CLK_HDMI_CEC_32K]	= &hdmi_cec_32k_clk.common.hw,
		[CLK_HDMI_CEC]		= &hdmi_cec_clk.common.hw,
		[CLK_HDMI_TV]		= &hdmi_tv_clk.common.hw,
		[CLK_HDMI_SFR]		= &hdmi_sfr_clk.common.hw,
		[CLK_HDCP_ESM]		= &hdcp_esm_clk.common.hw,
		[CLK_LEDC]		= &ledc_clk.common.hw,
		[CLK_CSI_MASTER0]	= &csi_master0_clk.common.hw,
		[CLK_CSI_MASTER1]	= &csi_master1_clk.common.hw,
		[CLK_CSI_MASTER2]	= &csi_master2_clk.common.hw,
		[CLK_CSI]		= &csi_clk.common.hw,
		[CLK_ISP]		= &isp_clk.common.hw,
		[CLK_RES_DCAP_24M]	= &res_dcap_24m_clk.common.hw,
		[CLK_APB2JTAG]		= &apb2jtag_clk.common.hw,
		[CLK_FANOUT_24M]	= &fanout_24M_clk.common.hw,
		[CLK_FANOUT_12M]	= &fanout_12M_clk.common.hw,
		[CLK_FANOUT_16M]	= &fanout_16M_clk.common.hw,
		[CLK_FANOUT_25M]	= &fanout_25M_clk.common.hw,
		[CLK_FANOUT_27M]	= &fanout_27M_clk.common.hw,
		[CLK_FANOUT_PCLK]	= &fanout_pclk_clk.common.hw,
		[CLK_FANOUT0]		= &fanout0_clk.common.hw,
		[CLK_FANOUT1]		= &fanout1_clk.common.hw,
		[CLK_FANOUT2]		= &fanout2_clk.common.hw,
		[CLK_FANOUT3]		= &fanout3_clk.common.hw,
	},
	.num	= CLK_FANOUT3 + 1,
};

static const struct sunxi_ccu_desc sun60i_a733_ccu_desc = {
	.ccu_clks	= sun60i_a733_ccu_clks,
	.num_ccu_clks	= ARRAY_SIZE(sun60i_a733_ccu_clks),

	.hw_clks	= &sun60i_a733_hw_clks,
};

static const u32 pll_regs[] = {
	SUN60I_A733_PLL_REF_REG,
	SUN60I_A733_PLL_DDR_REG,
	SUN60I_A733_PLL_PERIPH0_REG,
	SUN60I_A733_PLL_PERIPH1_REG,
	SUN60I_A733_PLL_GPU_REG,
	SUN60I_A733_PLL_VIDEO0_REG,
	SUN60I_A733_PLL_VIDEO1_REG,
	SUN60I_A733_PLL_VIDEO2_REG,
	SUN60I_A733_PLL_VE0_REG,
	SUN60I_A733_PLL_VE1_REG,
	SUN60I_A733_PLL_AUDIO0_REG,
	SUN60I_A733_PLL_AUDIO1_REG,
	SUN60I_A733_PLL_NPU_REG,
	SUN60I_A733_PLL_DE_REG,
};

static int sun60i_a733_ccu_probe(struct platform_device *pdev)
{
	void __iomem *reg;
	u32 val;
	int i, ret;

	reg = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(reg))
		return PTR_ERR(reg);

	/*
	 * The CCU framework only models one enable bit per PLL, while the
	 * hardware has separate PLL, LDO, lock, and output gate controls.
	 * Enable the common PLL, LDO, and lock controls here.
	 */
	for (i = 0; i < ARRAY_SIZE(pll_regs); i++) {
		val = readl(reg + pll_regs[i]);
		val |= BIT(31) | BIT(30) | BIT(29);
		writel(val, reg + pll_regs[i]);
	}

	/* Enforce m1 = 0 for PLL_AUDIO0. */
	val = readl(reg + SUN60I_A733_PLL_AUDIO0_REG);
	val &= ~BIT(1);
	writel(val, reg + SUN60I_A733_PLL_AUDIO0_REG);

	/* Enforce the named /2 and /5 outputs for PLL_AUDIO1. */
	val = readl(reg + SUN60I_A733_PLL_AUDIO1_REG);
	val &= ~(GENMASK(22, 20) | GENMASK(18, 16));
	val |= (1 << 20) | (4 << 16);
	writel(val, reg + SUN60I_A733_PLL_AUDIO1_REG);

	ret = devm_sunxi_ccu_probe(&pdev->dev, reg, &sun60i_a733_ccu_desc);
	if (ret)
		return ret;

	return 0;
}

static const struct of_device_id sun60i_a733_ccu_ids[] = {
	{ .compatible = "allwinner,sun60i-a733-ccu" },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, sun60i_a733_ccu_ids);

static struct platform_driver sun60i_a733_ccu_driver = {
	.probe	= sun60i_a733_ccu_probe,
	.driver	= {
		.name			= "sun60i-a733-ccu",
		.suppress_bind_attrs	= true,
		.of_match_table		= sun60i_a733_ccu_ids,
	},
};
module_platform_driver(sun60i_a733_ccu_driver);

MODULE_IMPORT_NS("SUNXI_CCU");
MODULE_DESCRIPTION("Support for the Allwinner A733 CCU");
MODULE_LICENSE("GPL");
