acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0078: CAP23.vhd : (228, 2): Unknown identifier "is_lw".
# Error: COMP96_0133: CAP23.vhd : (228, 2): Cannot find object declaration.
# Error: COMP96_0112: CAP23.vhd : (228, 2): "is_lw" does not match the formal name.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/CAP23.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0078: CAP23.vhd : (280, 2): Unknown identifier "mem_write".
# Error: COMP96_0078: CAP23.vhd : (281, 2): Unknown identifier "is_lw".
# Error: COMP96_0078: CAP23.vhd : (282, 2): Unknown identifier "is_addm".
# Error: COMP96_0078: CAP23.vhd : (285, 2): Unknown identifier "result".
# Error: COMP96_0078: CAP23.vhd : (285, 12): Unknown identifier "mem_to_exe_set".
# Error: COMP96_0078: CAP23.vhd : (286, 2): Unknown identifier "status".
# Error: COMP96_0078: CAP23.vhd : (286, 12): Unknown identifier "mem_to_exe_set".
# Error: COMP96_0078: CAP23.vhd : (296, 2): Unknown identifier "mem_to_exec_set".
# Error: COMP96_0133: CAP23.vhd : (296, 2): Cannot find object declaration.
# Error: COMP96_0078: CAP23.vhd : (297, 2): Unknown identifier "mem_to_exec_set".
# Error: COMP96_0133: CAP23.vhd : (297, 2): Cannot find object declaration.
# Error: COMP96_0078: CAP23.vhd : (298, 2): Unknown identifier "mem_to_exe_set".
# Error: COMP96_0133: CAP23.vhd : (298, 2): Cannot find object declaration.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 13 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0078: CAP23.vhd : (280, 2): Unknown identifier "mem_write".
# Error: COMP96_0078: CAP23.vhd : (281, 2): Unknown identifier "is_lw".
# Error: COMP96_0078: CAP23.vhd : (282, 2): Unknown identifier "is_addm".
# Error: COMP96_0078: CAP23.vhd : (285, 2): Unknown identifier "result".
# Error: COMP96_0078: CAP23.vhd : (286, 2): Unknown identifier "status".
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0078: CAP23.vhd : (280, 2): Unknown identifier "mem_write".
# Error: COMP96_0078: CAP23.vhd : (281, 2): Unknown identifier "is_lw".
# Error: COMP96_0078: CAP23.vhd : (282, 2): Unknown identifier "is_addm".
# Error: COMP96_0078: CAP23.vhd : (285, 2): Unknown identifier "result".
# Error: COMP96_0078: CAP23.vhd : (286, 2): Unknown identifier "status".
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 5 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0113: CAP23.vhd : (283, 2): Positional associations must precede named associations.
# Error: COMP96_0207: CAP23.vhd : (275, 2): No actual specified for local port "clk".
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 2 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Error: COMP96_0010: CAP23.vhd : (228, 16): Invalid literal.
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0033: CAP23.vhd : (228, 16): Missing actual.
# Error: COMP96_0724: CAP23.vhd : (228, 16): ',' or ')' expected.
# Error: COMP96_0015: CAP23.vhd : (230, 2): ';' expected.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 4 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0115: CAP23.vhd : (234, 17): Actual is not a globally static expression.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0367: CAP23.vhd : (234, 17): Improper array length (4). Expected length is 16.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 1 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0115: CAP23.vhd : (234, 17): Actual is not a globally static expression.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 1 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0115: CAP23.vhd : (234, 17): Actual is not a globally static expression.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0115: CAP23.vhd : (234, 17): Actual is not a globally static expression.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0077: CAP23.vhd : (234, 28): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0079: CAP23.vhd : (234, 17): Invalid aggregate.
# Error: COMP96_0078: CAP23.vhd : (301, 2): Unknown identifier "static_data_to_write".
# Error: COMP96_0133: CAP23.vhd : (301, 2): Cannot find object declaration.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 4 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0015: CAP23.vhd : (148, 1): ';' expected.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controll