/*
* <:copyright-BRCM:2012:DUAL/GPL:standard
* 
*    Copyright (c) 2012 Broadcom Corporation
*    All Rights Reserved
* 
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License, version 2, as published by
* the Free Software Foundation (the "GPL").
* 
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
* 
* 
* A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
* writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
* Boston, MA 02111-1307, USA.
* 
* :> 
*/

#ifndef __NET_IF_H_INCLUDED
#define __NET_IF_H_INCLUDED

/*  File automatically generated by Reggae at 09/08/2011  17:32:40   */

#include "stt_basic_defs.h"
#include "access_macros.h"
#include "packing.h"

/*****************************************************************************************/
/* Network Interface subsystem registers. responsible for ethernet connection in LAN and */
/*  WAN side.                                                                            */
/*****************************************************************************************/

/*****************************************************************************************/
/* Blocks offsets                                                                        */
/*****************************************************************************************/
#define CE_NET_IF_CORE_0_OFFSET	( 0x19090000 )
#define CE_NET_IF_CORE_1_OFFSET	( 0x19091000 )
#define CE_NET_IF_CORE_2_OFFSET	( 0x19092000 )
#define CE_NET_IF_CORE_3_OFFSET	( 0x19093000 )
#define CE_NET_IF_CORE_4_OFFSET	( 0x19094000 )
#define CE_NET_IF_CORE_5_OFFSET	( 0x19095000 )
/*****************************************************************************************/
/* Functions offsets and addresses                                                       */
/*****************************************************************************************/
#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_0_MENTOR_OFFSET 	( 0x00000000 )
#define CE_NET_IF_CORE_0_MENTOR_ADDRESS	( CE_NET_IF_CORE_0_OFFSET + CE_NET_IF_CORE_0_MENTOR_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_0_GENERAL_OFFSET 	( 0x00000200 )
#define CE_NET_IF_CORE_0_GENERAL_ADDRESS	( CE_NET_IF_CORE_0_OFFSET + CE_NET_IF_CORE_0_GENERAL_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_1_MENTOR_OFFSET 	( 0x00000000 )
#define CE_NET_IF_CORE_1_MENTOR_ADDRESS	( CE_NET_IF_CORE_1_OFFSET + CE_NET_IF_CORE_1_MENTOR_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_1_GENERAL_OFFSET 	( 0x00000200 )
#define CE_NET_IF_CORE_1_GENERAL_ADDRESS	( CE_NET_IF_CORE_1_OFFSET + CE_NET_IF_CORE_1_GENERAL_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_2_MENTOR_OFFSET 	( 0x00000000 )
#define CE_NET_IF_CORE_2_MENTOR_ADDRESS	( CE_NET_IF_CORE_2_OFFSET + CE_NET_IF_CORE_2_MENTOR_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_2_GENERAL_OFFSET 	( 0x00000200 )
#define CE_NET_IF_CORE_2_GENERAL_ADDRESS	( CE_NET_IF_CORE_2_OFFSET + CE_NET_IF_CORE_2_GENERAL_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_3_MENTOR_OFFSET 	( 0x00000000 )
#define CE_NET_IF_CORE_3_MENTOR_ADDRESS	( CE_NET_IF_CORE_3_OFFSET + CE_NET_IF_CORE_3_MENTOR_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_3_GENERAL_OFFSET 	( 0x00000200 )
#define CE_NET_IF_CORE_3_GENERAL_ADDRESS	( CE_NET_IF_CORE_3_OFFSET + CE_NET_IF_CORE_3_GENERAL_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_4_MENTOR_OFFSET 	( 0x00000000 )
#define CE_NET_IF_CORE_4_MENTOR_ADDRESS	( CE_NET_IF_CORE_4_OFFSET + CE_NET_IF_CORE_4_MENTOR_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_4_GENERAL_OFFSET 	( 0x00000200 )
#define CE_NET_IF_CORE_4_GENERAL_ADDRESS	( CE_NET_IF_CORE_4_OFFSET + CE_NET_IF_CORE_4_GENERAL_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_5_MENTOR_OFFSET 	( 0x00000000 )
#define CE_NET_IF_CORE_5_MENTOR_ADDRESS	( CE_NET_IF_CORE_5_OFFSET + CE_NET_IF_CORE_5_MENTOR_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_NET_IF_CORE_5_GENERAL_OFFSET 	( 0x00000200 )
#define CE_NET_IF_CORE_5_GENERAL_ADDRESS	( CE_NET_IF_CORE_5_OFFSET + CE_NET_IF_CORE_5_GENERAL_OFFSET )

#endif /* __MIPS */

/*   'i' is block index    */
/*   'j' is function index */
/*   'e' is function entry */
/*   'k' is register index */

#ifdef __MIPS_C  /* only MIPS_C */

/*****************************************************************************************/
/* MAC_Configuration_#1                                                                  */
/* Various MAC configuration fields                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_MACCFG1_SOFT_RST_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_SOFT_RST_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_SIM_RST_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_SIM_RST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_R3_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_R3_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_RX_MC_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_RX_MC_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_TX_MC_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_TX_MC_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_RX_FN_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_RX_FN_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_TX_FN_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_TX_FN_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_R2_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_R2_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_LOOPBACK_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_LOOPBACK_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_RX_FC_EN_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_RX_FC_EN_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_TX_FC_EN_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_TX_FC_EN_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_SYNC_RX_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_SYNC_RX_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_RCV_ENB_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_RCV_ENB_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_SYNC_TX_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_SYNC_TX_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_TR_EN_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG1_TR_EN_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_MACCFG1_OFFSET ( 0x00000000 )

#define CE_NET_IF_CORE_0_MENTOR_MACCFG1_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG1_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_MACCFG1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_MACCFG1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_MACCFG1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_MACCFG1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_MACCFG1_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG1_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_MACCFG1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_MACCFG1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_MACCFG1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_MACCFG1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_MACCFG1_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG1_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_MACCFG1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_MACCFG1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_MACCFG1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_MACCFG1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_MACCFG1_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG1_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_MACCFG1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_MACCFG1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_MACCFG1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_MACCFG1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_MACCFG1_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG1_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_MACCFG1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_MACCFG1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_MACCFG1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_MACCFG1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_MACCFG1_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG1_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_MACCFG1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_MACCFG1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_MACCFG1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_MACCFG1_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_MACCFG1_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_MACCFG1_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_MACCFG1_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_MACCFG1_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_MACCFG1_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* SOFT_RESET */
	stt_uint32 soft_rst 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SIMULATION_RESET */
	stt_uint32 sim_rst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved3 */
	stt_uint32 r3       	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESET_RX_MAC_CONTROL */
	stt_uint32 rx_mc_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESET_TX_MAC_CONTROL */
	stt_uint32 tx_mc_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESET_RX_FUNCTION */
	stt_uint32 rx_fn_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESET_TX_FUNCTION */
	stt_uint32 tx_fn_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved2 */
	stt_uint32 r2       	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* LOOP_BACK */
	stt_uint32 loopback 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1       	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RECEIVE_FLOW_CONTROL_ENABLE */
	stt_uint32 rx_fc_en 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TRANSMIT_FLOW_CONTROL_ENABLE */
	stt_uint32 tx_fc_en 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SYNCHRONIZED_RECEIVE_ENABLE */
	stt_uint32 sync_rx  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RECEIVE_ENABLE */
	stt_uint32 rcv_enb  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SYNCHRONIZED_TRANSMIT */
	stt_uint32 sync_tx  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TRANSMIT_ENABLE */
	stt_uint32 tr_en    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_MACCFG1_DTE ;


/*****************************************************************************************/
/* MAC_Configuration_#2                                                                  */
/* Various MAC configuration fields                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_MACCFG2_R4_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_R4_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_PRMBL_LEN_DEFAULT_VALUE               ( 0x7 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_PRMBL_LEN_DEFAULT_VALUE_RESET_VALUE   ( 0x7 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_R3_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_R3_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_IFC_MOD_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_IFC_MOD_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_R2_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_R2_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_HUGE_FRM_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_HUGE_FRM_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_LEN_CHECK_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_LEN_CHECK_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_PAD_CRC_EN_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_PAD_CRC_EN_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_CRC_EN_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_CRC_EN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_FULL_DUP_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MACCFG2_FULL_DUP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_MACCFG2_OFFSET ( 0x00000004 )

#define CE_NET_IF_CORE_0_MENTOR_MACCFG2_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG2_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_MACCFG2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_MACCFG2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_MACCFG2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_MACCFG2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_MACCFG2_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG2_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_MACCFG2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_MACCFG2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_MACCFG2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_MACCFG2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_MACCFG2_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG2_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_MACCFG2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_MACCFG2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_MACCFG2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_MACCFG2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_MACCFG2_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG2_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_MACCFG2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_MACCFG2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_MACCFG2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_MACCFG2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_MACCFG2_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG2_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_MACCFG2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_MACCFG2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_MACCFG2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_MACCFG2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_MACCFG2_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MACCFG2_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_MACCFG2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_MACCFG2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_MACCFG2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_MACCFG2_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_MACCFG2_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_MACCFG2_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_MACCFG2_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_MACCFG2_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_MACCFG2_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved4 */
	stt_uint32 r4         	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PREAMBLE_LENGTH */
	stt_uint32 prmbl_len  	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved3 */
	stt_uint32 r3         	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* INTERFACE_MODE */
	stt_uint32 ifc_mod    	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved2 */
	stt_uint32 r2         	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* HUGE_FRAME_ENABLE */
	stt_uint32 huge_frm_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* LENGTH_FIELD_CHECKING */
	stt_uint32 len_check  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PAD_/_CRC_ENABLE: */
	stt_uint32 pad_crc_en 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CRC_ENABLE */
	stt_uint32 crc_en     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* FULL-DUPLEX */
	stt_uint32 full_dup   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_MACCFG2_DTE ;


/*****************************************************************************************/
/* IPG/IFG_configuration                                                                 */
/* IPG and IFG registers                                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_IPG_IFG_R3_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_R3_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_NBTB_IPG_P1_DEFAULT_VALUE             ( 0x40 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_NBTB_IPG_P1_DEFAULT_VALUE_RESET_VALUE ( 0x40 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_R2_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_R2_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_NBTB_IPG_P2_DEFAULT_VALUE             ( 0x60 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_NBTB_IPG_P2_DEFAULT_VALUE_RESET_VALUE ( 0x60 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_MIN_IFG_ENF_DEFAULT_VALUE             ( 0x50 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_MIN_IFG_ENF_DEFAULT_VALUE_RESET_VALUE ( 0x50 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_BTB_IPG_DEFAULT_VALUE                 ( 0x60 )
#define CE_NET_IF_CORE_MENTOR_IPG_IFG_BTB_IPG_DEFAULT_VALUE_RESET_VALUE     ( 0x60 )


#define CE_NET_IF_CORE_MENTOR_IPG_IFG_OFFSET ( 0x00000008 )

#define CE_NET_IF_CORE_0_MENTOR_IPG_IFG_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IPG_IFG_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_IPG_IFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_IPG_IFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_IPG_IFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_IPG_IFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_IPG_IFG_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IPG_IFG_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_IPG_IFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_IPG_IFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_IPG_IFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_IPG_IFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_IPG_IFG_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IPG_IFG_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_IPG_IFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_IPG_IFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_IPG_IFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_IPG_IFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_IPG_IFG_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IPG_IFG_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_IPG_IFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_IPG_IFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_IPG_IFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_IPG_IFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_IPG_IFG_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IPG_IFG_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_IPG_IFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_IPG_IFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_IPG_IFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_IPG_IFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_IPG_IFG_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IPG_IFG_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_IPG_IFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_IPG_IFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_IPG_IFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_IPG_IFG_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_IPG_IFG_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_IPG_IFG_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_IPG_IFG_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_IPG_IFG_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_IPG_IFG_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved3 */
	stt_uint32 r3         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NON-BACK-TO-BACK_INTER-PACKET-GAP_PART_1 */
	stt_uint32 nbtb_ipg_p1	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved2 */
	stt_uint32 r2         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NON-BACK-TO-BACK_INTER-PACKET-GAP_PART_2 */
	stt_uint32 nbtb_ipg_p2	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MINIMUM_IFG_ENFORCEMENT */
	stt_uint32 min_ifg_enf	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BACK-TO-BACK_INTER-PACKET-GAP */
	stt_uint32 btb_ipg    	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_IPG_IFG_DTE ;


/*****************************************************************************************/
/* Half-Duplex                                                                           */
/* Half duplex mode registers                                                            */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_R2_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_R2_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_ALT_BEBT_DEFAULT_VALUE               ( 0xA )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_ALT_BEBT_DEFAULT_VALUE_RESET_VALUE   ( 0xA )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_ALT_BEBTEN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_ALT_BEBTEN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_BP_NO_BO_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_BP_NO_BO_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_NO_BO_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_NO_BO_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_EXCS_DEFER_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_EXCS_DEFER_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_RETX_MAX_DEFAULT_VALUE               ( 0xF )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_RETX_MAX_DEFAULT_VALUE_RESET_VALUE   ( 0xF )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_R1_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_R1_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_COL_WIN_DEFAULT_VALUE                ( 0x37 )
#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_COL_WIN_DEFAULT_VALUE_RESET_VALUE    ( 0x37 )


#define CE_NET_IF_CORE_MENTOR_HALF_DPLX_OFFSET ( 0x0000000C )

#define CE_NET_IF_CORE_0_MENTOR_HALF_DPLX_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_HALF_DPLX_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_HALF_DPLX_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_HALF_DPLX_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_HALF_DPLX_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_HALF_DPLX_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_HALF_DPLX_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_HALF_DPLX_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_HALF_DPLX_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_HALF_DPLX_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_HALF_DPLX_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_HALF_DPLX_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_HALF_DPLX_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_HALF_DPLX_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_HALF_DPLX_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_HALF_DPLX_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_HALF_DPLX_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_HALF_DPLX_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_HALF_DPLX_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_HALF_DPLX_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_HALF_DPLX_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_HALF_DPLX_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_HALF_DPLX_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_HALF_DPLX_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_HALF_DPLX_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_HALF_DPLX_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_HALF_DPLX_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_HALF_DPLX_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_HALF_DPLX_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_HALF_DPLX_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_HALF_DPLX_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_HALF_DPLX_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_HALF_DPLX_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_HALF_DPLX_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_HALF_DPLX_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_HALF_DPLX_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_HALF_DPLX_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_HALF_DPLX_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_HALF_DPLX_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_HALF_DPLX_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_HALF_DPLX_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved2 */
	stt_uint32 r2        	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ALTERNATE_BINARY_EXPONENTIAL_BACKOFF_TRUNCATION */
	stt_uint32 alt_bebt  	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ALTERNATE_BINARY_EXPONENTIAL_BACKOFF_ENABLE */
	stt_uint32 alt_bebten	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BACK_PRESSURE_NO_BACKOFF */
	stt_uint32 bp_no_bo  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NO_BACKOFF */
	stt_uint32 no_bo     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* EXCESSIVE_DEFER */
	stt_uint32 excs_defer	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RETRANSMISSION_MAXIMUM */
	stt_uint32 retx_max  	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1        	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* COLLISION_WINDOW */
	stt_uint32 col_win   	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_HALF_DPLX_DTE ;


/*****************************************************************************************/
/* Maximum_Frame_Length                                                                  */
/* Maximumm frame length register  (MTU for mac)                                         */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_MAX_FRM_LEN_DEFAULT_VALUE             ( 0x600 )
#define CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_MAX_FRM_LEN_DEFAULT_VALUE_RESET_VALUE ( 0x600 )


#define CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_OFFSET ( 0x00000010 )

#define CE_NET_IF_CORE_0_MENTOR_MAX_FRM_LEN_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_MAX_FRM_LEN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_MAX_FRM_LEN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_MAX_FRM_LEN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_MAX_FRM_LEN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_MAX_FRM_LEN_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_MAX_FRM_LEN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_MAX_FRM_LEN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_MAX_FRM_LEN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_MAX_FRM_LEN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_MAX_FRM_LEN_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_MAX_FRM_LEN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_MAX_FRM_LEN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_MAX_FRM_LEN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_MAX_FRM_LEN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_MAX_FRM_LEN_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_MAX_FRM_LEN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_MAX_FRM_LEN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_MAX_FRM_LEN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_MAX_FRM_LEN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_MAX_FRM_LEN_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_MAX_FRM_LEN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_MAX_FRM_LEN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_MAX_FRM_LEN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_MAX_FRM_LEN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_MAX_FRM_LEN_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MAX_FRM_LEN_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_MAX_FRM_LEN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_MAX_FRM_LEN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_MAX_FRM_LEN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_MAX_FRM_LEN_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_MAX_FRM_LEN_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_MAX_FRM_LEN_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_MAX_FRM_LEN_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_MAX_FRM_LEN_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_MAX_FRM_LEN_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1         	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MAXIMUM_FRAME_LENGTH */
	stt_uint32 max_frm_len	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_MAX_FRM_LEN_DTE ;


/*****************************************************************************************/
/* Test_Register                                                                         */
/* Test features                                                                         */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TEST_REG_R1_DEFAULT_VALUE                       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEST_REG_R1_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEST_REG_MAX_BO_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEST_REG_MAX_BO_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEST_REG_REG_TX_FL_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEST_REG_REG_TX_FL_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEST_REG_TEST_PAUSE_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEST_REG_TEST_PAUSE_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEST_REG_SC_SLOT_T_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEST_REG_SC_SLOT_T_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TEST_REG_OFFSET ( 0x0000001C )

#define CE_NET_IF_CORE_0_MENTOR_TEST_REG_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEST_REG_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TEST_REG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TEST_REG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TEST_REG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TEST_REG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TEST_REG_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEST_REG_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TEST_REG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TEST_REG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TEST_REG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TEST_REG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TEST_REG_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEST_REG_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TEST_REG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TEST_REG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TEST_REG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TEST_REG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TEST_REG_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEST_REG_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TEST_REG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TEST_REG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TEST_REG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TEST_REG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TEST_REG_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEST_REG_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TEST_REG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TEST_REG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TEST_REG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TEST_REG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TEST_REG_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEST_REG_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TEST_REG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TEST_REG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TEST_REG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TEST_REG_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TEST_REG_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TEST_REG_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TEST_REG_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TEST_REG_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TEST_REG_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1          	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MAXIMUM_BACKOFF */
	stt_uint32 max_bo      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* REGISTERED_TRANSMIT_FLOW_ENABLE */
	stt_uint32 reg_tx_fl_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TEST_PAUSE */
	stt_uint32 test_pause  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SHORTCUT_SLOT_TIME */
	stt_uint32 sc_slot_t   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TEST_REG_DTE ;


/*****************************************************************************************/
/* MII_Mgmt_Configuration                                                                */
/* Settings of the MII management interface. This register is valid in core 0 only.      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MII_MGMT_RST_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MII_MGMT_RST_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_R1_DEFAULT_VALUE                        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_R1_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_SCAN_AUTO_INC_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_SCAN_AUTO_INC_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_PRMBL_SUPP_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_PRMBL_SUPP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V0_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V1_VALUE                   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V2_VALUE                   ( 0x2 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V3_VALUE                   ( 0x3 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V4_VALUE                   ( 0x4 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V5_VALUE                   ( 0x5 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V6_VALUE                   ( 0x6 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V7_VALUE                   ( 0x7 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V7_VALUE_RESET_VALUE       ( 0x7 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V8_VALUE                   ( 0x8 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V9_VALUE                   ( 0x9 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V10_VALUE                  ( 0xA )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_MGMT_CLK_SEL_V11_VALUE                  ( 0xB )


#define CE_NET_IF_CORE_MENTOR_MII_MGMT_OFFSET ( 0x00000020 )

#define CE_NET_IF_CORE_0_MENTOR_MII_MGMT_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_MII_MGMT_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_MII_MGMT_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_MII_MGMT_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_MII_MGMT_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_MII_MGMT_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_MII_MGMT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_MII_MGMT_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_MII_MGMT_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_MII_MGMT_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_MII_MGMT_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* RESET_MII_MGMT */
	stt_uint32 mii_mgmt_rst 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1           	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SCAN_AUTO_INCREMENT */
	stt_uint32 scan_auto_inc	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PREAMBLE_SUPPRESSION */
	stt_uint32 prmbl_supp   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MGMT_CLOCK_SELECT */
	stt_uint32 mgmt_clk_sel 	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_MII_MGMT_DTE ;


/*****************************************************************************************/
/* MII_Mgmt_Command                                                                      */
/* Command to be relayed through the management interface. This register is valid in cor */
/* e 0 only.                                                                             */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_R1_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_R1_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_SCAN_CYCLE_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_SCAN_CYCLE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_READ_CYCLE_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_READ_CYCLE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_OFFSET ( 0x00000024 )

#define CE_NET_IF_CORE_0_MENTOR_MII_MGMT_CMD_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_CMD_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_CMD_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_CMD_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_CMD_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_MII_MGMT_CMD_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_CMD_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_CMD_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_CMD_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_CMD_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_MII_MGMT_CMD_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_CMD_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_CMD_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_CMD_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_CMD_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_MII_MGMT_CMD_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_CMD_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_CMD_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_CMD_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_CMD_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_MII_MGMT_CMD_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_CMD_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_CMD_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_CMD_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_CMD_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_MII_MGMT_CMD_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CMD_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_CMD_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_CMD_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_CMD_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_CMD_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_MII_MGMT_CMD_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_MII_MGMT_CMD_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_MII_MGMT_CMD_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_MII_MGMT_CMD_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_MII_MGMT_CMD_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1        	: 30 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SCAN_CYCLE: */
	stt_uint32 scan_cycle	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* READ_CYCLE */
	stt_uint32 read_cycle	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_MII_MGMT_CMD_DTE ;


/*****************************************************************************************/
/* MII_Mgmt_Address                                                                      */
/* Address for MII management interface. This register is valid in core 0 only.          */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_R2_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_R2_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_PHY_ADDR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_PHY_ADDR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_R1_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_R1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_REG_ADDR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_REG_ADDR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_OFFSET ( 0x00000028 )

#define CE_NET_IF_CORE_0_MENTOR_MII_MGMT_ADDR_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_ADDR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_ADDR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_ADDR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_ADDR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_MII_MGMT_ADDR_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_ADDR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_ADDR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_ADDR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_ADDR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_MII_MGMT_ADDR_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_ADDR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_ADDR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_ADDR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_ADDR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_MII_MGMT_ADDR_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_ADDR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_ADDR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_ADDR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_ADDR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_MII_MGMT_ADDR_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_ADDR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_ADDR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_ADDR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_ADDR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_MII_MGMT_ADDR_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_ADDR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_ADDR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_ADDR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_ADDR_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_MII_MGMT_ADDR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_MII_MGMT_ADDR_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_MII_MGMT_ADDR_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_MII_MGMT_ADDR_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved2 */
	stt_uint32 r2      	: 19 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PHY_ADDRESS */
	stt_uint32 phy_addr	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1      	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* REGISTER_ADDRESS */
	stt_uint32 reg_addr	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_MII_MGMT_ADDR_DTE ;


/*****************************************************************************************/
/* MII_Mgmt_Control                                                                      */
/* Data for write cycle. This register is valid in core 0 only.                          */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_R1_DEFAULT_VALUE                        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_R1_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_MII_MGMT_CTRL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_MII_MGMT_CTRL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_OFFSET ( 0x0000002C )

#define CE_NET_IF_CORE_0_MENTOR_MII_MGMT_CTRL_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_MII_MGMT_CTRL_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_MII_MGMT_CTRL_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_MII_MGMT_CTRL_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_MII_MGMT_CTRL_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_MII_MGMT_CTRL_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_CTRL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_MII_MGMT_CTRL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_MII_MGMT_CTRL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_MII_MGMT_CTRL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_MII_MGMT_CTRL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1           	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MII_MGMT_CONTROL */
	stt_uint32 mii_mgmt_ctrl	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_MII_MGMT_CTRL_DTE ;


/*****************************************************************************************/
/* MII_Mgmt_Status                                                                       */
/* Read data resulting from management read cycle. This register is valid in core 0 only */
/* .                                                                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_R1_DEFAULT_VALUE                        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_R1_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_MII_MGMT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_MII_MGMT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_OFFSET ( 0x00000030 )

#define CE_NET_IF_CORE_0_MENTOR_MII_MGMT_STAT_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_MII_MGMT_STAT_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_MII_MGMT_STAT_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_MII_MGMT_STAT_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_MII_MGMT_STAT_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_MII_MGMT_STAT_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_STAT_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_STAT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_MII_MGMT_STAT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_MII_MGMT_STAT_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_MII_MGMT_STAT_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_MII_MGMT_STAT_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_MII_MGMT_STAT_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1           	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MII_MGMT_STATUS_(PHY_STATUS) */
	stt_uint32 mii_mgmt_stat	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_MII_MGMT_STAT_DTE ;


/*****************************************************************************************/
/* MII_Mgmt_Indicators                                                                   */
/* Indications from MII management interface. This register is valid in core 0 only.     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_NOT_VALID_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_NOT_VALID_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_SCANNING_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_SCANNING_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_BUSY_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_BUSY_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_OFFSET ( 0x00000034 )

#define CE_NET_IF_CORE_0_MENTOR_MII_MGMT_IND_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_IND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_IND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_MII_MGMT_IND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_MII_MGMT_IND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_MII_MGMT_IND_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_IND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_IND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_MII_MGMT_IND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_MII_MGMT_IND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_MII_MGMT_IND_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_IND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_IND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_MII_MGMT_IND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_MII_MGMT_IND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_MII_MGMT_IND_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_IND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_IND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_MII_MGMT_IND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_MII_MGMT_IND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_MII_MGMT_IND_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_IND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_IND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_MII_MGMT_IND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_MII_MGMT_IND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_MII_MGMT_IND_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_MII_MGMT_IND_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_IND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_IND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_MII_MGMT_IND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_MII_MGMT_IND_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_MII_MGMT_IND_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_MII_MGMT_IND_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_MII_MGMT_IND_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_MII_MGMT_IND_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_MII_MGMT_IND_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1       	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NOT_VALID */
	stt_uint32 not_valid	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SCANNING */
	stt_uint32 scanning 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BUSY */
	stt_uint32 busy     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_MII_MGMT_IND_DTE ;


/*****************************************************************************************/
/* Interface_Control                                                                     */
/* Control registers for additional interface block                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_RESET_IFC_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_RESET_IFC_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_R4_DEFAULT_VALUE                        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_R4_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_TBIMODE_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_TBIMODE_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_GHDMODE_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_GHDMODE_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_LHDMODE_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_LHDMODE_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_PHY_MODE_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_PHY_MODE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_PERMII_RST_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_PERMII_RST_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_R3_DEFAULT_VALUE                        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_R3_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_SPEED_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_SPEED_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_PE100X_RST_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_PE100X_RST_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_R2_DEFAULT_VALUE                        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_R2_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_FORCE_QUIET_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_FORCE_QUIET_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_NO_CIPHER_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_NO_CIPHER_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_LINK_FAIL_DIS_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_LINK_FAIL_DIS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_GPSI_RST_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_GPSI_RST_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_R1_DEFAULT_VALUE                        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_R1_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_JBR_PROT_EN_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_JBR_PROT_EN_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_IFC_CONTROL_OFFSET ( 0x00000038 )

#define CE_NET_IF_CORE_0_MENTOR_IFC_CONTROL_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_CONTROL_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_IFC_CONTROL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_IFC_CONTROL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_IFC_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_IFC_CONTROL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_IFC_CONTROL_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_CONTROL_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_IFC_CONTROL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_IFC_CONTROL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_IFC_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_IFC_CONTROL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_IFC_CONTROL_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_CONTROL_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_IFC_CONTROL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_IFC_CONTROL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_IFC_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_IFC_CONTROL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_IFC_CONTROL_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_CONTROL_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_IFC_CONTROL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_IFC_CONTROL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_IFC_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_IFC_CONTROL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_IFC_CONTROL_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_CONTROL_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_IFC_CONTROL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_IFC_CONTROL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_IFC_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_IFC_CONTROL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_IFC_CONTROL_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_CONTROL_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_IFC_CONTROL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_IFC_CONTROL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_IFC_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_IFC_CONTROL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_IFC_CONTROL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_IFC_CONTROL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_IFC_CONTROL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_IFC_CONTROL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_IFC_CONTROL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* RESET_INTERFACE_MODULE */
	stt_uint32 reset_ifc    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved4 */
	stt_uint32 r4           	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TBIMODE */
	stt_uint32 tbimode      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GHDMODE */
	stt_uint32 ghdmode      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* LHDMODE */
	stt_uint32 lhdmode      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PHY_MODE */
	stt_uint32 phy_mode     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESET_PERMII */
	stt_uint32 permii_rst   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved3 */
	stt_uint32 r3           	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPEED */
	stt_uint32 speed        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESET_PE100X */
	stt_uint32 pe100x_rst   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved2 */
	stt_uint32 r2           	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* FORCE_QUIET */
	stt_uint32 force_quiet  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NO_CIPHER */
	stt_uint32 no_cipher    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DISABLE_LINK_FAIL */
	stt_uint32 link_fail_dis	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESET_GPSI */
	stt_uint32 gpsi_rst     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1           	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ENABLE_JABBER_PROTECTION */
	stt_uint32 jbr_prot_en  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_IFC_CONTROL_DTE ;


/*****************************************************************************************/
/* Interface_Status                                                                      */
/* Interface status                                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_IFC_STAT_R1_DEFAULT_VALUE                       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_R1_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_EXCS_DEFER_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_EXCS_DEFER_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_CLASH_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_CLASH_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_JABBER_SMII_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_JABBER_SMII_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_LINK_OK_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_LINK_OK_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_FULL_DPLX_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_FULL_DPLX_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_SPEED_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_SPEED_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_LINK_FAIL_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_LINK_FAIL_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_CARRIER_LOSS_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_CARRIER_LOSS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_SQE_ERR_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_SQE_ERR_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_JABBER_PE10T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_IFC_STAT_JABBER_PE10T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_IFC_STAT_OFFSET ( 0x0000003C )

#define CE_NET_IF_CORE_0_MENTOR_IFC_STAT_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_STAT_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_IFC_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_IFC_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_IFC_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_IFC_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_IFC_STAT_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_STAT_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_IFC_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_IFC_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_IFC_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_IFC_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_IFC_STAT_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_STAT_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_IFC_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_IFC_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_IFC_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_IFC_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_IFC_STAT_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_STAT_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_IFC_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_IFC_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_IFC_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_IFC_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_IFC_STAT_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_STAT_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_IFC_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_IFC_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_IFC_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_IFC_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_IFC_STAT_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_IFC_STAT_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_IFC_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_IFC_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_IFC_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_IFC_STAT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_IFC_STAT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_IFC_STAT_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_IFC_STAT_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_IFC_STAT_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_IFC_STAT_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1          	: 22 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* EXCESS_DEFER */
	stt_uint32 excs_defer  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CLASH */
	stt_uint32 clash       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* JABBER_SMII */
	stt_uint32 jabber_smii 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* LINK_OK */
	stt_uint32 link_ok     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* FULL_DUPLEX */
	stt_uint32 full_dplx   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPEED */
	stt_uint32 speed       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* LINK_FAIL */
	stt_uint32 link_fail   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* LOSS_OF_CARRIER */
	stt_uint32 carrier_loss	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SQE_ERROR */
	stt_uint32 sqe_err     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* JABBER_PE10T */
	stt_uint32 jabber_pe10t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_IFC_STAT_DTE ;


/*****************************************************************************************/
/* Station_Address_1-4                                                                   */
/* Station address register - octets 1-4                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_STATION_ADDR_1_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_STATION_ADDR_1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_STATION_ADDR_2_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_STATION_ADDR_2_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_STATION_ADDR_3_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_STATION_ADDR_3_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_STATION_ADDR_4_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_STATION_ADDR_4_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_OFFSET ( 0x00000040 )

#define CE_NET_IF_CORE_0_MENTOR_STATION_ADDR_1_TO_4_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_STATION_ADDR_1_TO_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_STATION_ADDR_1_TO_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_STATION_ADDR_1_TO_4_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_STATION_ADDR_1_TO_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_STATION_ADDR_1_TO_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_STATION_ADDR_1_TO_4_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_STATION_ADDR_1_TO_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_STATION_ADDR_1_TO_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_STATION_ADDR_1_TO_4_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_STATION_ADDR_1_TO_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_STATION_ADDR_1_TO_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_STATION_ADDR_1_TO_4_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_STATION_ADDR_1_TO_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_STATION_ADDR_1_TO_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_STATION_ADDR_1_TO_4_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_STATION_ADDR_1_TO_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_STATION_ADDR_1_TO_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_STATION_ADDR_1_TO_4_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* STATION_ADDRESS,_1st_octet */
	stt_uint32 station_addr_1	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* STATION_ADDRESS,_2nd_octet */
	stt_uint32 station_addr_2	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* STATION_ADDRESS,_3rd_octet */
	stt_uint32 station_addr_3	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* STATION_ADDRESS,_4th_octet */
	stt_uint32 station_addr_4	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_DTE ;


/*****************************************************************************************/
/* Station_Address_5-6                                                                   */
/* Station address register - octets 5-6                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_STATION_ADDR_5_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_STATION_ADDR_5_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_STATION_ADDR_6_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_STATION_ADDR_6_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_R1_DEFAULT_VALUE                         ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_R1_DEFAULT_VALUE_RESET_VALUE             ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_OFFSET ( 0x00000044 )

#define CE_NET_IF_CORE_0_MENTOR_STATION_ADDR_5_TO_6_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_STATION_ADDR_5_TO_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_STATION_ADDR_5_TO_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_STATION_ADDR_5_TO_6_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_STATION_ADDR_5_TO_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_STATION_ADDR_5_TO_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_STATION_ADDR_5_TO_6_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_STATION_ADDR_5_TO_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_STATION_ADDR_5_TO_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_STATION_ADDR_5_TO_6_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_STATION_ADDR_5_TO_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_STATION_ADDR_5_TO_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_STATION_ADDR_5_TO_6_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_STATION_ADDR_5_TO_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_STATION_ADDR_5_TO_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_STATION_ADDR_5_TO_6_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_STATION_ADDR_5_TO_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_STATION_ADDR_5_TO_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_STATION_ADDR_5_TO_6_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* STATION_ADDRESS,_5th_octet */
	stt_uint32 station_addr_5	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* STATION_ADDRESS,_6th_octet */
	stt_uint32 station_addr_6	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1            	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_Configuration_Register_0                                                     */
/* A-MCXFIF Configuration Register 0                                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_R3_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_R3_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_FTFENRPLY_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_FTFENRPLY_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_STFENRPLY_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_STFENRPLY_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_FRFENRPLY_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_FRFENRPLY_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_SRFENRPLY_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_SRFENRPLY_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_WTMENRPLY_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_WTMENRPLY_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_R2_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_R2_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_FTFENREQ_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_FTFENREQ_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_STFENREQ_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_STFENREQ_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_FRFENREQ_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_FRFENREQ_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_SRFENREQ_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_SRFENREQ_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_WTMENREQ_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_WTMENREQ_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTFT_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTFT_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTST_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTST_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTFR_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTFR_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTSR_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTSR_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTWT_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_HSTRSTWT_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )


#define CE_NET_IF_CORE_MENTOR_FIFO_REG_0_OFFSET ( 0x00000048 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_REG_0_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_0_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_REG_0_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_0_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_REG_0_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_0_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_REG_0_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_0_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_REG_0_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_0_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_REG_0_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_0_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_0_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_REG_0_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_REG_0_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_REG_0_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_REG_0_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_REG_0_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved3 */
	stt_uint32 r3       	: 11 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ftfenrply */
	stt_uint32 ftfenrply	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* stfenrply */
	stt_uint32 stfenrply	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* frfenrply */
	stt_uint32 frfenrply	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* srfenrply */
	stt_uint32 srfenrply	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* wtmenrply */
	stt_uint32 wtmenrply	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved2 */
	stt_uint32 r2       	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ftfenreq */
	stt_uint32 ftfenreq 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* stfenreq */
	stt_uint32 stfenreq 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* frfenreq */
	stt_uint32 frfenreq 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* srfenreq */
	stt_uint32 srfenreq 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* wtmenreq */
	stt_uint32 wtmenreq 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1       	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrstft */
	stt_uint32 hstrstft 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrstst */
	stt_uint32 hstrstst 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrstfr */
	stt_uint32 hstrstfr 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrstsr */
	stt_uint32 hstrstsr 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrstwt */
	stt_uint32 hstrstwt 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_REG_0_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_Configuration_Register_1                                                     */
/* A-MCXFIF Configuration Register 1                                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_REG_1_R1_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_1_R1_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_1_CFGFRTH_DEFAULT_VALUE                ( 0x3F )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_1_CFGFRTH_DEFAULT_VALUE_RESET_VALUE    ( 0x3F )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_1_CFGXOFFRTX_DEFAULT_VALUE             ( 0xFFFF )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_1_CFGXOFFRTX_DEFAULT_VALUE_RESET_VALUE ( 0xFFFF )


#define CE_NET_IF_CORE_MENTOR_FIFO_REG_1_OFFSET ( 0x0000004C )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_REG_1_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_1_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_REG_1_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_1_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_REG_1_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_1_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_REG_1_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_1_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_REG_1_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_1_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_REG_1_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_1_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_1_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_REG_1_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_REG_1_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_REG_1_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_REG_1_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_REG_1_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1        	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cfgfrth */
	stt_uint32 cfgfrth   	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cfgxoffrtx */
	stt_uint32 cfgxoffrtx	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_REG_1_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_Configuration_Register_2                                                     */
/* A-MCXFIF Configuration Register 2                                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_REG_2_R2_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_2_R2_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_2_CFGHWM_DEFAULT_VALUE             ( 0x2A )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_2_CFGHWM_DEFAULT_VALUE_RESET_VALUE ( 0x2A )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_2_R1_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_2_R1_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_2_CFGLWM_DEFAULT_VALUE             ( 0x15 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_2_CFGLWM_DEFAULT_VALUE_RESET_VALUE ( 0x15 )


#define CE_NET_IF_CORE_MENTOR_FIFO_REG_2_OFFSET ( 0x00000050 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_REG_2_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_2_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_REG_2_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_2_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_REG_2_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_2_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_REG_2_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_2_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_REG_2_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_2_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_REG_2_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_2_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_2_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_REG_2_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_REG_2_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_REG_2_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_REG_2_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_REG_2_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved2 */
	stt_uint32 r2    	: 9 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cfghwm */
	stt_uint32 cfghwm	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1    	: 9 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cfglwm */
	stt_uint32 cfglwm	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_REG_2_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_Configuration_Register_3                                                     */
/* A-MCXFIF Configuration Register 3                                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_REG_3_R2_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_3_R2_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_3_CFGHWMFT_DEFAULT_VALUE             ( 0x155 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_3_CFGHWMFT_DEFAULT_VALUE_RESET_VALUE ( 0x155 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_3_R1_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_3_R1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_3_CFGFTTH_DEFAULT_VALUE              ( 0x3FF )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_3_CFGFTTH_DEFAULT_VALUE_RESET_VALUE  ( 0x3FF )


#define CE_NET_IF_CORE_MENTOR_FIFO_REG_3_OFFSET ( 0x00000054 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_REG_3_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_3_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_REG_3_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_3_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_REG_3_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_3_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_REG_3_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_3_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_REG_3_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_3_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_REG_3_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_3_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_3_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_REG_3_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_REG_3_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_REG_3_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_REG_3_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_REG_3_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved2 */
	stt_uint32 r2      	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cfghwmft */
	stt_uint32 cfghwmft	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1      	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cfgftth */
	stt_uint32 cfgftth 	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_REG_3_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_Configuration_Register_4                                                     */
/* A-MCXFIF Configuration Register 4                                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_REG_4_R1_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_4_R1_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_4_HSTFLTRFRM_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_4_HSTFLTRFRM_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_FIFO_REG_4_OFFSET ( 0x00000058 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_REG_4_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_4_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_REG_4_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_4_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_REG_4_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_4_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_REG_4_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_4_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_REG_4_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_4_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_REG_4_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_4_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_4_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_REG_4_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_REG_4_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_REG_4_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_REG_4_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_REG_4_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1        	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstfltrfrm */
	stt_uint32 hstfltrfrm	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_REG_4_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_Configuration_Register_5                                                     */
/* A-MCXFIF Configuration Register 5                                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_R1_DEFAULT_VALUE                       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_R1_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_CFGHDPLX_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_CFGHDPLX_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_SRFULL_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_SRFULL_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_HSTSRFULLCLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_HSTSRFULLCLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_CFGBYTMODE_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_CFGBYTMODE_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_HSTDRPLT64_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_HSTDRPLT64_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_HSTFLTRFRMDC_DEFAULT_VALUE             ( 0x3FFFF )
#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_HSTFLTRFRMDC_DEFAULT_VALUE_RESET_VALUE ( 0x3FFFF )


#define CE_NET_IF_CORE_MENTOR_FIFO_REG_5_OFFSET ( 0x0000005C )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_REG_5_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_5_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_REG_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_REG_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_REG_5_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_5_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_REG_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_REG_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_REG_5_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_5_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_REG_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_REG_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_REG_5_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_5_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_REG_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_REG_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_REG_5_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_5_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_REG_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_REG_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_REG_5_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_REG_5_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_REG_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_REG_5_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_REG_5_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_REG_5_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_REG_5_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_REG_5_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_REG_5_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1          	: 9 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cfghdplx */
	stt_uint32 cfghdplx    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* srfull */
	stt_uint32 srfull      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstsrfullclr */
	stt_uint32 hstsrfullclr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cfgbytmode */
	stt_uint32 cfgbytmode  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstdrplt64 */
	stt_uint32 hstdrplt64  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstfltrfrmdc */
	stt_uint32 hstfltrfrmdc	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_REG_5_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_FIFO_RAM_Access_Register_0                                                   */
/* A-MCXFIF FIFO RAM Access Register 0                                                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_HSTTRAMWREQ_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_HSTTRAMWREQ_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_HSTTRAMWACK_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_HSTTRAMWACK_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_R2_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_R2_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_HSTTRAMWDAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_HSTTRAMWDAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_HSTTRAMWADX_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_HSTTRAMWADX_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_OFFSET ( 0x00000060 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_0_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_0_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_0_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_0_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_0_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_0_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_0_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_0_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_RAM_0_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_0_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_0_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_0_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_0_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* hsttramwreq */
	stt_uint32 hsttramwreq	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hsttramwack */
	stt_uint32 hsttramwack	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved2 */
	stt_uint32 r2         	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hsttramwdat */
	stt_uint32 hsttramwdat	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1         	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hsttramwadx */
	stt_uint32 hsttramwadx	: 11 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_RAM_0_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_FIFO_RAM_Access_Register_1                                                   */
/* A-MCXFIF FIFO RAM Access Register 1                                                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_1_HSTTRAMWDAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_1_HSTTRAMWDAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_1_OFFSET ( 0x00000064 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_1_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_1_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_1_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_1_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_1_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_1_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_1_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_1_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_1_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_1_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_1_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_1_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_1_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_RAM_1_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_1_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_1_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_1_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_1_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* hsttramwdat */
	stt_uint32 hsttramwdat	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_RAM_1_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_FIFO_RAM_Access_Register_2                                                   */
/* A-MCXFIF FIFO RAM Access Register 2                                                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_HSTTRAMRREQ_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_HSTTRAMRREQ_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_HSTTRAMRACK_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_HSTTRAMRACK_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_R2_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_R2_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_HSTTRAMRDAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_HSTTRAMRDAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_HSTTRAMRADX_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_HSTTRAMRADX_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_OFFSET ( 0x00000068 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_2_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_2_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_2_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_2_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_2_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_2_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_2_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_2_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_RAM_2_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_2_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_2_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_2_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_2_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* hsttramrreq */
	stt_uint32 hsttramrreq	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hsttramrack */
	stt_uint32 hsttramrack	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved2 */
	stt_uint32 r2         	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hsttramrdat */
	stt_uint32 hsttramrdat	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1         	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hsttramradx */
	stt_uint32 hsttramradx	: 11 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_RAM_2_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_FIFO_RAM_Access_Register_3                                                   */
/* A-MCXFIF FIFO RAM Access Register 3                                                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_3_HSTTRAMRDAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_3_HSTTRAMRDAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_3_OFFSET ( 0x0000006C )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_3_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_3_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_3_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_3_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_3_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_3_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_3_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_3_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_3_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_3_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_3_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_3_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_3_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_3_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_3_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_3_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_3_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_RAM_3_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_3_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_3_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_3_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_3_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* hsttramrdat */
	stt_uint32 hsttramrdat	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_RAM_3_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_FIFO_RAM_Access_Register_4                                                   */
/* A-MCXFIF FIFO RAM Access Register 4                                                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_HSTRRAMWREQ_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_HSTRRAMWREQ_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_HSTRRAMWACK_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_HSTRRAMWACK_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_R2_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_R2_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_HSTRRAMWDAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_HSTRRAMWDAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_HSTRRAMWADX_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_HSTRRAMWADX_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_OFFSET ( 0x00000070 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_4_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_4_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_4_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_4_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_4_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_4_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_4_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_4_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_4_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_4_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_4_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_4_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_RAM_4_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_4_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_4_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_4_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_4_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* hstrramwreq */
	stt_uint32 hstrramwreq	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrramwack */
	stt_uint32 hstrramwack	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved2 */
	stt_uint32 r2         	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrramwdat */
	stt_uint32 hstrramwdat	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1         	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hsttramwadx */
	stt_uint32 hstrramwadx	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_RAM_4_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_FIFO_RAM_Access_Register_5                                                   */
/* A-MCXFIF FIFO RAM Access Register 5                                                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_5_HSTRRAMWDAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_5_HSTRRAMWDAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_5_OFFSET ( 0x00000074 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_5_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_5_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_5_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_5_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_5_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_5_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_5_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_5_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_5_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_5_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_5_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_5_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_5_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_5_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_5_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_5_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_5_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_RAM_5_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_5_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_5_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_5_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_5_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* hstrramwdat */
	stt_uint32 hstrramwdat	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_RAM_5_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_FIFO_RAM_Access_Register_6                                                   */
/* A-MCXFIF FIFO RAM Access Register 6                                                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_HSTRRAMRREQ_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_HSTRRAMRREQ_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_HSTRRAMRACK_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_HSTRRAMRACK_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_R2_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_R2_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_HSTRRAMRDAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_HSTRRAMRDAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_HSTRRAMRADX_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_HSTRRAMRADX_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_OFFSET ( 0x00000078 )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_6_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_6_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_6_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_6_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_6_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_6_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_6_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_6_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_6_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_6_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_6_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_6_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_RAM_6_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_6_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_6_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_6_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_6_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* hstrramrreq */
	stt_uint32 hstrramrreq	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrramrack */
	stt_uint32 hstrramrack	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved2 */
	stt_uint32 r2         	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrramrdat */
	stt_uint32 hstrramrdat	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved1 */
	stt_uint32 r1         	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* hstrramradx */
	stt_uint32 hstrramradx	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_RAM_6_DTE ;


/*****************************************************************************************/
/* A-MCXFIF_FIFO_RAM_Access_Register_7                                                   */
/* A-MCXFIF FIFO RAM Access Register 7                                                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_7_HSTRRAMRDAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_7_HSTRRAMRDAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_FIFO_RAM_7_OFFSET ( 0x0000007C )

#define CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_7_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_7_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_7_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_7_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_FIFO_RAM_7_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_FIFO_RAM_7_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_7_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_7_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_7_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_7_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_FIFO_RAM_7_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_FIFO_RAM_7_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_7_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_7_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_7_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_7_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_FIFO_RAM_7_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_FIFO_RAM_7_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_7_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_7_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_7_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_7_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_FIFO_RAM_7_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_FIFO_RAM_7_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_7_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_7_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_7_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_7_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_FIFO_RAM_7_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_FIFO_RAM_7_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_7_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_FIFO_RAM_7_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_7_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_7_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_FIFO_RAM_7_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_FIFO_RAM_7_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_FIFO_RAM_7_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_7_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_7_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_FIFO_RAM_7_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_FIFO_RAM_7_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* hstrramrdat */
	stt_uint32 hstrramrdat	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_FIFO_RAM_7_DTE ;


/*****************************************************************************************/
/* R64                                                                                   */
/* Receive 64 Byte Frame Counter                                                         */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_R64_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R64_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R64_R64_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R64_R64_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_R64_OFFSET ( 0x00000080 )

#define CE_NET_IF_CORE_0_MENTOR_R64_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R64_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_R64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_R64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_R64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_R64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_R64_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R64_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_R64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_R64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_R64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_R64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_R64_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R64_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_R64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_R64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_R64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_R64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_R64_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R64_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_R64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_R64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_R64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_R64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_R64_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R64_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_R64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_R64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_R64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_R64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_R64_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R64_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_R64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_R64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_R64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_R64_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_R64_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_R64_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_R64_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_R64_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_R64_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_64_Byte_Frame_Counter */
	stt_uint32 r64	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_R64_DTE ;


/*****************************************************************************************/
/* R127                                                                                  */
/* Receive 65 to 127 Byte Frame Counter                                                  */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_R127_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R127_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R127_R127_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R127_R127_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_R127_OFFSET ( 0x00000084 )

#define CE_NET_IF_CORE_0_MENTOR_R127_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R127_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_R127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_R127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_R127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_R127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_R127_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R127_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_R127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_R127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_R127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_R127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_R127_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R127_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_R127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_R127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_R127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_R127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_R127_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R127_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_R127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_R127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_R127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_R127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_R127_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R127_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_R127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_R127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_R127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_R127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_R127_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R127_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_R127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_R127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_R127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_R127_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_R127_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_R127_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_R127_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_R127_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_R127_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_65_to_127_Byte_Frame_Counter */
	stt_uint32 r127	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_R127_DTE ;


/*****************************************************************************************/
/* R255                                                                                  */
/* Receive 128 to 255 Byte Frame Counter                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_R255_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R255_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R255_R255_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R255_R255_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_R255_OFFSET ( 0x00000088 )

#define CE_NET_IF_CORE_0_MENTOR_R255_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R255_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_R255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_R255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_R255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_R255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_R255_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R255_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_R255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_R255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_R255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_R255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_R255_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R255_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_R255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_R255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_R255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_R255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_R255_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R255_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_R255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_R255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_R255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_R255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_R255_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R255_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_R255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_R255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_R255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_R255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_R255_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R255_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_R255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_R255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_R255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_R255_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_R255_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_R255_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_R255_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_R255_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_R255_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_128_to_255_Byte_Frame_Counter */
	stt_uint32 r255	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_R255_DTE ;


/*****************************************************************************************/
/* R511                                                                                  */
/* Receive 256 to 511 Byte Frame Counter                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_R511_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R511_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R511_R511_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R511_R511_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_R511_OFFSET ( 0x0000008C )

#define CE_NET_IF_CORE_0_MENTOR_R511_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R511_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_R511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_R511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_R511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_R511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_R511_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R511_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_R511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_R511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_R511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_R511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_R511_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R511_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_R511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_R511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_R511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_R511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_R511_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R511_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_R511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_R511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_R511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_R511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_R511_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R511_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_R511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_R511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_R511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_R511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_R511_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R511_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_R511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_R511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_R511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_R511_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_R511_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_R511_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_R511_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_R511_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_R511_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_256_to_511_Byte_Frame_Counter */
	stt_uint32 r511	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_R511_DTE ;


/*****************************************************************************************/
/* R1K                                                                                   */
/* Receive 512 to 1023 Byte Frame Counter                                                */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_R1K_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R1K_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R1K_R1K_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R1K_R1K_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_R1K_OFFSET ( 0x00000090 )

#define CE_NET_IF_CORE_0_MENTOR_R1K_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1K_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_R1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_R1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_R1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_R1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_R1K_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1K_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_R1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_R1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_R1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_R1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_R1K_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1K_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_R1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_R1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_R1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_R1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_R1K_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1K_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_R1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_R1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_R1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_R1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_R1K_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1K_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_R1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_R1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_R1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_R1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_R1K_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1K_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_R1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_R1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_R1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_R1K_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_R1K_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_R1K_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_R1K_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_R1K_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_R1K_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_512_to_1023_Byte_Frame_Counter */
	stt_uint32 r1k	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_R1K_DTE ;


/*****************************************************************************************/
/* R1P5K                                                                                 */
/* Receive 1024 Byte to 1518 size Frame Counter: Incremented for each good or bad  frame */
/*  transmitted and received which size is 1024bytes to 1518 in length inclusive (exclud */
/* ing framing bits but including FCS bytes).                                            */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_R1P5K_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R1P5K_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R1P5K_R1P5K_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_R1P5K_R1P5K_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_R1P5K_OFFSET ( 0x00000094 )

#define CE_NET_IF_CORE_0_MENTOR_R1P5K_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1P5K_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_R1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_R1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_R1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_R1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_R1P5K_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1P5K_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_R1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_R1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_R1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_R1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_R1P5K_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1P5K_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_R1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_R1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_R1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_R1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_R1P5K_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1P5K_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_R1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_R1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_R1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_R1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_R1P5K_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1P5K_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_R1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_R1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_R1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_R1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_R1P5K_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_R1P5K_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_R1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_R1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_R1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_R1P5K_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_R1P5K_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_R1P5K_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_R1P5K_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_R1P5K_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_R1P5K_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1   	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_1024_Byte_to_1518_Frame_Counter */
	stt_uint32 r1p5k	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_R1P5K_DTE ;


/*****************************************************************************************/
/* RMTU                                                                                  */
/* Receive 1519 to MTU size Frame Counter: Incremented for each good or bad  frame trans */
/* mitted and received which size is 1519 to MTU in length inclusive (excluding framing  */
/* bits but including FCS bytes).                                                        */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RMTU_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RMTU_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RMTU_RMTU_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RMTU_RMTU_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RMTU_OFFSET ( 0x00000098 )

#define CE_NET_IF_CORE_0_MENTOR_RMTU_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMTU_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RMTU_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMTU_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RMTU_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMTU_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RMTU_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMTU_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RMTU_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMTU_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RMTU_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMTU_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RMTU_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RMTU_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RMTU_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RMTU_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RMTU_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RMTU_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_1519_Byte_to_MTU_Frame_Counter */
	stt_uint32 rmtu	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RMTU_DTE ;


/*****************************************************************************************/
/* RBYT                                                                                  */
/* Receive Byte Counter                                                                  */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RBYT_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RBYT_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RBYT_RBYT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RBYT_RBYT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RBYT_OFFSET ( 0x0000009C )

#define CE_NET_IF_CORE_0_MENTOR_RBYT_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBYT_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RBYT_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBYT_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RBYT_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBYT_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RBYT_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBYT_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RBYT_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBYT_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RBYT_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBYT_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RBYT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RBYT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RBYT_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RBYT_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RBYT_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RBYT_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Byte_Counter */
	stt_uint32 rbyt	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RBYT_DTE ;


/*****************************************************************************************/
/* RPKT                                                                                  */
/* Receive Packet Counter                                                                */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RPKT_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RPKT_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RPKT_RPKT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RPKT_RPKT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RPKT_OFFSET ( 0x000000A0 )

#define CE_NET_IF_CORE_0_MENTOR_RPKT_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RPKT_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RPKT_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RPKT_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RPKT_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RPKT_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RPKT_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RPKT_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RPKT_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RPKT_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RPKT_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RPKT_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RPKT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RPKT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RPKT_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RPKT_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RPKT_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RPKT_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Packet_Counter */
	stt_uint32 rpkt	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RPKT_DTE ;


/*****************************************************************************************/
/* RFCS                                                                                  */
/* Receive FCS Error Counter                                                             */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RFCS_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RFCS_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RFCS_RFCS_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RFCS_RFCS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RFCS_OFFSET ( 0x000000A4 )

#define CE_NET_IF_CORE_0_MENTOR_RFCS_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFCS_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RFCS_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFCS_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RFCS_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFCS_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RFCS_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFCS_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RFCS_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFCS_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RFCS_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFCS_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RFCS_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RFCS_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RFCS_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RFCS_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RFCS_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RFCS_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_FCS_Error_Counter */
	stt_uint32 rfcs	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RFCS_DTE ;


/*****************************************************************************************/
/* RMCA                                                                                  */
/* Receive Multicast Packet Counter                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RMCA_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RMCA_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RMCA_RMCA_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RMCA_RMCA_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RMCA_OFFSET ( 0x000000A8 )

#define CE_NET_IF_CORE_0_MENTOR_RMCA_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMCA_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RMCA_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMCA_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RMCA_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMCA_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RMCA_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMCA_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RMCA_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMCA_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RMCA_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RMCA_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RMCA_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RMCA_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RMCA_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RMCA_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RMCA_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RMCA_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Multicast_Packet_Counter */
	stt_uint32 rmca	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RMCA_DTE ;


/*****************************************************************************************/
/* RBCA                                                                                  */
/* Receive Broadcast Packet Counter                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RBCA_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RBCA_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RBCA_RBCA_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RBCA_RBCA_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RBCA_OFFSET ( 0x000000AC )

#define CE_NET_IF_CORE_0_MENTOR_RBCA_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBCA_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RBCA_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBCA_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RBCA_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBCA_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RBCA_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBCA_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RBCA_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBCA_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RBCA_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RBCA_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RBCA_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RBCA_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RBCA_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RBCA_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RBCA_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RBCA_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Broadcast_Packet_Counter */
	stt_uint32 rbca	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RBCA_DTE ;


/*****************************************************************************************/
/* RXCF                                                                                  */
/* Receive Control Frame Packet Counter                                                  */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RXCF_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RXCF_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RXCF_RXCF_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RXCF_RXCF_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RXCF_OFFSET ( 0x000000B0 )

#define CE_NET_IF_CORE_0_MENTOR_RXCF_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXCF_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RXCF_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXCF_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RXCF_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXCF_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RXCF_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXCF_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RXCF_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXCF_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RXCF_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXCF_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RXCF_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RXCF_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RXCF_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RXCF_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RXCF_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RXCF_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Control_Frame_Packet_Counter */
	stt_uint32 rxcf	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RXCF_DTE ;


/*****************************************************************************************/
/* RXPF                                                                                  */
/* Receive PAUSE Frame Packet Counter                                                    */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RXPF_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RXPF_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RXPF_RXPF_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RXPF_RXPF_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RXPF_OFFSET ( 0x000000B4 )

#define CE_NET_IF_CORE_0_MENTOR_RXPF_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXPF_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RXPF_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXPF_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RXPF_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXPF_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RXPF_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXPF_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RXPF_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXPF_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RXPF_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXPF_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RXPF_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RXPF_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RXPF_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RXPF_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RXPF_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RXPF_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_PAUSE_Frame_Packet_Counter */
	stt_uint32 rxpf	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RXPF_DTE ;


/*****************************************************************************************/
/* RXUO                                                                                  */
/* Receive Unknown OP code Counter                                                       */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RXUO_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RXUO_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RXUO_RXUO_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RXUO_RXUO_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RXUO_OFFSET ( 0x000000B8 )

#define CE_NET_IF_CORE_0_MENTOR_RXUO_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXUO_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RXUO_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RXUO_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RXUO_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RXUO_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RXUO_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXUO_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RXUO_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RXUO_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RXUO_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RXUO_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RXUO_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXUO_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RXUO_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RXUO_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RXUO_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RXUO_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RXUO_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXUO_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RXUO_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RXUO_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RXUO_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RXUO_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RXUO_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXUO_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RXUO_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RXUO_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RXUO_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RXUO_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RXUO_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RXUO_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RXUO_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RXUO_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RXUO_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RXUO_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RXUO_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RXUO_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RXUO_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RXUO_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RXUO_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Unknown_OPCode_Packet_Counter */
	stt_uint32 rxuo	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RXUO_DTE ;


/*****************************************************************************************/
/* RALN                                                                                  */
/* Receive Alignment Error Counter                                                       */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RALN_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RALN_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RALN_RALN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RALN_RALN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RALN_OFFSET ( 0x000000BC )

#define CE_NET_IF_CORE_0_MENTOR_RALN_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RALN_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RALN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RALN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RALN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RALN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RALN_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RALN_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RALN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RALN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RALN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RALN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RALN_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RALN_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RALN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RALN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RALN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RALN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RALN_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RALN_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RALN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RALN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RALN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RALN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RALN_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RALN_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RALN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RALN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RALN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RALN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RALN_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RALN_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RALN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RALN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RALN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RALN_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RALN_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RALN_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RALN_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RALN_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RALN_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Alignment_Error_Counter */
	stt_uint32 raln	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RALN_DTE ;


/*****************************************************************************************/
/* RFLR                                                                                  */
/* Receive Frame Length Error Counter                                                    */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RFLR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RFLR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RFLR_RFLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RFLR_RFLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RFLR_OFFSET ( 0x000000C0 )

#define CE_NET_IF_CORE_0_MENTOR_RFLR_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFLR_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RFLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RFLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RFLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RFLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RFLR_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFLR_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RFLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RFLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RFLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RFLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RFLR_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFLR_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RFLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RFLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RFLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RFLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RFLR_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFLR_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RFLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RFLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RFLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RFLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RFLR_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFLR_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RFLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RFLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RFLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RFLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RFLR_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFLR_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RFLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RFLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RFLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RFLR_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RFLR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RFLR_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RFLR_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RFLR_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RFLR_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Frame_Length_Error_Counter */
	stt_uint32 rflr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RFLR_DTE ;


/*****************************************************************************************/
/* RCDE                                                                                  */
/* Receive Code Error Counter                                                            */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RCDE_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RCDE_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RCDE_RCDE_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RCDE_RCDE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RCDE_OFFSET ( 0x000000C4 )

#define CE_NET_IF_CORE_0_MENTOR_RCDE_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCDE_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RCDE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RCDE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RCDE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RCDE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RCDE_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCDE_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RCDE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RCDE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RCDE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RCDE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RCDE_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCDE_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RCDE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RCDE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RCDE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RCDE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RCDE_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCDE_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RCDE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RCDE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RCDE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RCDE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RCDE_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCDE_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RCDE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RCDE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RCDE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RCDE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RCDE_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCDE_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RCDE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RCDE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RCDE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RCDE_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RCDE_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RCDE_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RCDE_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RCDE_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RCDE_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Code_Error_Counter */
	stt_uint32 rcde	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RCDE_DTE ;


/*****************************************************************************************/
/* RCSE                                                                                  */
/* Receive Carrier Sense Error Counter                                                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RCSE_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RCSE_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RCSE_RCSE_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RCSE_RCSE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RCSE_OFFSET ( 0x000000C8 )

#define CE_NET_IF_CORE_0_MENTOR_RCSE_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCSE_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RCSE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RCSE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RCSE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RCSE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RCSE_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCSE_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RCSE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RCSE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RCSE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RCSE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RCSE_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCSE_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RCSE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RCSE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RCSE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RCSE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RCSE_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCSE_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RCSE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RCSE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RCSE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RCSE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RCSE_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCSE_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RCSE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RCSE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RCSE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RCSE_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RCSE_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RCSE_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RCSE_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RCSE_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RCSE_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RCSE_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RCSE_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RCSE_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RCSE_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RCSE_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RCSE_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Carrier_Sense_Error_Counter */
	stt_uint32 rcse	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RCSE_DTE ;


/*****************************************************************************************/
/* RUND                                                                                  */
/* Receive Undersize Packet Counter                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RUND_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RUND_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RUND_RUND_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RUND_RUND_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RUND_OFFSET ( 0x000000CC )

#define CE_NET_IF_CORE_0_MENTOR_RUND_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RUND_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RUND_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RUND_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RUND_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RUND_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RUND_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RUND_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RUND_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RUND_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RUND_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RUND_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RUND_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RUND_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RUND_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RUND_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RUND_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RUND_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Undersize_Packet_Counter */
	stt_uint32 rund	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RUND_DTE ;


/*****************************************************************************************/
/* ROVR                                                                                  */
/* Receive Oversize Packet Counter                                                       */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_ROVR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_ROVR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_ROVR_ROVR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_ROVR_ROVR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_ROVR_OFFSET ( 0x000000D0 )

#define CE_NET_IF_CORE_0_MENTOR_ROVR_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROVR_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_ROVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_ROVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_ROVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_ROVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_ROVR_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROVR_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_ROVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_ROVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_ROVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_ROVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_ROVR_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROVR_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_ROVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_ROVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_ROVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_ROVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_ROVR_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROVR_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_ROVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_ROVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_ROVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_ROVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_ROVR_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROVR_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_ROVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_ROVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_ROVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_ROVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_ROVR_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROVR_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_ROVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_ROVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_ROVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_ROVR_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_ROVR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_ROVR_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_ROVR_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_ROVR_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_ROVR_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Oversize_Packet_Counter */
	stt_uint32 rovr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_ROVR_DTE ;


/*****************************************************************************************/
/* RFRG                                                                                  */
/* Receive Fragments Counter                                                             */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RFRG_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RFRG_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RFRG_RFRG_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RFRG_RFRG_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RFRG_OFFSET ( 0x000000D4 )

#define CE_NET_IF_CORE_0_MENTOR_RFRG_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFRG_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RFRG_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFRG_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RFRG_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFRG_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RFRG_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFRG_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RFRG_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFRG_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RFRG_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RFRG_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RFRG_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RFRG_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RFRG_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RFRG_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RFRG_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RFRG_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Fragments_Counter */
	stt_uint32 rfrg	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RFRG_DTE ;


/*****************************************************************************************/
/* RJBR                                                                                  */
/* Receive Jabber Counter                                                                */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_RJBR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RJBR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RJBR_RJBR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_RJBR_RJBR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_RJBR_OFFSET ( 0x000000D8 )

#define CE_NET_IF_CORE_0_MENTOR_RJBR_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RJBR_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_RJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_RJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_RJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_RJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_RJBR_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RJBR_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_RJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_RJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_RJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_RJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_RJBR_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RJBR_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_RJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_RJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_RJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_RJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_RJBR_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RJBR_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_RJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_RJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_RJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_RJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_RJBR_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RJBR_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_RJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_RJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_RJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_RJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_RJBR_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_RJBR_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_RJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_RJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_RJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_RJBR_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_RJBR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_RJBR_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_RJBR_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_RJBR_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_RJBR_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Jabber_Counter */
	stt_uint32 rjbr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_RJBR_DTE ;


/*****************************************************************************************/
/* TBYT                                                                                  */
/* Transmit Byte Counter                                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TBYT_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TBYT_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TBYT_TBYT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TBYT_TBYT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TBYT_OFFSET ( 0x000000E0 )

#define CE_NET_IF_CORE_0_MENTOR_TBYT_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBYT_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TBYT_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBYT_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TBYT_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBYT_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TBYT_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBYT_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TBYT_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBYT_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TBYT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TBYT_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBYT_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TBYT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TBYT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TBYT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TBYT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TBYT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TBYT_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TBYT_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TBYT_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TBYT_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Byte_Counter */
	stt_uint32 tbyt	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TBYT_DTE ;


/*****************************************************************************************/
/* TPKT                                                                                  */
/* Transmit Packet Counter                                                               */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TPKT_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TPKT_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TPKT_TPKT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TPKT_TPKT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TPKT_OFFSET ( 0x000000E4 )

#define CE_NET_IF_CORE_0_MENTOR_TPKT_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TPKT_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TPKT_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TPKT_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TPKT_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TPKT_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TPKT_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TPKT_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TPKT_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TPKT_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TPKT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TPKT_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TPKT_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TPKT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TPKT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TPKT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TPKT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TPKT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TPKT_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TPKT_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TPKT_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TPKT_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Packet_Counter */
	stt_uint32 tpkt	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TPKT_DTE ;


/*****************************************************************************************/
/* TMCA                                                                                  */
/* Transmit Multicast Packet Counter                                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TMCA_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TMCA_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TMCA_TMCA_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TMCA_TMCA_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TMCA_OFFSET ( 0x000000E8 )

#define CE_NET_IF_CORE_0_MENTOR_TMCA_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCA_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TMCA_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCA_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TMCA_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCA_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TMCA_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCA_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TMCA_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCA_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TMCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TMCA_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCA_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TMCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TMCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TMCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TMCA_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TMCA_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TMCA_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TMCA_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TMCA_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TMCA_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Multicast_Packet_Counter */
	stt_uint32 tmca	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TMCA_DTE ;


/*****************************************************************************************/
/* TBCA                                                                                  */
/* Transmit Broadcast Packet Counter                                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TBCA_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TBCA_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TBCA_TBCA_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TBCA_TBCA_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TBCA_OFFSET ( 0x000000EC )

#define CE_NET_IF_CORE_0_MENTOR_TBCA_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBCA_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TBCA_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBCA_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TBCA_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBCA_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TBCA_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBCA_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TBCA_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBCA_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TBCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TBCA_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TBCA_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TBCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TBCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TBCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TBCA_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TBCA_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TBCA_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TBCA_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TBCA_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TBCA_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Broadcast_Packet_Counter */
	stt_uint32 tbca	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TBCA_DTE ;


/*****************************************************************************************/
/* TXPF                                                                                  */
/* Transmit PAUSE Control Frame Counter                                                  */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TXPF_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TXPF_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TXPF_TXPF_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TXPF_TXPF_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TXPF_OFFSET ( 0x000000F0 )

#define CE_NET_IF_CORE_0_MENTOR_TXPF_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXPF_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TXPF_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXPF_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TXPF_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXPF_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TXPF_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXPF_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TXPF_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXPF_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TXPF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TXPF_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXPF_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TXPF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TXPF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TXPF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TXPF_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TXPF_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TXPF_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TXPF_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TXPF_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TXPF_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_PAUSE_Control_Frame_Counter */
	stt_uint32 txpf	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TXPF_DTE ;


/*****************************************************************************************/
/* TDFR                                                                                  */
/* Transmit Deferral Packet Counter                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TDFR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TDFR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TDFR_TDFR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TDFR_TDFR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TDFR_OFFSET ( 0x000000F4 )

#define CE_NET_IF_CORE_0_MENTOR_TDFR_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TDFR_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TDFR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TDFR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TDFR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TDFR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TDFR_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TDFR_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TDFR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TDFR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TDFR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TDFR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TDFR_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TDFR_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TDFR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TDFR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TDFR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TDFR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TDFR_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TDFR_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TDFR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TDFR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TDFR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TDFR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TDFR_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TDFR_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TDFR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TDFR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TDFR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TDFR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TDFR_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TDFR_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TDFR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TDFR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TDFR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TDFR_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TDFR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TDFR_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TDFR_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TDFR_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TDFR_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Deferral_Packet_Counter */
	stt_uint32 tdfr	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TDFR_DTE ;


/*****************************************************************************************/
/* TEDF                                                                                  */
/* Transmit Excessive Deferral Packet Counter                                            */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TEDF_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEDF_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEDF_TEDF_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TEDF_TEDF_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TEDF_OFFSET ( 0x000000F8 )

#define CE_NET_IF_CORE_0_MENTOR_TEDF_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEDF_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TEDF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TEDF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TEDF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TEDF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TEDF_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEDF_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TEDF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TEDF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TEDF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TEDF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TEDF_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEDF_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TEDF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TEDF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TEDF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TEDF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TEDF_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEDF_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TEDF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TEDF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TEDF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TEDF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TEDF_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEDF_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TEDF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TEDF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TEDF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TEDF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TEDF_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TEDF_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TEDF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TEDF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TEDF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TEDF_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TEDF_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TEDF_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TEDF_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TEDF_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TEDF_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Excessive_Deferral_Packet_Counter */
	stt_uint32 tedf	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TEDF_DTE ;


/*****************************************************************************************/
/* TSCL                                                                                  */
/* Transmit Single Collision Packet Counter                                              */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TSCL_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TSCL_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TSCL_TSCL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TSCL_TSCL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TSCL_OFFSET ( 0x000000FC )

#define CE_NET_IF_CORE_0_MENTOR_TSCL_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TSCL_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TSCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TSCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TSCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TSCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TSCL_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TSCL_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TSCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TSCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TSCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TSCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TSCL_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TSCL_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TSCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TSCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TSCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TSCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TSCL_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TSCL_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TSCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TSCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TSCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TSCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TSCL_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TSCL_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TSCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TSCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TSCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TSCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TSCL_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TSCL_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TSCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TSCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TSCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TSCL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TSCL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TSCL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TSCL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TSCL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TSCL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Single_Collision_Packet_Counter */
	stt_uint32 tscl	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TSCL_DTE ;


/*****************************************************************************************/
/* TMCL                                                                                  */
/* Transmit Multiple Collision Packet Counter                                            */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TMCL_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TMCL_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TMCL_TMCL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TMCL_TMCL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TMCL_OFFSET ( 0x00000100 )

#define CE_NET_IF_CORE_0_MENTOR_TMCL_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCL_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TMCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TMCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TMCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TMCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TMCL_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCL_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TMCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TMCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TMCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TMCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TMCL_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCL_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TMCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TMCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TMCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TMCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TMCL_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCL_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TMCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TMCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TMCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TMCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TMCL_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCL_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TMCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TMCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TMCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TMCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TMCL_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMCL_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TMCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TMCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TMCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TMCL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TMCL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TMCL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TMCL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TMCL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TMCL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Multiple_Collision_Packet_Counter */
	stt_uint32 tmcl	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TMCL_DTE ;


/*****************************************************************************************/
/* TLCL                                                                                  */
/* Transmit Late Collision Packet Counter                                                */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TLCL_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TLCL_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TLCL_TLCL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TLCL_TLCL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TLCL_OFFSET ( 0x00000104 )

#define CE_NET_IF_CORE_0_MENTOR_TLCL_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TLCL_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TLCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TLCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TLCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TLCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TLCL_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TLCL_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TLCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TLCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TLCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TLCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TLCL_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TLCL_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TLCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TLCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TLCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TLCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TLCL_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TLCL_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TLCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TLCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TLCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TLCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TLCL_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TLCL_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TLCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TLCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TLCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TLCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TLCL_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TLCL_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TLCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TLCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TLCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TLCL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TLCL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TLCL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TLCL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TLCL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TLCL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Late_Collision_Packet_Counter */
	stt_uint32 tlcl	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TLCL_DTE ;


/*****************************************************************************************/
/* TXCL                                                                                  */
/* Transmit Excessive Collision Packet Counter                                           */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TXCL_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TXCL_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TXCL_TXCL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TXCL_TXCL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TXCL_OFFSET ( 0x00000108 )

#define CE_NET_IF_CORE_0_MENTOR_TXCL_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCL_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TXCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TXCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TXCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TXCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TXCL_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCL_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TXCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TXCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TXCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TXCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TXCL_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCL_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TXCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TXCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TXCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TXCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TXCL_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCL_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TXCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TXCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TXCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TXCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TXCL_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCL_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TXCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TXCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TXCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TXCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TXCL_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCL_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TXCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TXCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TXCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TXCL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TXCL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TXCL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TXCL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TXCL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TXCL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Excessive_Collision_Packet_Counter */
	stt_uint32 txcl	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TXCL_DTE ;


/*****************************************************************************************/
/* TNCL                                                                                  */
/* Transmit Total Collision Counter                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TNCL_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TNCL_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TNCL_TNCL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TNCL_TNCL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TNCL_OFFSET ( 0x0000010C )

#define CE_NET_IF_CORE_0_MENTOR_TNCL_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TNCL_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TNCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TNCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TNCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TNCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TNCL_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TNCL_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TNCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TNCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TNCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TNCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TNCL_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TNCL_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TNCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TNCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TNCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TNCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TNCL_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TNCL_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TNCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TNCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TNCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TNCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TNCL_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TNCL_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TNCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TNCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TNCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TNCL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TNCL_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TNCL_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TNCL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TNCL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TNCL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TNCL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TNCL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TNCL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TNCL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TNCL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TNCL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Total_Collision_Counter */
	stt_uint32 tncl	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TNCL_DTE ;


/*****************************************************************************************/
/* TJBR                                                                                  */
/* Transmit Jabber Frame Counter                                                         */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TJBR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TJBR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TJBR_TJBR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TJBR_TJBR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TJBR_OFFSET ( 0x00000118 )

#define CE_NET_IF_CORE_0_MENTOR_TJBR_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TJBR_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TJBR_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TJBR_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TJBR_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TJBR_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TJBR_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TJBR_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TJBR_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TJBR_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TJBR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TJBR_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TJBR_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TJBR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TJBR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TJBR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TJBR_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TJBR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TJBR_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TJBR_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TJBR_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TJBR_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Jabber_Frame_Counter */
	stt_uint32 tjbr	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TJBR_DTE ;


/*****************************************************************************************/
/* TFCS                                                                                  */
/* Transmit FCS Error Counter                                                            */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TFCS_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TFCS_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TFCS_TFCS_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TFCS_TFCS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TFCS_OFFSET ( 0x0000011C )

#define CE_NET_IF_CORE_0_MENTOR_TFCS_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFCS_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TFCS_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFCS_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TFCS_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFCS_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TFCS_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFCS_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TFCS_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFCS_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TFCS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TFCS_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFCS_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TFCS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TFCS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TFCS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TFCS_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TFCS_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TFCS_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TFCS_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TFCS_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TFCS_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_FCS_Error_Counter */
	stt_uint32 tfcs	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TFCS_DTE ;


/*****************************************************************************************/
/* TXCF                                                                                  */
/* Transmit Control Frame Counter                                                        */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TXCF_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TXCF_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TXCF_TXCF_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TXCF_TXCF_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TXCF_OFFSET ( 0x00000120 )

#define CE_NET_IF_CORE_0_MENTOR_TXCF_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCF_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TXCF_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCF_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TXCF_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCF_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TXCF_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCF_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TXCF_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCF_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TXCF_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TXCF_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TXCF_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TXCF_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TXCF_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TXCF_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TXCF_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TXCF_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TXCF_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TXCF_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TXCF_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TXCF_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Control_Frame_Counter */
	stt_uint32 txcf	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TXCF_DTE ;


/*****************************************************************************************/
/* TOVR                                                                                  */
/* Transmit Oversize Frame Counter                                                       */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TOVR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TOVR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TOVR_TOVR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TOVR_TOVR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TOVR_OFFSET ( 0x00000124 )

#define CE_NET_IF_CORE_0_MENTOR_TOVR_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TOVR_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TOVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TOVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TOVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TOVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TOVR_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TOVR_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TOVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TOVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TOVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TOVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TOVR_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TOVR_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TOVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TOVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TOVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TOVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TOVR_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TOVR_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TOVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TOVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TOVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TOVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TOVR_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TOVR_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TOVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TOVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TOVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TOVR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TOVR_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TOVR_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TOVR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TOVR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TOVR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TOVR_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TOVR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TOVR_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TOVR_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TOVR_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TOVR_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Oversize_Frame_Counter */
	stt_uint32 tovr	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TOVR_DTE ;


/*****************************************************************************************/
/* TUND                                                                                  */
/* Transmit Undersize Frame Counter                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TUND_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TUND_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TUND_TUND_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TUND_TUND_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TUND_OFFSET ( 0x00000128 )

#define CE_NET_IF_CORE_0_MENTOR_TUND_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TUND_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TUND_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TUND_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TUND_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TUND_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TUND_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TUND_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TUND_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TUND_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TUND_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TUND_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TUND_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TUND_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TUND_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TUND_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TUND_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TUND_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TUND_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TUND_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TUND_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TUND_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Undersize_Frame_Counter */
	stt_uint32 tund	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TUND_DTE ;


/*****************************************************************************************/
/* TFRG                                                                                  */
/* Transmit Fragments Frame Counter                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TFRG_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TFRG_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TFRG_TFRG_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TFRG_TFRG_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TFRG_OFFSET ( 0x0000012C )

#define CE_NET_IF_CORE_0_MENTOR_TFRG_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFRG_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TFRG_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFRG_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TFRG_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFRG_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TFRG_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFRG_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TFRG_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFRG_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TFRG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TFRG_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TFRG_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TFRG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TFRG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TFRG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TFRG_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TFRG_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TFRG_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TFRG_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TFRG_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TFRG_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Fragment_Counter */
	stt_uint32 tfrg	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TFRG_DTE ;


/*****************************************************************************************/
/* CAR1                                                                                  */
/* Carry Register One Register                                                           */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_CAR1_C1TSC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TSC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TED_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TED_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TDF_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TDF_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TPF_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TPF_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TBC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TBC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TMC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TMC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TPK_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TPK_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TBY_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1TBY_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RDR_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RDR_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RJB_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RJB_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RFR_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RFR_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1ROV_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1ROV_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RUN_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RUN_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RCS_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RCS_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RCD_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RCD_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RFL_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RFL_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RAL_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RAL_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RXU_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RXU_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RXP_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RXP_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RXC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RXC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RBC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RBC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RMC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RMC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RFC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RFC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RPK_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RPK_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RBY_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RBY_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RMAX_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1RMAX_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R1518_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R1518_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R1K_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R1K_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R511_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R511_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R255_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R255_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R127_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R127_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R64_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR1_C1R64_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_CAR1_OFFSET ( 0x00000130 )

#define CE_NET_IF_CORE_0_MENTOR_CAR1_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR1_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_CAR1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_CAR1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_CAR1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_CAR1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_CAR1_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR1_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_CAR1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_CAR1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_CAR1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_CAR1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_CAR1_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR1_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_CAR1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_CAR1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_CAR1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_CAR1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_CAR1_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR1_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_CAR1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_CAR1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_CAR1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_CAR1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_CAR1_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR1_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_CAR1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_CAR1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_CAR1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_CAR1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_CAR1_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR1_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_CAR1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_CAR1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_CAR1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_CAR1_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_CAR1_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_CAR1_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_CAR1_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_CAR1_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_CAR1_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* C1TSC */
	stt_uint32 c1tsc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1TED */
	stt_uint32 c1ted  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1TDF */
	stt_uint32 c1tdf  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1TPF */
	stt_uint32 c1tpf  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1TBC */
	stt_uint32 c1tbc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1TMC */
	stt_uint32 c1tmc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1TPK */
	stt_uint32 c1tpk  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1TBY */
	stt_uint32 c1tby  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RDR */
	stt_uint32 c1rdr  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RJB */
	stt_uint32 c1rjb  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RFR */
	stt_uint32 c1rfr  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1ROV */
	stt_uint32 c1rov  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RUN */
	stt_uint32 c1run  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RCS */
	stt_uint32 c1rcs  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RCD */
	stt_uint32 c1rcd  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RFL */
	stt_uint32 c1rfl  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RAL */
	stt_uint32 c1ral  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RXU */
	stt_uint32 c1rxu  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RXP */
	stt_uint32 c1rxp  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RXC */
	stt_uint32 c1rxc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RBC */
	stt_uint32 c1rbc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RMC */
	stt_uint32 c1rmc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RFC */
	stt_uint32 c1rfc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RPK */
	stt_uint32 c1rpk  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RBY */
	stt_uint32 c1rby  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1RMAX */
	stt_uint32 c1rmax 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1R1518 */
	stt_uint32 c1r1518	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1R1k */
	stt_uint32 c1r1k  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1R511 */
	stt_uint32 c1r511 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1R255 */
	stt_uint32 c1r255 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1R127 */
	stt_uint32 c1r127 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C1R64 */
	stt_uint32 c1r64  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_CAR1_DTE ;


/*****************************************************************************************/
/* CAR2                                                                                  */
/* Carry Register Two Register                                                           */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_CAR2_R1_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_R1_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TPAR_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TPAR_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2UR_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2UR_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2OF_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2OF_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TMAX_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TMAX_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T1518_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T1518_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T1K_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T1K_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T511_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T511_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T255_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T255_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T127_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T127_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T64_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2T64_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TFG_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TFG_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TUN_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TUN_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TOV_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TOV_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TCF_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TCF_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TFC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TFC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TJB_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TJB_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TDP_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TDP_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TPH_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TPH_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TNC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TNC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TXC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TXC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TLC_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TLC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TMA_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAR2_C2TMA_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_CAR2_OFFSET ( 0x00000134 )

#define CE_NET_IF_CORE_0_MENTOR_CAR2_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR2_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_CAR2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_CAR2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_CAR2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_CAR2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_CAR2_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR2_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_CAR2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_CAR2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_CAR2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_CAR2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_CAR2_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR2_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_CAR2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_CAR2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_CAR2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_CAR2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_CAR2_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR2_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_CAR2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_CAR2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_CAR2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_CAR2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_CAR2_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR2_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_CAR2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_CAR2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_CAR2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_CAR2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_CAR2_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAR2_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_CAR2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_CAR2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_CAR2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_CAR2_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_CAR2_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_CAR2_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_CAR2_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_CAR2_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_CAR2_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1     	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TPAR */
	stt_uint32 c2tpar 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2UR */
	stt_uint32 c2ur   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2OF */
	stt_uint32 c2of   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TMAX */
	stt_uint32 c2tmax 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2T1518 */
	stt_uint32 c2t1518	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2T1k */
	stt_uint32 c2t1k  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2T511 */
	stt_uint32 c2t511 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2T255 */
	stt_uint32 c2t255 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2T127 */
	stt_uint32 c2t127 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2T64 */
	stt_uint32 c2t64  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TFG */
	stt_uint32 c2tfg  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TUN */
	stt_uint32 c2tun  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TOV */
	stt_uint32 c2tov  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TCF */
	stt_uint32 c2tcf  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TFC */
	stt_uint32 c2tfc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TJB */
	stt_uint32 c2tjb  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TDP */
	stt_uint32 c2tdp  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TPH */
	stt_uint32 c2tph  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TNC */
	stt_uint32 c2tnc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TXC */
	stt_uint32 c2txc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TLC */
	stt_uint32 c2tlc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* C2TMA */
	stt_uint32 c2tma  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_CAR2_DTE ;


/*****************************************************************************************/
/* CAM1                                                                                  */
/* Carry Register One Mask Register                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_CAM1_M1TSC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TSC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TED_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TED_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TDF_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TDF_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TPF_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TPF_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TBC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TBC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TMC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TMC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TPK_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TPK_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TBY_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1TBY_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RDR_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RDR_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RJB_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RJB_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RFR_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RFR_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1ROV_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1ROV_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RUN_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RUN_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RCS_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RCS_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RCD_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RCD_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RFL_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RFL_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RAL_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RAL_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RXU_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RXU_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RXP_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RXP_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RXC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RXC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RBC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RBC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RMC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RMC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RFC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RFC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RPK_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RPK_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RBY_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RBY_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RMAX_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1RMAX_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R1518_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R1518_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R1K_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R1K_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R511_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R511_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R255_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R255_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R127_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R127_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R64_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM1_M1R64_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )


#define CE_NET_IF_CORE_MENTOR_CAM1_OFFSET ( 0x00000138 )

#define CE_NET_IF_CORE_0_MENTOR_CAM1_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM1_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_CAM1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_CAM1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_CAM1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_CAM1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_CAM1_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM1_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_CAM1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_CAM1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_CAM1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_CAM1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_CAM1_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM1_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_CAM1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_CAM1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_CAM1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_CAM1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_CAM1_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM1_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_CAM1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_CAM1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_CAM1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_CAM1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_CAM1_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM1_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_CAM1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_CAM1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_CAM1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_CAM1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_CAM1_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM1_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_CAM1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_CAM1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_CAM1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_CAM1_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_CAM1_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_CAM1_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_CAM1_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_CAM1_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_CAM1_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* M1TSC */
	stt_uint32 m1tsc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1TED */
	stt_uint32 m1ted  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1TDF */
	stt_uint32 m1tdf  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1TPF */
	stt_uint32 m1tpf  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1TBC */
	stt_uint32 m1tbc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1TMC */
	stt_uint32 m1tmc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1TPK */
	stt_uint32 m1tpk  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1TBY */
	stt_uint32 m1tby  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RDR */
	stt_uint32 m1rdr  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RJB */
	stt_uint32 m1rjb  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RFR */
	stt_uint32 m1rfr  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1ROV */
	stt_uint32 m1rov  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RUN */
	stt_uint32 m1run  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RCS */
	stt_uint32 m1rcs  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RCD */
	stt_uint32 m1rcd  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RFL */
	stt_uint32 m1rfl  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RAL */
	stt_uint32 m1ral  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RXU */
	stt_uint32 m1rxu  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RXP */
	stt_uint32 m1rxp  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RXC */
	stt_uint32 m1rxc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RBC */
	stt_uint32 m1rbc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RMC */
	stt_uint32 m1rmc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RFC */
	stt_uint32 m1rfc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RPK */
	stt_uint32 m1rpk  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RBY */
	stt_uint32 m1rby  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1RMAX */
	stt_uint32 m1rmax 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1R1518 */
	stt_uint32 m1r1518	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1R1k */
	stt_uint32 m1r1k  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1R511 */
	stt_uint32 m1r511 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1R255 */
	stt_uint32 m1r255 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1R127 */
	stt_uint32 m1r127 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M1R64 */
	stt_uint32 m1r64  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_CAM1_DTE ;


/*****************************************************************************************/
/* CAM2                                                                                  */
/* Carry Register Two Mask Register                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_CAM2_R1_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAM2_R1_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TPAR_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TPAR_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TUR_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TUR_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TOF_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TOF_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TMAX_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TMAX_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T1518_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T1518_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T1K_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T1K_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T511_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T511_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T255_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T255_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T127_DEFAULT_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T127_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T64_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2T64_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TFG_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TFG_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TUN_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TUN_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TOV_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TOV_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TCF_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TCF_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TFC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TFC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TJB_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TJB_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TDP_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TDP_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TPH_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TPH_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TNC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TNC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TXC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TXC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TLC_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TLC_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TMA_DEFAULT_VALUE               ( 0x1 )
#define CE_NET_IF_CORE_MENTOR_CAM2_M2TMA_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )


#define CE_NET_IF_CORE_MENTOR_CAM2_OFFSET ( 0x0000013C )

#define CE_NET_IF_CORE_0_MENTOR_CAM2_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM2_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_CAM2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_CAM2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_CAM2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_CAM2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_CAM2_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM2_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_CAM2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_CAM2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_CAM2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_CAM2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_CAM2_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM2_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_CAM2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_CAM2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_CAM2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_CAM2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_CAM2_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM2_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_CAM2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_CAM2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_CAM2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_CAM2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_CAM2_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM2_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_CAM2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_CAM2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_CAM2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_CAM2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_CAM2_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_CAM2_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_CAM2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_CAM2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_CAM2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_CAM2_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_CAM2_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_CAM2_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_CAM2_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_CAM2_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_CAM2_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1     	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TPAR */
	stt_uint32 m2tpar 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TUR */
	stt_uint32 m2tur  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TOF */
	stt_uint32 m2tof  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TMAX */
	stt_uint32 m2tmax 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2T1518 */
	stt_uint32 m2t1518	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2T1k */
	stt_uint32 m2t1k  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2T511 */
	stt_uint32 m2t511 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2T255 */
	stt_uint32 m2t255 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2T127 */
	stt_uint32 m2t127 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2T64 */
	stt_uint32 m2t64  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TFG */
	stt_uint32 m2tfg  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TUN */
	stt_uint32 m2tun  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TOV */
	stt_uint32 m2tov  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TCF */
	stt_uint32 m2tcf  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TFC */
	stt_uint32 m2tfc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TJB */
	stt_uint32 m2tjb  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TDP */
	stt_uint32 m2tdp  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TPH */
	stt_uint32 m2tph  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TNC */
	stt_uint32 m2tnc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TXC */
	stt_uint32 m2txc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TLC */
	stt_uint32 m2tlc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* M2TMA */
	stt_uint32 m2tma  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_CAM2_DTE ;


/*****************************************************************************************/
/* T64                                                                                   */
/* Transmit 64 Byte Frame Counter                                                        */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_T64_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T64_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T64_T64_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T64_T64_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_T64_OFFSET ( 0x00000140 )

#define CE_NET_IF_CORE_0_MENTOR_T64_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T64_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_T64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_T64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_T64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_T64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_T64_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T64_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_T64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_T64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_T64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_T64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_T64_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T64_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_T64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_T64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_T64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_T64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_T64_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T64_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_T64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_T64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_T64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_T64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_T64_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T64_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_T64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_T64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_T64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_T64_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_T64_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T64_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_T64_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_T64_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_T64_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_T64_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_T64_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_T64_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_T64_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_T64_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_T64_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_64_Byte_Frame_Counter */
	stt_uint32 t64	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_T64_DTE ;


/*****************************************************************************************/
/* T127                                                                                  */
/* Transmit 65 to 127 Byte Frame Counter                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_T127_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T127_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T127_T127_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T127_T127_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_T127_OFFSET ( 0x00000144 )

#define CE_NET_IF_CORE_0_MENTOR_T127_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T127_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_T127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_T127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_T127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_T127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_T127_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T127_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_T127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_T127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_T127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_T127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_T127_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T127_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_T127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_T127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_T127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_T127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_T127_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T127_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_T127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_T127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_T127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_T127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_T127_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T127_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_T127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_T127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_T127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_T127_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_T127_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T127_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_T127_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_T127_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_T127_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_T127_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_T127_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_T127_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_T127_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_T127_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_T127_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_65_to_127_Byte_Frame_Counter */
	stt_uint32 t127	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_T127_DTE ;


/*****************************************************************************************/
/* T255                                                                                  */
/* Transmit 128 to 255 Byte Frame Counter                                                */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_T255_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T255_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T255_T255_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T255_T255_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_T255_OFFSET ( 0x00000148 )

#define CE_NET_IF_CORE_0_MENTOR_T255_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T255_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_T255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_T255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_T255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_T255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_T255_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T255_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_T255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_T255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_T255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_T255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_T255_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T255_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_T255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_T255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_T255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_T255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_T255_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T255_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_T255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_T255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_T255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_T255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_T255_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T255_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_T255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_T255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_T255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_T255_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_T255_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T255_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_T255_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_T255_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_T255_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_T255_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_T255_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_T255_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_T255_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_T255_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_T255_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_128_to_255_Byte_Frame_Counter */
	stt_uint32 t255	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_T255_DTE ;


/*****************************************************************************************/
/* T511                                                                                  */
/* Transmit 256 to 511 Byte Frame Counter                                                */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_T511_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T511_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T511_T511_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T511_T511_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_T511_OFFSET ( 0x0000014C )

#define CE_NET_IF_CORE_0_MENTOR_T511_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T511_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_T511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_T511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_T511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_T511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_T511_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T511_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_T511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_T511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_T511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_T511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_T511_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T511_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_T511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_T511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_T511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_T511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_T511_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T511_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_T511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_T511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_T511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_T511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_T511_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T511_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_T511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_T511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_T511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_T511_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_T511_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T511_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_T511_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_T511_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_T511_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_T511_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_T511_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_T511_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_T511_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_T511_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_T511_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_256_to_511_Byte_Frame_Counter */
	stt_uint32 t511	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_T511_DTE ;


/*****************************************************************************************/
/* T1K                                                                                   */
/* Transmit 512 to 1023 Byte Frame Counter                                               */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_T1K_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T1K_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T1K_T1K_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T1K_T1K_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_T1K_OFFSET ( 0x00000150 )

#define CE_NET_IF_CORE_0_MENTOR_T1K_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1K_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_T1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_T1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_T1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_T1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_T1K_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1K_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_T1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_T1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_T1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_T1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_T1K_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1K_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_T1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_T1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_T1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_T1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_T1K_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1K_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_T1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_T1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_T1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_T1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_T1K_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1K_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_T1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_T1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_T1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_T1K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_T1K_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1K_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_T1K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_T1K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_T1K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_T1K_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_T1K_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_T1K_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_T1K_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_T1K_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_T1K_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_512_to_1023_Byte_Frame_Counter */
	stt_uint32 t1k	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_T1K_DTE ;


/*****************************************************************************************/
/* T1P5K                                                                                 */
/* Transmit 1024 Byte to 1518 size Frame Counter: Incremented for each good or bad  fram */
/* e transmitted and received which size is 1024bytes to 1518 in length inclusive (exclu */
/* ding framing bits but including FCS bytes).                                           */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_T1P5K_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T1P5K_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T1P5K_T1P5K_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_T1P5K_T1P5K_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_T1P5K_OFFSET ( 0x00000154 )

#define CE_NET_IF_CORE_0_MENTOR_T1P5K_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1P5K_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_T1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_T1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_T1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_T1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_T1P5K_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1P5K_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_T1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_T1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_T1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_T1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_T1P5K_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1P5K_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_T1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_T1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_T1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_T1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_T1P5K_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1P5K_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_T1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_T1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_T1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_T1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_T1P5K_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1P5K_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_T1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_T1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_T1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_T1P5K_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_T1P5K_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_T1P5K_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_T1P5K_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_T1P5K_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_T1P5K_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_T1P5K_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_T1P5K_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_T1P5K_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_T1P5K_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_T1P5K_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_T1P5K_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1   	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_1024_to_1518_Byte_Frame_Counter */
	stt_uint32 t1p5k	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_T1P5K_DTE ;


/*****************************************************************************************/
/* TMTU                                                                                  */
/* Transmit 1519 to MTU Byte Frame Counter                                               */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TMTU_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TMTU_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TMTU_TMTU_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TMTU_TMTU_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TMTU_OFFSET ( 0x00000158 )

#define CE_NET_IF_CORE_0_MENTOR_TMTU_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMTU_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TMTU_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMTU_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TMTU_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMTU_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TMTU_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMTU_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TMTU_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMTU_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TMTU_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TMTU_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TMTU_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TMTU_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TMTU_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TMTU_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TMTU_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TMTU_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TMTU_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TMTU_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TMTU_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TMTU_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Tx_MTU_Counter */
	stt_uint32 tmtu	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TMTU_DTE ;


/*****************************************************************************************/
/* ROFC                                                                                  */
/* Counts when data is recieved and has no space in the MAC fifo since BBH did not pop f */
/* ast enough.                                                                           */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_ROFC_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_ROFC_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_ROFC_VAL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_ROFC_VAL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_ROFC_OFFSET ( 0x0000015C )

#define CE_NET_IF_CORE_0_MENTOR_ROFC_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROFC_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_ROFC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_ROFC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_ROFC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_ROFC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_ROFC_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROFC_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_ROFC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_ROFC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_ROFC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_ROFC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_ROFC_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROFC_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_ROFC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_ROFC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_ROFC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_ROFC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_ROFC_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROFC_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_ROFC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_ROFC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_ROFC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_ROFC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_ROFC_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROFC_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_ROFC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_ROFC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_ROFC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_ROFC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_ROFC_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_ROFC_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_ROFC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_ROFC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_ROFC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_ROFC_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_ROFC_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_ROFC_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_ROFC_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_ROFC_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_ROFC_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* value */
	stt_uint32 val	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_ROFC_DTE ;


/*****************************************************************************************/
/* TURC                                                                                  */
/* Counts when transmission started and stopped since MAC FIFO is empty (BBH did not pus */
/* h fast enough)                                                                        */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TURC_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TURC_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TURC_VAL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TURC_VAL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TURC_OFFSET ( 0x00000160 )

#define CE_NET_IF_CORE_0_MENTOR_TURC_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TURC_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TURC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TURC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TURC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TURC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TURC_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TURC_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TURC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TURC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TURC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TURC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TURC_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TURC_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TURC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TURC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TURC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TURC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TURC_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TURC_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TURC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TURC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TURC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TURC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TURC_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TURC_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TURC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TURC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TURC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TURC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TURC_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TURC_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TURC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TURC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TURC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TURC_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TURC_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TURC_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TURC_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TURC_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TURC_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* value */
	stt_uint32 val	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TURC_DTE ;


/*****************************************************************************************/
/* TERC                                                                                  */
/* Counts aborted(dropped) transmitted frames. Reasons for dropping:  underrun, max coll */
/* isions (16) in half duplex, transmitted frame>MTU (and huge field(MACCFG2[5]) is no */
/* t enabled)                                                                            */
/*****************************************************************************************/

#define CE_NET_IF_CORE_MENTOR_TERC_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TERC_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TERC_VAL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_MENTOR_TERC_VAL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_MENTOR_TERC_OFFSET ( 0x00000164 )

#define CE_NET_IF_CORE_0_MENTOR_TERC_ADDRESS   	( CE_NET_IF_CORE_0_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TERC_OFFSET )
#define BL_NET_IF_CORE_0_MENTOR_TERC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_MENTOR_TERC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_MENTOR_TERC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_MENTOR_TERC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_MENTOR_TERC_ADDRESS   	( CE_NET_IF_CORE_1_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TERC_OFFSET )
#define BL_NET_IF_CORE_1_MENTOR_TERC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_MENTOR_TERC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_MENTOR_TERC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_MENTOR_TERC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_MENTOR_TERC_ADDRESS   	( CE_NET_IF_CORE_2_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TERC_OFFSET )
#define BL_NET_IF_CORE_2_MENTOR_TERC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_MENTOR_TERC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_MENTOR_TERC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_MENTOR_TERC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_MENTOR_TERC_ADDRESS   	( CE_NET_IF_CORE_3_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TERC_OFFSET )
#define BL_NET_IF_CORE_3_MENTOR_TERC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_MENTOR_TERC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_MENTOR_TERC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_MENTOR_TERC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_MENTOR_TERC_ADDRESS   	( CE_NET_IF_CORE_4_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TERC_OFFSET )
#define BL_NET_IF_CORE_4_MENTOR_TERC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_MENTOR_TERC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_MENTOR_TERC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_MENTOR_TERC_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_MENTOR_TERC_ADDRESS   	( CE_NET_IF_CORE_5_MENTOR_ADDRESS + CE_NET_IF_CORE_MENTOR_TERC_OFFSET )
#define BL_NET_IF_CORE_5_MENTOR_TERC_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_MENTOR_TERC_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_MENTOR_TERC_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_MENTOR_TERC_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_MENTOR_TERC_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_MENTOR_TERC_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_MENTOR_TERC_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_MENTOR_TERC_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_MENTOR_TERC_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* value */
	stt_uint32 val	: 12 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_TERC_DTE ;


#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

/*****************************************************************************************/
/* Ethernet_general_register_0                                                           */
/* General configuration                                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_FLUSH_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_FLUSH_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_AUTOZ_KEEP_VAL_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_AUTOZ_AUTOZ_VALUE                     ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_AUTOZ_AUTOZ_VALUE_RESET_VALUE         ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_BBH_TCRQ_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_BBH_TCRQ_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_BBH_TCRQ_EN_ENABLE_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_BBH_THDF_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_BBH_THDF_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_BBH_THDF_EN_ENABLE_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_0_OFFSET ( 0x00000000 )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_0_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_0_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_0_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_0_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_0_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_0_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_0_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_0_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_0_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_0_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_0_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_0_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_0_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_0_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_0_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_0_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_0_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_0_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_0_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_0_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_0_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_0_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* R */
	stt_uint32 r1         	: 27 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* flush */
	stt_uint32 flush      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* autoz */
	stt_uint32 autoz      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbh_tcrq_en */
	stt_uint32 bbh_tcrq_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbh_thdf_en */
	stt_uint32 bbh_thdf_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* reserved */
	stt_uint32 rsv        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_0_DTE ;


/*****************************************************************************************/
/* Ethernet_general_register_1                                                           */
/* General configuration                                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_R1_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_R1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_STEN_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_STEN_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_STEN_ENABLE_VALUE                  ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_CLRCNT_DEFAULT_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_CLRCNT_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_CLRCNT_CLEAR_VALUE                 ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_HOST_TCRQ_FC_OFF_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_HOST_TCRQ_FC_OFF_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_HOST_TCRQ_FC_ON_VALUE              ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_HOST_THDF_FC_OFF_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_HOST_THDF_FC_OFF_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_HOST_THDF_FC_ON_VALUE              ( 0x1 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_1_OFFSET ( 0x00000004 )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_1_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_1_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_1_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_1_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_1_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_1_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_1_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_1_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_1_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_1_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_1_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_1_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_1_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_1_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_1_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_1_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_1_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_1_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* R */
	stt_uint32 r1       	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sten */
	stt_uint32 sten     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* clrcnt */
	stt_uint32 clrcnt   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* host_tcrq */
	stt_uint32 host_tcrq	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* host_thdf */
	stt_uint32 host_thdf	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_1_DTE ;


/*****************************************************************************************/
/* Ethernet_general_register_2                                                           */
/* General configuration                                                                 */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_2_HOST_CFEP_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_2_HOST_CFEP_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_2_HOST_CFPT_DEFAULT_VALUE             ( 0xFFFF )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_2_HOST_CFPT_DEFAULT_VALUE_RESET_VALUE ( 0xFFFF )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_2_OFFSET ( 0x00000008 )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_2_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_2_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_2_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_2_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_2_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_2_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_2_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_2_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_2_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_2_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_2_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_2_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_2_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_2_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_2_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_2_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_2_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_2_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* host_cfep */
	stt_uint32 host_cfep	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* host_cfpt */
	stt_uint32 host_cfpt	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_2_DTE ;


/*****************************************************************************************/
/* Ethernet_general_debug_register                                                       */
/* General debug configuration  This register is valid in core 0 only.                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_ETH_DBG_SEL_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_ETH_DBG_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_OFFSET ( 0x0000000C )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_DBG_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_DBG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_DBG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_DBG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_DBG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_DBG_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_DBG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_DBG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_DBG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_DBG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_DBG_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_DBG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_DBG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_DBG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_DBG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_DBG_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_DBG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_DBG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_DBG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_DBG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_DBG_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_DBG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_DBG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_DBG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_DBG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_DBG_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_DBG_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_DBG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_DBG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_DBG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_DBG_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_DBG_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_DBG_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_DBG_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_DBG_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_DBG_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* reserved */
	stt_uint32 rsv        	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_debug_select */
	stt_uint32 eth_dbg_sel	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_DBG_DTE ;


/*****************************************************************************************/
/* Ethernet_interrupts1_enable_register                                                  */
/* Interrupts enable register: MAC & TBI/SS-SMII.  This register is valid in core 0 only */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_RSV_DEFAULT_VALUE                          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_RSV_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA5_INT_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA5_INT_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_RSV2_DEFAULT_VALUE                         ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_RSV2_DEFAULT_VALUE_RESET_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA3_INT_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA3_INT_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA2_INT_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA2_INT_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA1_INT_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA1_INT_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA0_INT_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_CA0_INT_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB5_INT_EN_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB5_INT_EN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB4_INT_EN_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB4_INT_EN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB3_INT_EN_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB3_INT_EN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB2_INT_EN_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB2_INT_EN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB1_INT_EN_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB1_INT_EN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB0_INT_EN_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_MIB0_INT_EN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW5_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW5_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW4_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW4_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW3_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW3_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW2_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW2_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW1_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW1_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW0_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OVERFLOW0_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN5_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN5_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN4_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN4_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN3_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN3_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN2_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN2_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN1_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN1_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN0_INT_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_UNDERRUN0_INT_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_5_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_5_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_4_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_4_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_3_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_3_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_2_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_2_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_1_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_1_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_0_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_LINK_0_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OFFSET ( 0x00000010 )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_EN_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_EN_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_EN_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_EN_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_EN_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_EN_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_EN_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 rsv             	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_5_int_en */
	stt_uint32 ca5_int_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv2 */
	stt_uint32 rsv2            	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_3_int_en */
	stt_uint32 ca3_int_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_2_int_en */
	stt_uint32 ca2_int_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_1_int_en */
	stt_uint32 ca1_int_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_0_int_en */
	stt_uint32 ca0_int_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_5_int_en */
	stt_uint32 mib5_int_en     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_4_int_en */
	stt_uint32 mib4_int_en     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_3_int_en */
	stt_uint32 mib3_int_en     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_2_int_en */
	stt_uint32 mib2_int_en     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_1_int_en */
	stt_uint32 mib1_int_en     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_0_int_en */
	stt_uint32 mib0_int_en     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_5_int_en */
	stt_uint32 overflow5_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_4_int_en */
	stt_uint32 overflow4_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_3_int_en */
	stt_uint32 overflow3_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_2_int_en */
	stt_uint32 overflow2_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_1_int_en */
	stt_uint32 overflow1_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_0_int_en */
	stt_uint32 overflow0_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_5_int_en */
	stt_uint32 underrun5_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_4_int_en */
	stt_uint32 underrun4_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_3_int_en */
	stt_uint32 underrun3_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_2_int_en */
	stt_uint32 underrun2_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_1_int_en */
	stt_uint32 underrun1_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_0_int_en */
	stt_uint32 underrun0_int_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_5_en */
	stt_uint32 link_5_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_4_en */
	stt_uint32 link_4_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_3_en */
	stt_uint32 link_3_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_2_en */
	stt_uint32 link_2_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_1_en */
	stt_uint32 link_1_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_0_en */
	stt_uint32 link_0_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_DTE ;


/*****************************************************************************************/
/* Ethernet_interrupts1_test_register                                                    */
/* Interrupt test register: MAC & TBI/SS-SMII. Asserting these bits forces an interrupt  */
/* in the corresponding interrupt register.This register is valid in core 0 only.        */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_RSV_DEFAULT_VALUE                         ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_RSV_DEFAULT_VALUE_RESET_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA5_INT_T_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA5_INT_T_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_RSV2_DEFAULT_VALUE                        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_RSV2_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA3_INT_T_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA3_INT_T_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA2_INT_T_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA2_INT_T_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA1_INT_T_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA1_INT_T_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA0_INT_T_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_CA0_INT_T_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB5_INT_T_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB5_INT_T_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB4_INT_T_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB4_INT_T_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB3_INT_T_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB3_INT_T_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB2_INT_T_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB2_INT_T_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB1_INT_T_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB1_INT_T_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB0_INT_T_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_MIB0_INT_T_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW5_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW5_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW4_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW4_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW3_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW3_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW2_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW2_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW1_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW1_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW0_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OVERFLOW0_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN5_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN5_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN4_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN4_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN3_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN3_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN2_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN2_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN1_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN1_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN0_INT_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_UNDERRUN0_INT_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_5_T_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_5_T_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_4_T_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_4_T_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_3_T_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_3_T_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_2_T_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_2_T_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_1_T_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_1_T_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_0_T_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_LINK_0_T_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OFFSET ( 0x00000014 )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_TEST_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_TEST_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_TEST_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_TEST_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_TEST_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_TEST_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_TEST_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 rsv            	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_5_int_test */
	stt_uint32 ca5_int_t      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv2 */
	stt_uint32 rsv2           	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_3_int_test */
	stt_uint32 ca3_int_t      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_2_int_test */
	stt_uint32 ca2_int_t      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_1_int_test */
	stt_uint32 ca1_int_t      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_0_int_test */
	stt_uint32 ca0_int_t      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_5_int_test */
	stt_uint32 mib5_int_t     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_4_int_test */
	stt_uint32 mib4_int_t     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_3_int_test */
	stt_uint32 mib3_int_t     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_2_int_test */
	stt_uint32 mib2_int_t     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_1_int_test */
	stt_uint32 mib1_int_t     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib_0_int_test */
	stt_uint32 mib0_int_t     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_5_int_test */
	stt_uint32 overflow5_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_4_int_test */
	stt_uint32 overflow4_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_3_int_test */
	stt_uint32 overflow3_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_2_int_test */
	stt_uint32 overflow2_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_1_int_test */
	stt_uint32 overflow1_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_0_int_test */
	stt_uint32 overflow0_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_5_int_test */
	stt_uint32 underrun5_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_4_int_test */
	stt_uint32 underrun4_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_3_int_test */
	stt_uint32 underrun3_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_2_int_test */
	stt_uint32 underrun2_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_1_int_test */
	stt_uint32 underrun1_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_0_int_test */
	stt_uint32 underrun0_int_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_5_test */
	stt_uint32 link_5_t       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_4_test */
	stt_uint32 link_4_t       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_3_test */
	stt_uint32 link_3_t       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_2_test */
	stt_uint32 link_2_t       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_1_test */
	stt_uint32 link_1_t       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_0_test */
	stt_uint32 link_0_t       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_DTE ;


/*****************************************************************************************/
/* Ethernet_interrupts1_clear_register                                                   */
/* Interrupt clear register: MAC & SS-SMII. Asserting these bits clears the correspondin */
/* g interrupt.This register is valid in core 0 only                                     */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_RSV3_DEFAULT_VALUE                          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_RSV3_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA5_INT_CLR_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA5_INT_CLR_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_RSV2_DEFAULT_VALUE                          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_RSV2_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA3_INT_CLR_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA3_INT_CLR_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA2_INT_CLR_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA2_INT_CLR_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA1_INT_CLR_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA1_INT_CLR_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA0_INT_CLR_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_CA0_INT_CLR_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_RSV_DEFAULT_VALUE                           ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_RSV_DEFAULT_VALUE_RESET_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW5_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW5_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW4_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW4_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW3_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW3_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW2_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW2_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW1_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW1_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW0_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OVERFLOW0_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN5_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN5_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN4_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN4_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN3_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN3_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN2_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN2_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN1_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN1_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN0_INT_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_UNDERRUN0_INT_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_5_CLR_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_5_CLR_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_4_CLR_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_4_CLR_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_3_CLR_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_3_CLR_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_SMII2_CLR_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_SMII2_CLR_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_1_CLR_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_1_CLR_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_0_CLR_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_LINK_0_CLR_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OFFSET ( 0x00000018 )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_CLR_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_CLR_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_CLR_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_CLR_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_CLR_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_CLR_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_CLR_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv3 */
	stt_uint32 rsv3             	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_5_int_clr */
	stt_uint32 ca5_int_clr      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv2 */
	stt_uint32 rsv2             	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_3_int_clr */
	stt_uint32 ca3_int_clr      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_2_int_clr */
	stt_uint32 ca2_int_clr      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_1_int_clr */
	stt_uint32 ca1_int_clr      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_0_int_clr */
	stt_uint32 ca0_int_clr      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv */
	stt_uint32 rsv              	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_5_int_clr */
	stt_uint32 overflow5_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_4_int_clr */
	stt_uint32 overflow4_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_3_int_clr */
	stt_uint32 overflow3_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_2_int_clr */
	stt_uint32 overflow2_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_1_int_clr */
	stt_uint32 overflow1_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_0_int_clr */
	stt_uint32 overflow0_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_5_int_clr */
	stt_uint32 underrun5_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_4_int_clr */
	stt_uint32 underrun4_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_3_int_clr */
	stt_uint32 underrun3_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_2_int_clr */
	stt_uint32 underrun2_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_1_int_clr */
	stt_uint32 underrun1_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_0_int_clr */
	stt_uint32 underrun0_int_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_5_clr */
	stt_uint32 link_5_clr       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_4_clr */
	stt_uint32 link_4_clr       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_3_clr */
	stt_uint32 link_3_clr       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_2_clr */
	stt_uint32 link_smii2_clr   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_1_clr */
	stt_uint32 link_1_clr       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_0_clr */
	stt_uint32 link_0_clr       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_DTE ;


/*****************************************************************************************/
/* Ethernet_interrupts1_status_register                                                  */
/* Interrupts Interrupt status register: MAC & SS-SMII. These bits contains the status o */
/* f the corresponding interrupt.This register is valid in core 0 only                   */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_RSV_DEFAULT_VALUE                            ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_RSV_DEFAULT_VALUE_RESET_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_5_STAT_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_5_STAT_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_RSV2_DEFAULT_VALUE                           ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_RSV2_DEFAULT_VALUE_RESET_VALUE               ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_3_STAT_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_3_STAT_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_2_STAT_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_2_STAT_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_1_STAT_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_1_STAT_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_0_STAT_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_CA_0_STAT_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB5_INT_STAT_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB5_INT_STAT_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB4_INT_STAT_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB4_INT_STAT_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB3_INT_STAT_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB3_INT_STAT_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB2_INT_STAT_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB2_INT_STAT_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB1_INT_STAT_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB1_INT_STAT_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB0_INT_STAT_DEFAULT_VALUE                  ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_MIB0_INT_STAT_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW5_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW5_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW4_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW4_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW3_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW3_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW2_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW2_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW1_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW1_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW0_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OVERFLOW0_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN5_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN5_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN4_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN4_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN3_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN3_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN2_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN2_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN1_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN1_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN0_INT_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_UNDERRUN0_INT_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_5_STAT_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_5_STAT_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_4_STAT_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_4_STAT_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_3_STAT_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_3_STAT_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_2_STAT_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_2_STAT_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_1_STAT_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_1_STAT_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_0_STAT_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_LINK_0_STAT_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OFFSET ( 0x0000001C )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_STAT_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_STAT_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_STAT_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_STAT_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_STAT_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_STAT_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT1_STAT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 rsv               	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_5_stat */
	stt_uint32 ca_5_stat         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv2 */
	stt_uint32 rsv2              	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_3_stat */
	stt_uint32 ca_3_stat         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_2_stat */
	stt_uint32 ca_2_stat         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_1_stat */
	stt_uint32 ca_1_stat         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ca_0_stat */
	stt_uint32 ca_0_stat         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib5_int_stat */
	stt_uint32 mib5_int_stat     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib4_int_stat */
	stt_uint32 mib4_int_stat     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib3_int_stat */
	stt_uint32 mib3_int_stat     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib2_int_stat */
	stt_uint32 mib2_int_stat     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib1_int_stat */
	stt_uint32 mib1_int_stat     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mib0_int_stat */
	stt_uint32 mib0_int_stat     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_5_int_stat */
	stt_uint32 overflow5_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_4_int_stat */
	stt_uint32 overflow4_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_3_int_stat */
	stt_uint32 overflow3_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_2_int_stat */
	stt_uint32 overflow2_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_1_int_stat */
	stt_uint32 overflow1_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* overflow_0_int_stat */
	stt_uint32 overflow0_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_5_int_stat */
	stt_uint32 underrun5_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_4_int_stat */
	stt_uint32 underrun4_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_3_int_stat */
	stt_uint32 underrun3_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_2_int_stat */
	stt_uint32 underrun2_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_1_int_stat */
	stt_uint32 underrun1_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* underrun_0_int_stat */
	stt_uint32 underrun0_int_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_5_stat */
	stt_uint32 link_5_stat       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_4_stat */
	stt_uint32 link_4_stat       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_3_stat */
	stt_uint32 link_3_stat       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_2_stat */
	stt_uint32 link_2_stat       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_1_stat */
	stt_uint32 link_1_stat       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_0_stat */
	stt_uint32 link_0_stat       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_DTE ;


/*****************************************************************************************/
/* Ethernet_interrupts2_enable_register                                                  */
/* Interrupts enable register: MAC & TBI/SS-SMII.  This register is valid in core 0 only */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_R2_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_R2_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_5_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_5_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_3_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_3_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_2_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_2_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_1_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_1_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_0_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_RXLP_0_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_OFFSET ( 0x00000020 )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_EN_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_EN_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_EN_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_EN_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_EN_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_EN_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_EN_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_EN_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_EN_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 r2       	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_5_en */
	stt_uint32 rxlp_5_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv */
	stt_uint32 r1       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_3_en */
	stt_uint32 rxlp_3_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_2_en */
	stt_uint32 rxlp_2_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_1_en */
	stt_uint32 rxlp_1_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_0_en */
	stt_uint32 rxlp_0_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_DTE ;


/*****************************************************************************************/
/* Ethernet_interrupts2_test_register                                                    */
/* Interrupts test register. This register is valid in core 0 only                       */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_R2_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_R2_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_5_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_5_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_R1_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_R1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_3_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_3_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_2_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_2_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_1_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_1_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_0_T_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_RXLP_0_T_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_OFFSET ( 0x00000024 )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_TEST_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_TEST_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_TEST_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_TEST_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_TEST_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_TEST_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_TEST_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_TEST_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_TEST_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 r2      	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_5_test */
	stt_uint32 rxlp_5_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv */
	stt_uint32 r1      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_3_test */
	stt_uint32 rxlp_3_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_2_test */
	stt_uint32 rxlp_2_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_1_test */
	stt_uint32 rxlp_1_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_0_test */
	stt_uint32 rxlp_0_t	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_DTE ;


/*****************************************************************************************/
/* Ethernet_interrupts2_clear_register                                                   */
/* Interrupt clear register: MAC & SS-SMII. Asserting these bits clears the correspondin */
/* g interrupt. This register is valid in core 0 only                                    */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_R2_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_R2_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_5_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_5_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_R1_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_R1_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_3_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_3_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_2_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_2_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_1_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_1_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_0_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_RXLP_0_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_OFFSET ( 0x00000028 )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_CLR_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_CLR_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_CLR_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_CLR_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_CLR_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_CLR_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_CLR_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_CLR_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_CLR_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 r2        	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_5_clear */
	stt_uint32 rxlp_5_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv */
	stt_uint32 r1        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_3_clear */
	stt_uint32 rxlp_3_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_2_clear */
	stt_uint32 rxlp_2_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_1_clear */
	stt_uint32 rxlp_1_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_0_clear */
	stt_uint32 rxlp_0_clr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_DTE ;


/*****************************************************************************************/
/* Ethernet_interrupts2_status_register                                                  */
/* Interrupt status register: MAC & SS-SMII. These bits contains the status of the corre */
/* sponding interrupt. This register is valid in core 0 only                             */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_R2_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_R2_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_5_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_5_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_3_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_3_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_2_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_2_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_1_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_1_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_0_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_RXLP_0_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_OFFSET ( 0x0000002C )

#define CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_STAT_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_STAT_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_STAT_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_STAT_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_STAT_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_STAT_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_STAT_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_STAT_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_ETH_GR_INT2_STAT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 r2         	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_5_status */
	stt_uint32 rxlp_5_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv */
	stt_uint32 r1         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_3_status */
	stt_uint32 rxlp_3_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_2_status */
	stt_uint32 rxlp_2_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_1_status */
	stt_uint32 rxlp_1_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxlp_0_status */
	stt_uint32 rxlp_0_stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_DTE ;


/*****************************************************************************************/
/* periodic_xoff_control_register                                                        */
/* Periodic Xoff control register                                                        */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_XOFF_CTRL_PRIODIC_XOFF_EN_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_XOFF_CTRL_PRIODIC_XOFF_EN_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_XOFF_CTRL_TIMR_STRT_VAL_DEFAULT_VALUE               ( 0x400000 )
#define CE_NET_IF_CORE_GENERAL_XOFF_CTRL_TIMR_STRT_VAL_DEFAULT_VALUE_RESET_VALUE   ( 0x400000 )


#define CE_NET_IF_CORE_GENERAL_XOFF_CTRL_OFFSET ( 0x00000030 )

#define CE_NET_IF_CORE_0_GENERAL_XOFF_CTRL_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_XOFF_CTRL_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_XOFF_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_XOFF_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_XOFF_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_XOFF_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_XOFF_CTRL_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_XOFF_CTRL_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_XOFF_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_XOFF_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_XOFF_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_XOFF_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_XOFF_CTRL_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_XOFF_CTRL_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_XOFF_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_XOFF_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_XOFF_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_XOFF_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_XOFF_CTRL_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_XOFF_CTRL_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_XOFF_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_XOFF_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_XOFF_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_XOFF_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_XOFF_CTRL_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_XOFF_CTRL_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_XOFF_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_XOFF_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_XOFF_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_XOFF_CTRL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_XOFF_CTRL_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_XOFF_CTRL_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_XOFF_CTRL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_XOFF_CTRL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_XOFF_CTRL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_XOFF_CTRL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_XOFF_CTRL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_XOFF_CTRL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_XOFF_CTRL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_XOFF_CTRL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_XOFF_CTRL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* priodic_xoff_en */
	stt_uint32 priodic_xoff_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* timr_strt_val */
	stt_uint32 timr_strt_val  	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_XOFF_CTRL_DTE ;


/*****************************************************************************************/
/* MDC_clock_divider_value                                                               */
/* MDC clock divider value  This register is valid in core 0 only                        */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_RSV_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_RSV_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_MDC_HOLD_VAL_DEFAULT_VALUE             ( 0x3 )
#define CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_MDC_HOLD_VAL_DEFAULT_VALUE_RESET_VALUE ( 0x3 )
#define CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_MDC_DIV_VAL_DEFAULT_VALUE              ( 0x2C )
#define CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_MDC_DIV_VAL_DEFAULT_VALUE_RESET_VALUE  ( 0x2C )


#define CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_OFFSET ( 0x00000034 )

#define CE_NET_IF_CORE_0_GENERAL_MDC_DIV_VAL_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_MDC_DIV_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_MDC_DIV_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_MDC_DIV_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_MDC_DIV_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_MDC_DIV_VAL_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_MDC_DIV_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_MDC_DIV_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_MDC_DIV_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_MDC_DIV_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_MDC_DIV_VAL_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_MDC_DIV_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_MDC_DIV_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_MDC_DIV_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_MDC_DIV_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_MDC_DIV_VAL_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_MDC_DIV_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_MDC_DIV_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_MDC_DIV_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_MDC_DIV_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_MDC_DIV_VAL_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_MDC_DIV_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_MDC_DIV_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_MDC_DIV_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_MDC_DIV_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_MDC_DIV_VAL_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MDC_DIV_VAL_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_MDC_DIV_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_MDC_DIV_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_MDC_DIV_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_MDC_DIV_VAL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_MDC_DIV_VAL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_MDC_DIV_VAL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_MDC_DIV_VAL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_MDC_DIV_VAL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_MDC_DIV_VAL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 rsv         	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mdc_hold_val */
	stt_uint32 mdc_hold_val	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mdc_div_val */
	stt_uint32 mdc_div_val 	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_MDC_DIV_VAL_DTE ;


/*****************************************************************************************/
/* MTU_counters                                                                          */
/* MTU for counters                                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_MAX_CNT_VAL_DEFAULT_VALUE             ( 0x800 )
#define CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_MAX_CNT_VAL_DEFAULT_VALUE_RESET_VALUE ( 0x800 )


#define CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_OFFSET ( 0x00000038 )

#define CE_NET_IF_CORE_0_GENERAL_MAX_CNT_VAL_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_MAX_CNT_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_MAX_CNT_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_MAX_CNT_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_MAX_CNT_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_MAX_CNT_VAL_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_MAX_CNT_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_MAX_CNT_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_MAX_CNT_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_MAX_CNT_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_MAX_CNT_VAL_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_MAX_CNT_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_MAX_CNT_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_MAX_CNT_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_MAX_CNT_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_MAX_CNT_VAL_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_MAX_CNT_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_MAX_CNT_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_MAX_CNT_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_MAX_CNT_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_MAX_CNT_VAL_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_MAX_CNT_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_MAX_CNT_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_MAX_CNT_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_MAX_CNT_VAL_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_MAX_CNT_VAL_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_MAX_CNT_VAL_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_MAX_CNT_VAL_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_MAX_CNT_VAL_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_MAX_CNT_VAL_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_MAX_CNT_VAL_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_MAX_CNT_VAL_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_MAX_CNT_VAL_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_MAX_CNT_VAL_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_MAX_CNT_VAL_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_MAX_CNT_VAL_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 rsv        	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* max_cnt_val */
	stt_uint32 max_cnt_val	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_MAX_CNT_VAL_DTE ;


/*****************************************************************************************/
/* general_purpose_register1                                                             */
/* general purpose register1                                                             */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_GEN_PRPS1_GEN_PRPS_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_GEN_PRPS1_GEN_PRPS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_GEN_PRPS1_OFFSET ( 0x0000003C )

#define CE_NET_IF_CORE_0_GENERAL_GEN_PRPS1_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS1_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_GEN_PRPS1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_GEN_PRPS1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_GEN_PRPS1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_GEN_PRPS1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_GEN_PRPS1_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS1_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_GEN_PRPS1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_GEN_PRPS1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_GEN_PRPS1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_GEN_PRPS1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_GEN_PRPS1_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS1_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_GEN_PRPS1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_GEN_PRPS1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_GEN_PRPS1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_GEN_PRPS1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_GEN_PRPS1_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS1_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_GEN_PRPS1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_GEN_PRPS1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_GEN_PRPS1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_GEN_PRPS1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_GEN_PRPS1_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS1_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_GEN_PRPS1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_GEN_PRPS1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_GEN_PRPS1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_GEN_PRPS1_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_GEN_PRPS1_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS1_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_GEN_PRPS1_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_GEN_PRPS1_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_GEN_PRPS1_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_GEN_PRPS1_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_GEN_PRPS1_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_GEN_PRPS1_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_GEN_PRPS1_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_GEN_PRPS1_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_GEN_PRPS1_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* general_purpose */
	stt_uint32 gen_prps	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_GEN_PRPS1_DTE ;


/*****************************************************************************************/
/* general_purpose_register2                                                             */
/* general purpose register2                                                             */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_GEN_PRPS2_GEN_PRPS_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_GEN_PRPS2_GEN_PRPS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_GEN_PRPS2_OFFSET ( 0x00000040 )

#define CE_NET_IF_CORE_0_GENERAL_GEN_PRPS2_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS2_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_GEN_PRPS2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_GEN_PRPS2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_GEN_PRPS2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_GEN_PRPS2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_GEN_PRPS2_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS2_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_GEN_PRPS2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_GEN_PRPS2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_GEN_PRPS2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_GEN_PRPS2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_GEN_PRPS2_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS2_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_GEN_PRPS2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_GEN_PRPS2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_GEN_PRPS2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_GEN_PRPS2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_GEN_PRPS2_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS2_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_GEN_PRPS2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_GEN_PRPS2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_GEN_PRPS2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_GEN_PRPS2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_GEN_PRPS2_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS2_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_GEN_PRPS2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_GEN_PRPS2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_GEN_PRPS2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_GEN_PRPS2_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_GEN_PRPS2_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_GEN_PRPS2_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_GEN_PRPS2_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_GEN_PRPS2_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_GEN_PRPS2_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_GEN_PRPS2_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_GEN_PRPS2_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_GEN_PRPS2_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_GEN_PRPS2_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_GEN_PRPS2_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_GEN_PRPS2_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* general_purpose */
	stt_uint32 gen_prps	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_GEN_PRPS2_DTE ;


/*****************************************************************************************/
/* tbi_config                                                                            */
/* Configuration of TBI parameters.                                                      */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_TBI_CFG_DISP_EN_DEFAULT_VALUE                 ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_TBI_CFG_DISP_EN_DEFAULT_VALUE_RESET_VALUE     ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_TBI_CFG_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_TBI_CFG_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_TBI_CFG_PHYADDR_DEFAULT_VALUE                 ( 0x1F )
#define CE_NET_IF_CORE_GENERAL_TBI_CFG_PHYADDR_DEFAULT_VALUE_RESET_VALUE     ( 0x1F )
#define CE_NET_IF_CORE_GENERAL_TBI_CFG_R2_DEFAULT_VALUE                      ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_TBI_CFG_R2_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_TBI_CFG_LNK_TMR_VAL_DEFAULT_VALUE             ( 0x30D40 )
#define CE_NET_IF_CORE_GENERAL_TBI_CFG_LNK_TMR_VAL_DEFAULT_VALUE_RESET_VALUE ( 0x30D40 )


#define CE_NET_IF_CORE_GENERAL_TBI_CFG_OFFSET ( 0x00000044 )

#define CE_NET_IF_CORE_0_GENERAL_TBI_CFG_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_TBI_CFG_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_TBI_CFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_TBI_CFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_TBI_CFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_TBI_CFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_TBI_CFG_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_TBI_CFG_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_TBI_CFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_TBI_CFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_TBI_CFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_TBI_CFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_TBI_CFG_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_TBI_CFG_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_TBI_CFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_TBI_CFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_TBI_CFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_TBI_CFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_TBI_CFG_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_TBI_CFG_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_TBI_CFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_TBI_CFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_TBI_CFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_TBI_CFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_TBI_CFG_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_TBI_CFG_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_TBI_CFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_TBI_CFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_TBI_CFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_TBI_CFG_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_TBI_CFG_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_TBI_CFG_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_TBI_CFG_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_TBI_CFG_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_TBI_CFG_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_TBI_CFG_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_TBI_CFG_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_TBI_CFG_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_TBI_CFG_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_TBI_CFG_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_TBI_CFG_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* disparity_enable */
	stt_uint32 disp_en    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv */
	stt_uint32 r1         	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* phy_addr */
	stt_uint32 phyaddr    	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv */
	stt_uint32 r2         	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* link_timer_value */
	stt_uint32 lnk_tmr_val	: 22 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_TBI_CFG_DTE ;


/*****************************************************************************************/
/* pcs_ca_cfg                                                                            */
/* Configuration of the 2 PCS comma aligners, and 2 bits to invert the bits between the  */
/* SERDES and the PCS  This register is valid in core 0 only                             */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_PCSCA_RSV2_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RSV2_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_5_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_5_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_3_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_3_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_2_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_2_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_1_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_0_DEFAULT_VALUE                ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_ERR_0_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_5_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_5_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_3_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_3_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_2_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_2_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_1_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_1_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_0_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_FSM_0_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_5_DEFAULT_VALUE                 ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_5_DEFAULT_VALUE_RESET_VALUE     ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_3_DEFAULT_VALUE                 ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_3_DEFAULT_VALUE_RESET_VALUE     ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_2_DEFAULT_VALUE                 ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_2_DEFAULT_VALUE_RESET_VALUE     ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_1_DEFAULT_VALUE                 ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_1_DEFAULT_VALUE_RESET_VALUE     ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_0_DEFAULT_VALUE                 ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_EN_CA_0_DEFAULT_VALUE_RESET_VALUE     ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV5_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV5_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV3_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV3_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV2_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV2_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV1_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV0_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RX_POL_INV0_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV5_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV5_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV3_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV3_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV2_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV2_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV1_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV0_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_TX_POL_INV0_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_INVW_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_INVW_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_INVL_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_PCSCA_INVL_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_PCSCA_OFFSET ( 0x00000048 )

#define CE_NET_IF_CORE_0_GENERAL_PCSCA_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_PCSCA_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_PCSCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_PCSCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_PCSCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_PCSCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_PCSCA_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_PCSCA_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_PCSCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_PCSCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_PCSCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_PCSCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_PCSCA_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_PCSCA_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_PCSCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_PCSCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_PCSCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_PCSCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_PCSCA_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_PCSCA_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_PCSCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_PCSCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_PCSCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_PCSCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_PCSCA_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_PCSCA_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_PCSCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_PCSCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_PCSCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_PCSCA_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_PCSCA_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_PCSCA_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_PCSCA_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_PCSCA_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_PCSCA_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_PCSCA_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_PCSCA_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_PCSCA_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_PCSCA_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_PCSCA_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_PCSCA_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 rsv2       	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_err_5 */
	stt_uint32 rx_err_5   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_err_3 */
	stt_uint32 rx_err_3   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_err_2 */
	stt_uint32 rx_err_2   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_err_1 */
	stt_uint32 rx_err_1   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_err_0 */
	stt_uint32 rx_err_0   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_fsm_5 */
	stt_uint32 en_ca_fsm_5	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_fsm_3 */
	stt_uint32 en_ca_fsm_3	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_fsm_2 */
	stt_uint32 en_ca_fsm_2	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_fsm_1 */
	stt_uint32 en_ca_fsm_1	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_fsm_0 */
	stt_uint32 en_ca_fsm_0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_5 */
	stt_uint32 en_ca_5    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_3 */
	stt_uint32 en_ca_3    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_2 */
	stt_uint32 en_ca_2    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_1 */
	stt_uint32 en_ca_1    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* en_comma_aligner_0 */
	stt_uint32 en_ca_0    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_polarity_inv_5 */
	stt_uint32 rx_pol_inv5	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_polarity_inv_3 */
	stt_uint32 rx_pol_inv3	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_polarity_inv_2 */
	stt_uint32 rx_pol_inv2	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_polarity_inv_1 */
	stt_uint32 rx_pol_inv1	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_polarity_inv_0 */
	stt_uint32 rx_pol_inv0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_polarity_inv_5 */
	stt_uint32 tx_pol_inv5	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_polarity_inv_3 */
	stt_uint32 tx_pol_inv3	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_polarity_inv_2 */
	stt_uint32 tx_pol_inv2	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_polarity_inv_1 */
	stt_uint32 tx_pol_inv1	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_polarity_inv_0 */
	stt_uint32 tx_pol_inv0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv */
	stt_uint32 rsv        	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* invert_W_bits */
	stt_uint32 invw       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* invert_L_bits */
	stt_uint32 invl       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_PCSCA_DTE ;


/*****************************************************************************************/
/* rx_fifo_params                                                                        */
/* RX FIFO parameters for:  threshold(when ptr>thr rx_fifo_congesion is asserted)  hyste */
/* resis(  when ptr<hyst rx_fifo_congesion is deasserted).                               */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_R2_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_R2_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_RXFIF_HYST_DEFAULT_VALUE             ( 0x3F )
#define CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_RXFIF_HYST_DEFAULT_VALUE_RESET_VALUE ( 0x3F )
#define CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_R1_DEFAULT_VALUE                     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_R1_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_RXFIF_THR_DEFAULT_VALUE              ( 0x3F )
#define CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_RXFIF_THR_DEFAULT_VALUE_RESET_VALUE  ( 0x3F )


#define CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_OFFSET ( 0x0000004C )

#define CE_NET_IF_CORE_0_GENERAL_RXFIF_PRMS_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_RXFIF_PRMS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_RXFIF_PRMS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_RXFIF_PRMS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_RXFIF_PRMS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_RXFIF_PRMS_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_RXFIF_PRMS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_RXFIF_PRMS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_RXFIF_PRMS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_RXFIF_PRMS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_RXFIF_PRMS_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_RXFIF_PRMS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_RXFIF_PRMS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_RXFIF_PRMS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_RXFIF_PRMS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_RXFIF_PRMS_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_RXFIF_PRMS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_RXFIF_PRMS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_RXFIF_PRMS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_RXFIF_PRMS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_RXFIF_PRMS_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_RXFIF_PRMS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_RXFIF_PRMS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_RXFIF_PRMS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_RXFIF_PRMS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_RXFIF_PRMS_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_RXFIF_PRMS_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_RXFIF_PRMS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_RXFIF_PRMS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_RXFIF_PRMS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_RXFIF_PRMS_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_RXFIF_PRMS_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_RXFIF_PRMS_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_RXFIF_PRMS_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_RXFIF_PRMS_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_RXFIF_PRMS_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* reserved2 */
	stt_uint32 r2        	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_fifo_hyst */
	stt_uint32 rxfif_hyst	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* reserved */
	stt_uint32 r1        	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_fifo_thr */
	stt_uint32 rxfif_thr 	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_RXFIF_PRMS_DTE ;


/*****************************************************************************************/
/* sgmii_srds_cfg                                                                        */
/* Configuration of the sgmii serdes (config faslock inputs to lanes)This register is va */
/* lid in core 0 only                                                                    */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RSV_DEFAULT_VALUE                    ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RSV_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXFIFORST3_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXFIFORST3_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RXFIFORST3_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RXFIFORST3_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXFIFORST2_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXFIFORST2_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RXFIFORST2_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RXFIFORST2_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXFIFORST1_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXFIFORST1_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RXFIFORST1_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RXFIFORST1_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXFIFORST0_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXFIFORST0_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RXFIFORST0_DEFAULT_VALUE             ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RXFIFORST0_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RSV2_DEFAULT_VALUE                   ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_RSV2_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXSYNC_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_TXSYNC_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_FSTLK3_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_FSTLK3_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_FSTLK2_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_FSTLK2_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_FSTLK1_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_FSTLK1_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_FSTLK0_DEFAULT_VALUE                 ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_FSTLK0_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_SGMII_SRDS_OFFSET ( 0x00000050 )

#define CE_NET_IF_CORE_0_GENERAL_SGMII_SRDS_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_SGMII_SRDS_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_SGMII_SRDS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_SGMII_SRDS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_SGMII_SRDS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_SGMII_SRDS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_SGMII_SRDS_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_SGMII_SRDS_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_SGMII_SRDS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_SGMII_SRDS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_SGMII_SRDS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_SGMII_SRDS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_SGMII_SRDS_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_SGMII_SRDS_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_SGMII_SRDS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_SGMII_SRDS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_SGMII_SRDS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_SGMII_SRDS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_SGMII_SRDS_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_SGMII_SRDS_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_SGMII_SRDS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_SGMII_SRDS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_SGMII_SRDS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_SGMII_SRDS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_SGMII_SRDS_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_SGMII_SRDS_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_SGMII_SRDS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_SGMII_SRDS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_SGMII_SRDS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_SGMII_SRDS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_SGMII_SRDS_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_SGMII_SRDS_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_SGMII_SRDS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_SGMII_SRDS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_SGMII_SRDS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_SGMII_SRDS_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_SGMII_SRDS_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_SGMII_SRDS_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_SGMII_SRDS_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_SGMII_SRDS_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_SGMII_SRDS_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 rsv       	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* e3_txfiforst_n */
	stt_uint32 txfiforst3	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* e3_rxfiforst_n */
	stt_uint32 rxfiforst3	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* e2_txfiforst_n */
	stt_uint32 txfiforst2	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* e2_rxfiforst_n */
	stt_uint32 rxfiforst2	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* e1_txfiforst_n */
	stt_uint32 txfiforst1	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* e1_rxfiforst_n */
	stt_uint32 rxfiforst1	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* e0_txfiforst_n */
	stt_uint32 txfiforst0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* e0_rxfiforst_n */
	stt_uint32 rxfiforst0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rsv */
	stt_uint32 rsv2      	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txsync */
	stt_uint32 txsync    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* fastlock_3 */
	stt_uint32 fstlk3    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* fastlock_2 */
	stt_uint32 fstlk2    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* fastlock_1 */
	stt_uint32 fstlk1    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* fastlock_0 */
	stt_uint32 fstlk0    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_SGMII_SRDS_DTE ;


/*****************************************************************************************/
/* debug_bus                                                                             */
/* Sample of debug bus.  This register is valid in core 0 only                           */
/*****************************************************************************************/

#define CE_NET_IF_CORE_GENERAL_DBG_BUS_RSV_DEFAULT_VALUE             ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_DBG_BUS_RSV_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_DBG_BUS_BS_DEFAULT_VALUE              ( 0x0 )
#define CE_NET_IF_CORE_GENERAL_DBG_BUS_BS_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )


#define CE_NET_IF_CORE_GENERAL_DBG_BUS_OFFSET ( 0x0000007C )

#define CE_NET_IF_CORE_0_GENERAL_DBG_BUS_ADDRESS   	( CE_NET_IF_CORE_0_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_DBG_BUS_OFFSET )
#define BL_NET_IF_CORE_0_GENERAL_DBG_BUS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_0_GENERAL_DBG_BUS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_0_GENERAL_DBG_BUS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_0_GENERAL_DBG_BUS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_1_GENERAL_DBG_BUS_ADDRESS   	( CE_NET_IF_CORE_1_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_DBG_BUS_OFFSET )
#define BL_NET_IF_CORE_1_GENERAL_DBG_BUS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_1_GENERAL_DBG_BUS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_1_GENERAL_DBG_BUS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_1_GENERAL_DBG_BUS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_2_GENERAL_DBG_BUS_ADDRESS   	( CE_NET_IF_CORE_2_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_DBG_BUS_OFFSET )
#define BL_NET_IF_CORE_2_GENERAL_DBG_BUS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_2_GENERAL_DBG_BUS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_2_GENERAL_DBG_BUS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_2_GENERAL_DBG_BUS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_3_GENERAL_DBG_BUS_ADDRESS   	( CE_NET_IF_CORE_3_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_DBG_BUS_OFFSET )
#define BL_NET_IF_CORE_3_GENERAL_DBG_BUS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_3_GENERAL_DBG_BUS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_3_GENERAL_DBG_BUS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_3_GENERAL_DBG_BUS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_4_GENERAL_DBG_BUS_ADDRESS   	( CE_NET_IF_CORE_4_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_DBG_BUS_OFFSET )
#define BL_NET_IF_CORE_4_GENERAL_DBG_BUS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_4_GENERAL_DBG_BUS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_4_GENERAL_DBG_BUS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_4_GENERAL_DBG_BUS_ADDRESS ), (v) )

#define CE_NET_IF_CORE_5_GENERAL_DBG_BUS_ADDRESS   	( CE_NET_IF_CORE_5_GENERAL_ADDRESS + CE_NET_IF_CORE_GENERAL_DBG_BUS_OFFSET )
#define BL_NET_IF_CORE_5_GENERAL_DBG_BUS_READ( r ) 	BL_READ_32( ( CE_NET_IF_CORE_5_GENERAL_DBG_BUS_ADDRESS ), (r) )
#define BL_NET_IF_CORE_5_GENERAL_DBG_BUS_WRITE( v )	BL_WRITE_32( ( CE_NET_IF_CORE_5_GENERAL_DBG_BUS_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 NET_IF_CORE_GENERAL_DBG_BUS_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_NET_IF_CORE_GENERAL_DBG_BUS_WRITE( i, v )	BL_WRITE_32( ( NET_IF_CORE_GENERAL_DBG_BUS_ARRAY [ i ] ), (v) )
#define BL_NET_IF_CORE_GENERAL_DBG_BUS_READ( i, v ) 	BL_READ_32( ( NET_IF_CORE_GENERAL_DBG_BUS_ARRAY [ i ] ), (v) )  

typedef struct
{
	/* rsv */
	stt_uint32 rsv	: 11 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* debug_bus */
	stt_uint32 bs 	: 21 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_DBG_BUS_DTE ;


#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

typedef struct
{
	/* MAC_Configuration_#1 */
	NET_IF_CORE_MENTOR_MACCFG1_DTE maccfg1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MAC_Configuration_#2 */
	NET_IF_CORE_MENTOR_MACCFG2_DTE maccfg2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* IPG/IFG_configuration */
	NET_IF_CORE_MENTOR_IPG_IFG_DTE ipg_ifg __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Half-Duplex */
	NET_IF_CORE_MENTOR_HALF_DPLX_DTE half_dplx __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Maximum_Frame_Length */
	NET_IF_CORE_MENTOR_MAX_FRM_LEN_DTE max_frm_len __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 8 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Test_Register */
	NET_IF_CORE_MENTOR_TEST_REG_DTE test_reg __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MII_Mgmt_Configuration */
	NET_IF_CORE_MENTOR_MII_MGMT_DTE mii_mgmt __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MII_Mgmt_Command */
	NET_IF_CORE_MENTOR_MII_MGMT_CMD_DTE mii_mgmt_cmd __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MII_Mgmt_Address */
	NET_IF_CORE_MENTOR_MII_MGMT_ADDR_DTE mii_mgmt_addr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MII_Mgmt_Control */
	NET_IF_CORE_MENTOR_MII_MGMT_CTRL_DTE mii_mgmt_ctrl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MII_Mgmt_Status */
	NET_IF_CORE_MENTOR_MII_MGMT_STAT_DTE mii_mgmt_stat __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MII_Mgmt_Indicators */
	NET_IF_CORE_MENTOR_MII_MGMT_IND_DTE mii_mgmt_ind __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interface_Control */
	NET_IF_CORE_MENTOR_IFC_CONTROL_DTE ifc_control __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interface_Status */
	NET_IF_CORE_MENTOR_IFC_STAT_DTE ifc_stat __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Station_Address_1-4 */
	NET_IF_CORE_MENTOR_STATION_ADDR_1_TO_4_DTE station_addr_1_to_4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Station_Address_5-6 */
	NET_IF_CORE_MENTOR_STATION_ADDR_5_TO_6_DTE station_addr_5_to_6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_Configuration_Register_0 */
	NET_IF_CORE_MENTOR_FIFO_REG_0_DTE fifo_reg_0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_Configuration_Register_1 */
	NET_IF_CORE_MENTOR_FIFO_REG_1_DTE fifo_reg_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_Configuration_Register_2 */
	NET_IF_CORE_MENTOR_FIFO_REG_2_DTE fifo_reg_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_Configuration_Register_3 */
	NET_IF_CORE_MENTOR_FIFO_REG_3_DTE fifo_reg_3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_Configuration_Register_4 */
	NET_IF_CORE_MENTOR_FIFO_REG_4_DTE fifo_reg_4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_Configuration_Register_5 */
	NET_IF_CORE_MENTOR_FIFO_REG_5_DTE fifo_reg_5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_FIFO_RAM_Access_Register_0 */
	NET_IF_CORE_MENTOR_FIFO_RAM_0_DTE fifo_ram_0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_FIFO_RAM_Access_Register_1 */
	NET_IF_CORE_MENTOR_FIFO_RAM_1_DTE fifo_ram_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_FIFO_RAM_Access_Register_2 */
	NET_IF_CORE_MENTOR_FIFO_RAM_2_DTE fifo_ram_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_FIFO_RAM_Access_Register_3 */
	NET_IF_CORE_MENTOR_FIFO_RAM_3_DTE fifo_ram_3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_FIFO_RAM_Access_Register_4 */
	NET_IF_CORE_MENTOR_FIFO_RAM_4_DTE fifo_ram_4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_FIFO_RAM_Access_Register_5 */
	NET_IF_CORE_MENTOR_FIFO_RAM_5_DTE fifo_ram_5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_FIFO_RAM_Access_Register_6 */
	NET_IF_CORE_MENTOR_FIFO_RAM_6_DTE fifo_ram_6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* A-MCXFIF_FIFO_RAM_Access_Register_7 */
	NET_IF_CORE_MENTOR_FIFO_RAM_7_DTE fifo_ram_7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* R64 */
	NET_IF_CORE_MENTOR_R64_DTE r64 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* R127 */
	NET_IF_CORE_MENTOR_R127_DTE r127 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* R255 */
	NET_IF_CORE_MENTOR_R255_DTE r255 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* R511 */
	NET_IF_CORE_MENTOR_R511_DTE r511 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* R1K */
	NET_IF_CORE_MENTOR_R1K_DTE r1k __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* R1P5K */
	NET_IF_CORE_MENTOR_R1P5K_DTE r1p5k __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RMTU */
	NET_IF_CORE_MENTOR_RMTU_DTE rmtu __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RBYT */
	NET_IF_CORE_MENTOR_RBYT_DTE rbyt __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RPKT */
	NET_IF_CORE_MENTOR_RPKT_DTE rpkt __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RFCS */
	NET_IF_CORE_MENTOR_RFCS_DTE rfcs __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RMCA */
	NET_IF_CORE_MENTOR_RMCA_DTE rmca __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RBCA */
	NET_IF_CORE_MENTOR_RBCA_DTE rbca __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RXCF */
	NET_IF_CORE_MENTOR_RXCF_DTE rxcf __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RXPF */
	NET_IF_CORE_MENTOR_RXPF_DTE rxpf __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RXUO */
	NET_IF_CORE_MENTOR_RXUO_DTE rxuo __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RALN */
	NET_IF_CORE_MENTOR_RALN_DTE raln __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RFLR */
	NET_IF_CORE_MENTOR_RFLR_DTE rflr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RCDE */
	NET_IF_CORE_MENTOR_RCDE_DTE rcde __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RCSE */
	NET_IF_CORE_MENTOR_RCSE_DTE rcse __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RUND */
	NET_IF_CORE_MENTOR_RUND_DTE rund __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ROVR */
	NET_IF_CORE_MENTOR_ROVR_DTE rovr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RFRG */
	NET_IF_CORE_MENTOR_RFRG_DTE rfrg __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RJBR */
	NET_IF_CORE_MENTOR_RJBR_DTE rjbr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved2 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TBYT */
	NET_IF_CORE_MENTOR_TBYT_DTE tbyt __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TPKT */
	NET_IF_CORE_MENTOR_TPKT_DTE tpkt __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TMCA */
	NET_IF_CORE_MENTOR_TMCA_DTE tmca __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TBCA */
	NET_IF_CORE_MENTOR_TBCA_DTE tbca __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TXPF */
	NET_IF_CORE_MENTOR_TXPF_DTE txpf __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TDFR */
	NET_IF_CORE_MENTOR_TDFR_DTE tdfr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TEDF */
	NET_IF_CORE_MENTOR_TEDF_DTE tedf __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TSCL */
	NET_IF_CORE_MENTOR_TSCL_DTE tscl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TMCL */
	NET_IF_CORE_MENTOR_TMCL_DTE tmcl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TLCL */
	NET_IF_CORE_MENTOR_TLCL_DTE tlcl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TXCL */
	NET_IF_CORE_MENTOR_TXCL_DTE txcl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TNCL */
	NET_IF_CORE_MENTOR_TNCL_DTE tncl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved3 [ 8 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TJBR */
	NET_IF_CORE_MENTOR_TJBR_DTE tjbr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TFCS */
	NET_IF_CORE_MENTOR_TFCS_DTE tfcs __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TXCF */
	NET_IF_CORE_MENTOR_TXCF_DTE txcf __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TOVR */
	NET_IF_CORE_MENTOR_TOVR_DTE tovr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TUND */
	NET_IF_CORE_MENTOR_TUND_DTE tund __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TFRG */
	NET_IF_CORE_MENTOR_TFRG_DTE tfrg __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CAR1 */
	NET_IF_CORE_MENTOR_CAR1_DTE car1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CAR2 */
	NET_IF_CORE_MENTOR_CAR2_DTE car2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CAM1 */
	NET_IF_CORE_MENTOR_CAM1_DTE cam1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CAM2 */
	NET_IF_CORE_MENTOR_CAM2_DTE cam2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* T64 */
	NET_IF_CORE_MENTOR_T64_DTE t64 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* T127 */
	NET_IF_CORE_MENTOR_T127_DTE t127 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* T255 */
	NET_IF_CORE_MENTOR_T255_DTE t255 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* T511 */
	NET_IF_CORE_MENTOR_T511_DTE t511 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* T1K */
	NET_IF_CORE_MENTOR_T1K_DTE t1k __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* T1P5K */
	NET_IF_CORE_MENTOR_T1P5K_DTE t1p5k __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TMTU */
	NET_IF_CORE_MENTOR_TMTU_DTE tmtu __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ROFC */
	NET_IF_CORE_MENTOR_ROFC_DTE rofc __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TURC */
	NET_IF_CORE_MENTOR_TURC_DTE turc __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TERC */
	NET_IF_CORE_MENTOR_TERC_DTE terc __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_MENTOR_DTE ;

#endif  /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

typedef struct
{
	/* Ethernet_general_register_0 */
	NET_IF_CORE_GENERAL_ETH_GR_0_DTE eth_gr_0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_general_register_1 */
	NET_IF_CORE_GENERAL_ETH_GR_1_DTE eth_gr_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_general_register_2 */
	NET_IF_CORE_GENERAL_ETH_GR_2_DTE eth_gr_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_general_debug_register */
	NET_IF_CORE_GENERAL_ETH_GR_DBG_DTE eth_gr_dbg __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_interrupts1_enable_register */
	NET_IF_CORE_GENERAL_ETH_GR_INT1_EN_DTE eth_gr_int1_en __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_interrupts1_test_register */
	NET_IF_CORE_GENERAL_ETH_GR_INT1_TEST_DTE eth_gr_int1_test __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_interrupts1_clear_register */
	NET_IF_CORE_GENERAL_ETH_GR_INT1_CLR_DTE eth_gr_int1_clr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_interrupts1_status_register */
	NET_IF_CORE_GENERAL_ETH_GR_INT1_STAT_DTE eth_gr_int1_stat __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_interrupts2_enable_register */
	NET_IF_CORE_GENERAL_ETH_GR_INT2_EN_DTE eth_gr_int2_en __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_interrupts2_test_register */
	NET_IF_CORE_GENERAL_ETH_GR_INT2_TEST_DTE eth_gr_int2_test __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_interrupts2_clear_register */
	NET_IF_CORE_GENERAL_ETH_GR_INT2_CLR_DTE eth_gr_int2_clr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_interrupts2_status_register */
	NET_IF_CORE_GENERAL_ETH_GR_INT2_STAT_DTE eth_gr_int2_stat __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* periodic_xoff_control_register */
	NET_IF_CORE_GENERAL_XOFF_CTRL_DTE xoff_ctrl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MDC_clock_divider_value */
	NET_IF_CORE_GENERAL_MDC_DIV_VAL_DTE mdc_div_val __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MTU_counters */
	NET_IF_CORE_GENERAL_MAX_CNT_VAL_DTE max_cnt_val __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* general_purpose_register1 */
	NET_IF_CORE_GENERAL_GEN_PRPS1_DTE gen_prps1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* general_purpose_register2 */
	NET_IF_CORE_GENERAL_GEN_PRPS2_DTE gen_prps2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tbi_config */
	NET_IF_CORE_GENERAL_TBI_CFG_DTE tbi_cfg __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pcs_ca_cfg */
	NET_IF_CORE_GENERAL_PCSCA_DTE pcsca __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_fifo_params */
	NET_IF_CORE_GENERAL_RXFIF_PRMS_DTE rxfif_prms __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_srds_cfg */
	NET_IF_CORE_GENERAL_SGMII_SRDS_DTE sgmii_srds __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 40 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* debug_bus */
	NET_IF_CORE_GENERAL_DBG_BUS_DTE dbg_bus __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_GENERAL_DTE ;

#endif  /* __MIPS */

typedef struct
{
#ifdef __MIPS_C  /* only MIPS_C */

	/* mentor function */
	NET_IF_CORE_MENTOR_DTE mentor __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */

	/* Reserved */
	stt_uint8 reserved0 [ 172 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#ifdef __MIPS_C  /* only MIPS_C */

	/* general function */
	NET_IF_CORE_GENERAL_DTE general __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */
}
 __PACKING_ATTRIBUTE_STRUCT_END__
NET_IF_CORE_DTE ;

#define CE_NET_IF_CORE_NUMBER ( 6 )
typedef struct
{
	/* CORE */
	NET_IF_CORE_DTE core [ CE_NET_IF_CORE_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__ 
NET_IF_DTE ;
#endif /* NET_IF_H_INCLUDED */

