
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_14464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7e0000; valaddr_reg:x3; val_offset:43392*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43392*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7f0000; valaddr_reg:x3; val_offset:43395*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43395*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7f8000; valaddr_reg:x3; val_offset:43398*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43398*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7fc000; valaddr_reg:x3; val_offset:43401*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43401*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7fe000; valaddr_reg:x3; val_offset:43404*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43404*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7ff000; valaddr_reg:x3; val_offset:43407*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43407*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7ff800; valaddr_reg:x3; val_offset:43410*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43410*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7ffc00; valaddr_reg:x3; val_offset:43413*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43413*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7ffe00; valaddr_reg:x3; val_offset:43416*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43416*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7fff00; valaddr_reg:x3; val_offset:43419*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43419*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7fff80; valaddr_reg:x3; val_offset:43422*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43422*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7fffc0; valaddr_reg:x3; val_offset:43425*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43425*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7fffe0; valaddr_reg:x3; val_offset:43428*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43428*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7ffff0; valaddr_reg:x3; val_offset:43431*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43431*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7ffff8; valaddr_reg:x3; val_offset:43434*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43434*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7ffffc; valaddr_reg:x3; val_offset:43437*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43437*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7ffffe; valaddr_reg:x3; val_offset:43440*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43440*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xde and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xef7fffff; valaddr_reg:x3; val_offset:43443*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43443*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff000001; valaddr_reg:x3; val_offset:43446*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43446*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff000003; valaddr_reg:x3; val_offset:43449*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43449*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff000007; valaddr_reg:x3; val_offset:43452*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43452*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff199999; valaddr_reg:x3; val_offset:43455*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43455*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff249249; valaddr_reg:x3; val_offset:43458*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43458*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff333333; valaddr_reg:x3; val_offset:43461*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43461*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:43464*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43464*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:43467*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43467*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff444444; valaddr_reg:x3; val_offset:43470*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43470*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:43473*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43473*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:43476*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43476*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff666666; valaddr_reg:x3; val_offset:43479*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43479*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:43482*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43482*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:43485*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43485*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:43488*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43488*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x197da5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x557c2f and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e997da5; op2val:0xc0557c2f;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:43491*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43491*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000000; valaddr_reg:x3; val_offset:43494*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43494*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000001; valaddr_reg:x3; val_offset:43497*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43497*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000003; valaddr_reg:x3; val_offset:43500*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43500*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000007; valaddr_reg:x3; val_offset:43503*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43503*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00000f; valaddr_reg:x3; val_offset:43506*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43506*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00001f; valaddr_reg:x3; val_offset:43509*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43509*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00003f; valaddr_reg:x3; val_offset:43512*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43512*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00007f; valaddr_reg:x3; val_offset:43515*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43515*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0000ff; valaddr_reg:x3; val_offset:43518*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43518*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0001ff; valaddr_reg:x3; val_offset:43521*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43521*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0003ff; valaddr_reg:x3; val_offset:43524*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43524*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0007ff; valaddr_reg:x3; val_offset:43527*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43527*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000fff; valaddr_reg:x3; val_offset:43530*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43530*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe001fff; valaddr_reg:x3; val_offset:43533*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43533*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe003fff; valaddr_reg:x3; val_offset:43536*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43536*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe007fff; valaddr_reg:x3; val_offset:43539*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43539*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00ffff; valaddr_reg:x3; val_offset:43542*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43542*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe01ffff; valaddr_reg:x3; val_offset:43545*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43545*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe03ffff; valaddr_reg:x3; val_offset:43548*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43548*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe07ffff; valaddr_reg:x3; val_offset:43551*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43551*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0fffff; valaddr_reg:x3; val_offset:43554*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43554*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe1fffff; valaddr_reg:x3; val_offset:43557*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43557*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe3fffff; valaddr_reg:x3; val_offset:43560*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43560*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe400000; valaddr_reg:x3; val_offset:43563*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43563*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe600000; valaddr_reg:x3; val_offset:43566*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43566*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe700000; valaddr_reg:x3; val_offset:43569*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43569*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe780000; valaddr_reg:x3; val_offset:43572*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43572*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7c0000; valaddr_reg:x3; val_offset:43575*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43575*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7e0000; valaddr_reg:x3; val_offset:43578*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43578*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7f0000; valaddr_reg:x3; val_offset:43581*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43581*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7f8000; valaddr_reg:x3; val_offset:43584*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43584*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fc000; valaddr_reg:x3; val_offset:43587*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43587*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fe000; valaddr_reg:x3; val_offset:43590*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43590*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ff000; valaddr_reg:x3; val_offset:43593*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43593*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ff800; valaddr_reg:x3; val_offset:43596*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43596*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffc00; valaddr_reg:x3; val_offset:43599*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43599*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffe00; valaddr_reg:x3; val_offset:43602*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43602*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fff00; valaddr_reg:x3; val_offset:43605*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43605*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fff80; valaddr_reg:x3; val_offset:43608*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43608*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fffc0; valaddr_reg:x3; val_offset:43611*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43611*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fffe0; valaddr_reg:x3; val_offset:43614*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43614*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffff0; valaddr_reg:x3; val_offset:43617*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43617*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffff8; valaddr_reg:x3; val_offset:43620*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43620*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffffc; valaddr_reg:x3; val_offset:43623*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43623*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffffe; valaddr_reg:x3; val_offset:43626*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43626*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fffff; valaddr_reg:x3; val_offset:43629*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43629*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff000001; valaddr_reg:x3; val_offset:43632*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43632*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff000003; valaddr_reg:x3; val_offset:43635*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43635*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff000007; valaddr_reg:x3; val_offset:43638*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43638*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff199999; valaddr_reg:x3; val_offset:43641*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43641*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff249249; valaddr_reg:x3; val_offset:43644*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43644*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff333333; valaddr_reg:x3; val_offset:43647*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43647*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:43650*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43650*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:43653*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43653*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff444444; valaddr_reg:x3; val_offset:43656*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43656*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:43659*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43659*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:43662*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43662*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff666666; valaddr_reg:x3; val_offset:43665*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43665*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:43668*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43668*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:43671*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43671*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:43674*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43674*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:43677*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43677*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:43680*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43680*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:43683*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43683*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:43686*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43686*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:43689*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43689*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:43692*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43692*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:43695*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43695*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:43698*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43698*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:43701*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43701*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:43704*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43704*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:43707*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43707*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:43710*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43710*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:43713*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43713*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:43716*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43716*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:43719*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43719*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:43722*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43722*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:43725*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43725*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x85800000; valaddr_reg:x3; val_offset:43728*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43728*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x85800001; valaddr_reg:x3; val_offset:43731*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43731*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x85800003; valaddr_reg:x3; val_offset:43734*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43734*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x85800007; valaddr_reg:x3; val_offset:43737*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43737*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x8580000f; valaddr_reg:x3; val_offset:43740*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43740*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x8580001f; valaddr_reg:x3; val_offset:43743*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43743*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x8580003f; valaddr_reg:x3; val_offset:43746*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43746*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x8580007f; valaddr_reg:x3; val_offset:43749*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43749*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x858000ff; valaddr_reg:x3; val_offset:43752*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43752*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x858001ff; valaddr_reg:x3; val_offset:43755*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43755*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x858003ff; valaddr_reg:x3; val_offset:43758*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43758*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x858007ff; valaddr_reg:x3; val_offset:43761*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43761*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x85800fff; valaddr_reg:x3; val_offset:43764*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43764*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x85801fff; valaddr_reg:x3; val_offset:43767*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43767*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x85803fff; valaddr_reg:x3; val_offset:43770*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43770*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a47f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9a47f4; op2val:0x80000000;
op3val:0x85807fff; valaddr_reg:x3; val_offset:43773*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43773*0 + 3*113*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018012160,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018077696,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018110464,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018126848,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018135040,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018139136,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018141184,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018142208,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018142720,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018142976,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018143104,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018143168,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018143200,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018143216,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018143224,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018143228,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018143230,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4018143231,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2123988389,32,FLEN)
NAN_BOXED(3226827823,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261412864,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261412865,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261412867,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261412871,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261412879,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261412895,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261412927,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261412991,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261413119,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261413375,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261413887,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261414911,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261416959,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261421055,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261429247,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261445631,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261478399,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261543935,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261675007,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4261937151,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4262461439,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4263510015,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4265607167,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4265607168,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4267704320,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4268752896,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269277184,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269539328,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269670400,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269735936,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269768704,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269785088,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269793280,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269797376,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269799424,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269800448,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269800960,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269801216,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269801344,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269801408,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269801440,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269801456,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269801464,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269801468,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269801470,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4269801471,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2124014570,32,FLEN)
NAN_BOXED(3226791502,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758336,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758337,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758339,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758343,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758351,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758367,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758399,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758463,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758591,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758847,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239759359,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239760383,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239762431,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239766527,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239774719,32,FLEN)
NAN_BOXED(2124040180,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239791103,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
