$date
	Sun Aug 27 14:01:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module usr $end
$var wire 1 ! clk $end
$var wire 2 " enable [1:0] $end
$var wire 8 # parallel_in [7:0] $end
$var wire 1 $ serial_in $end
$var reg 8 % data [7:0] $end
$var reg 8 & next [7:0] $end
$var reg 1 ' serial_out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
bz &
bx %
z$
bz #
b11 "
0!
$end
#1000
bz %
1!
#2000
b10101000 &
0!
b10101000 #
#3000
b10101000 %
1!
#4000
b0 &
0!
b0 #
#5000
b0 %
1!
#6001
b11111111 &
b11111111 #
0!
#7001
b11111111 %
1!
#8001
0!
b0 "
#9001
1!
b10 #
#10001
0!
#11001
1!
#12001
0!
#13002
b0 &
b0 #
b11 "
#14002
b0 %
1!
#15002
0!
#16002
1!
#17002
0'
b10000000 &
0!
1$
b1 "
#18002
b11000000 &
b10000000 %
1!
#19002
0!
#20002
b11100000 &
b11000000 %
1!
#21002
0!
#22002
b11110000 &
b11100000 %
1!
#23002
0!
#24002
b11111000 &
b11110000 %
1!
#25002
0!
#26002
b11111100 &
b11111000 %
1!
#27002
0!
#28002
b11111110 &
b11111100 %
1!
#29002
0!
#30002
b11111111 &
b11111110 %
1!
#31002
0!
#32002
1'
b11111111 %
1!
#33003
b11111111 #
b11 "
0!
#34003
1!
#35003
0!
#36003
1!
#37003
b11111110 &
0!
b10 "
#38003
b11111100 &
b11111110 %
1!
#39003
0!
#40003
b11111000 &
b11111100 %
1!
#41003
0!
#42003
b11110000 &
b11111000 %
1!
#43003
0!
#44003
b11100000 &
b11110000 %
1!
#45003
0!
#46003
b11000000 &
b11100000 %
1!
#47003
0!
#48003
b10000000 &
b11000000 %
1!
#49003
0!
#50003
b0 &
b10000000 %
1!
#51003
0!
#52003
b0 %
1!
#53004
