regmap	,	V_5
snd_pcm_hw_params	,	V_35
bitcnt	,	V_41
of_match_device	,	F_34
TEGRA30_I2S_CTRL_FRAME_FORMAT_FSYNC	,	V_24
TEGRA30_I2S_TX_STEP	,	V_90
"Error: No device match found\n"	,	L_3
tegra30_i2s_probe	,	F_28
dev	,	V_2
err_unroute_tx_fifo	,	V_136
TEGRA30_I2S_CTRL_LRCK_MASK	,	V_21
"Could not register PCM: %d\n"	,	L_11
addr_width	,	V_128
ARRAY_SIZE	,	F_37
pm_runtime_put	,	F_12
tegra30_i2s_of_match	,	V_115
SNDRV_PCM_FORMAT_S16_LE	,	V_45
capture_dma_data	,	V_85
TEGRA30_I2S_LCOEF_2_4_2	,	V_103
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_129
TEGRA30_I2S_LCOEF_2_4_0	,	V_101
TEGRA30_I2S_LCOEF_2_4_1	,	V_102
tegra30_ahub_disable_rx_fifo	,	F_26
of_node	,	V_121
GFP_KERNEL	,	V_112
device	,	V_1
err_free_tx_fifo	,	V_134
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_80
tegra30_ahub_free_tx_fifo	,	F_54
maxburst	,	V_130
SND_SOC_DAIFMT_FORMAT_MASK	,	V_22
"Can't set I2S clock rate: %d\n"	,	L_2
tegra30_i2s_stop_capture	,	F_25
tegra30_i2s_hw_params	,	F_13
TEGRA30_I2S_CTRL_BIT_SIZE_MASK	,	V_44
tegra30_i2s_wr_rd_reg	,	F_29
SNDRV_PCM_TRIGGER_START	,	V_79
SNDRV_PCM_TRIGGER_STOP	,	V_82
playback_i2s_cif	,	V_122
sample_size	,	V_38
capture_dma_chan	,	V_135
tegra30_ahub_allocate_rx_fifo	,	F_48
tegra30_ahub_enable_rx_fifo	,	F_24
substream	,	V_34
SND_SOC_DAIFMT_MASTER_MASK	,	V_17
tegra30_ahub_unset_rx_cif_source	,	F_52
SND_SOC_DAIFMT_INV_MASK	,	V_13
replicate	,	V_59
TEGRA30_I2S_FLOW_TOTAL	,	V_92
devm_ioremap_resource	,	F_42
playback_dma_chan	,	V_131
TEGRA30_I2S_CTRL_MASTER_ENABLE	,	V_16
TEGRA30_I2S_TIMING	,	V_50
regs	,	V_111
pm_runtime_get_sync	,	F_10
tegra30_i2s_dai_template	,	V_119
regmap_update_bits	,	F_11
capture_i2s_cif	,	V_123
platform_device	,	V_104
SND_SOC_DAIFMT_NB_NF	,	V_14
TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_SHIFT	,	V_48
TEGRA30_I2S_CTRL	,	V_32
__iomem	,	T_2
fmt	,	V_10
tegra30_i2s_component	,	V_138
tegra30_ahub_enable_tx_fifo	,	F_20
"Can't retrieve i2s clock\n"	,	L_5
"Could not register DAI: %d\n"	,	L_10
SND_SOC_DAIFMT_LEFT_J	,	V_31
reg	,	V_37
mono_conv	,	V_61
TEGRA30_I2S_LCOEF_1_4_0	,	V_95
tegra30_i2s_volatile_reg	,	F_30
ret	,	V_7
err_unroute_rx_fifo	,	V_139
audio_channels	,	V_52
TEGRA30_I2S_FLOW_OVER	,	V_93
"regmap init failed\n"	,	L_6
TEGRA30_I2S_LCOEF_1_4_1	,	V_96
TEGRA30_I2S_FLOW_STATUS	,	V_91
TEGRA30_I2S_LCOEF_1_4_2	,	V_97
TEGRA30_I2S_LCOEF_1_4_3	,	V_98
i2s	,	V_4
TEGRA30_I2S_LCOEF_1_4_4	,	V_99
TEGRA30_I2S_LCOEF_1_4_5	,	V_100
SND_SOC_DAIFMT_CBS_CFS	,	V_18
TEGRA30_I2S_CTRL_XFER_EN_TX	,	V_75
SNDRV_PCM_STREAM_PLAYBACK	,	V_63
params_format	,	F_15
name	,	V_120
cif_conf	,	V_43
platform_get_resource	,	F_41
dma_config	,	V_140
params_channels	,	F_14
dev_set_drvdata	,	F_33
tegra30_i2s_soc_data	,	V_117
SND_SOC_DAIFMT_RIGHT_J	,	V_30
err_clk_put	,	V_125
"Could not alloc TX FIFO: %d\n"	,	L_7
dev_err	,	F_7
devm_regmap_init_mmio	,	F_43
of_property_read_u32_array	,	F_36
regmap_write	,	F_18
of_device_id	,	V_106
mask	,	V_11
TEGRA30_AUDIOCIF_BITS_16	,	V_55
tegra30_i2s_resume	,	F_62
clk_disable_unprepare	,	F_4
TEGRA30_I2S_FLOW_UNDER	,	V_94
err_suspend	,	V_133
snd_pcm_substream	,	V_33
ENOMEM	,	V_113
dev_get_drvdata	,	F_2
TEGRA30_I2S_CH_CTRL	,	V_87
tegra30_ahub_allocate_tx_fifo	,	F_46
tegra30_i2s_platform_remove	,	F_58
tegra30_i2s_regmap_config	,	V_126
SND_SOC_DAIFMT_I2S	,	V_28
TEGRA30_I2S_SLOT_CTRL	,	V_88
truncate	,	V_60
tegra30_i2s_set_fmt	,	F_8
clk_put	,	F_57
val	,	V_12
playback_fifo_cif	,	V_74
TEGRA30_I2S_OFFSET	,	V_73
tegra30_i2s_suspend	,	F_60
set_audio_cif	,	V_70
params	,	V_36
SNDRV_PCM_TRIGGER_RESUME	,	V_81
soc_data	,	V_69
tegra30_ahub_free_rx_fifo	,	F_53
TEGRA30_I2S_CTRL_LRCK_R_LOW	,	V_27
cmd	,	V_78
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_83
ENODEV	,	V_116
regcache_cache_only	,	F_3
cif_ids	,	V_108
pm_runtime_status_suspended	,	F_55
pm_runtime_enabled	,	F_45
client_channels	,	V_53
stream	,	V_62
snd_soc_unregister_component	,	F_51
pm_runtime_disable	,	F_56
srate	,	V_39
clk_prepare_enable	,	F_6
tegra30_i2s_trigger	,	F_27
err	,	V_114
client_bits	,	V_56
err_free_rx_fifo	,	V_137
clk_i2s	,	V_6
SND_SOC_DAIFMT_CBM_CFM	,	V_19
tegra30_ahub_set_rx_cif_source	,	F_47
EINVAL	,	V_15
capture_fifo_cif	,	V_76
tegra30_i2s_platform_probe	,	F_31
tegra_pcm_platform_unregister	,	F_59
TEGRA30_I2S_CTRL_FRAME_FORMAT_LRCK	,	V_29
TEGRA30_I2S_CTRL_XFER_EN_RX	,	V_77
TEGRA30_AUDIOCIF_DIRECTION_TX	,	V_67
tegra30_i2s_runtime_resume	,	F_5
tegra_pcm_platform_register_with_chan_names	,	F_50
tegra30_ahub_disable_tx_fifo	,	F_22
data	,	V_118
err_pm_disable	,	V_127
threshold	,	V_51
playback_dma_data	,	V_86
dai	,	V_9
pdev	,	V_105
i2sclock	,	V_40
u32	,	T_1
tegra30_i2s_stop_playback	,	F_21
regcache_mark_dirty	,	F_61
"clk_enable failed: %d\n"	,	L_1
params_rate	,	F_16
TEGRA30_I2S_CIF_TX_CTRL	,	V_68
TEGRA30_I2S_CTRL_LRCK_L_LOW	,	V_25
audio_bits	,	V_54
resource	,	V_109
snd_soc_register_component	,	F_49
PTR_ERR	,	F_40
expand	,	V_57
tegra30_i2s	,	V_3
TEGRA30_AUDIOCIF_DIRECTION_RX	,	V_65
clk_set_rate	,	F_17
devm_kzalloc	,	F_32
TEGRA30_I2S_CTRL_BIT_SIZE_16	,	V_46
"Could not alloc RX FIFO: %d\n"	,	L_9
TEGRA30_I2S_TIMING_NON_SYM_ENABLE	,	V_49
tegra30_i2s_start_playback	,	F_19
TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_MASK_US	,	V_47
err_unregister_component	,	V_141
tegra30_ahub_cif_conf	,	V_42
tegra30_i2s_runtime_suspend	,	F_1
TEGRA30_I2S_CIF_RX_CTRL	,	V_66
mem	,	V_110
TEGRA30_I2S_FLOWCTL	,	V_89
IORESOURCE_MEM	,	V_124
addr	,	V_132
clk_get	,	F_38
direction	,	V_64
pm_runtime_enable	,	F_44
"nvidia,ahub-cif-ids"	,	L_4
dev_name	,	F_35
regcache_sync	,	F_63
"Could not route TX FIFO: %d\n"	,	L_8
TEGRA30_I2S_OFFSET_RX_DATA_OFFSET_SHIFT	,	V_71
match	,	V_107
stereo_conv	,	V_58
TEGRA30_I2S_OFFSET_TX_DATA_OFFSET_SHIFT	,	V_72
snd_soc_dai_get_drvdata	,	F_9
snd_soc_dai	,	V_8
TEGRA30_I2S_CTRL_FRAME_FORMAT_MASK	,	V_20
SND_SOC_DAIFMT_DSP_A	,	V_23
SND_SOC_DAIFMT_DSP_B	,	V_26
tegra30_i2s_start_capture	,	F_23
SNDRV_PCM_TRIGGER_SUSPEND	,	V_84
IS_ERR	,	F_39
