Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 13 18:08:46 2025
| Host         : DESKTOP-9K3T8HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     69.577        0.000                      0                 2447        0.151        0.000                      0                 2447       48.750        0.000                       0                   840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              69.577        0.000                      0                 2447        0.151        0.000                      0                 2447       48.750        0.000                       0                   840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       69.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.577ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_color_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        30.316ns  (logic 9.394ns (30.987%)  route 20.922ns (69.013%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.470 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.535    32.005    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X42Y76         LUT6 (Prop_lut6_I3_O)        0.307    32.312 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6/O
                         net (fo=1, routed)           0.483    32.795    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6_n_0
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.116    32.911 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.492    33.403    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.328    33.731 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.716    35.447    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X38Y83         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.428   104.832    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X38Y83         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[19]/C
                         clock pessimism              0.258   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X38Y83         FDRE (Setup_fdre_C_D)       -0.031   105.024    game_data_path/game_regfile/D_bullet_color_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.024    
                         arrival time                         -35.447    
  -------------------------------------------------------------------
                         slack                                 69.577    

Slack (MET) :             69.791ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        30.110ns  (logic 9.014ns (29.937%)  route 21.096ns (70.063%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    30.057 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           1.478    31.535    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[1]
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.306    31.841 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_5/O
                         net (fo=1, routed)           0.680    32.521    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_5_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.150    32.671 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_2/O
                         net (fo=1, routed)           0.452    33.123    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_2_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.328    33.451 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_1/O
                         net (fo=16, routed)          1.790    35.241    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[17]
    SLICE_X46Y85         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.433   104.837    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y85         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[17]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)       -0.028   105.032    game_data_path/game_regfile/D_check_boundary_q_reg[17]
  -------------------------------------------------------------------
                         required time                        105.032    
                         arrival time                         -35.241    
  -------------------------------------------------------------------
                         slack                                 69.791    

Slack (MET) :             69.885ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.963ns  (logic 9.394ns (31.352%)  route 20.569ns (68.648%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.470 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.535    32.005    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X42Y76         LUT6 (Prop_lut6_I3_O)        0.307    32.312 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6/O
                         net (fo=1, routed)           0.483    32.795    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6_n_0
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.116    32.911 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.492    33.403    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.328    33.731 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.363    35.094    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X49Y82         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.433   104.837    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)       -0.081   104.979    game_data_path/game_regfile/D_enemy_C_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                         -35.094    
  -------------------------------------------------------------------
                         slack                                 69.885    

Slack (MET) :             69.943ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_A_data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.906ns  (logic 9.394ns (31.412%)  route 20.512ns (68.588%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.470 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.535    32.005    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X42Y76         LUT6 (Prop_lut6_I3_O)        0.307    32.312 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6/O
                         net (fo=1, routed)           0.483    32.795    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6_n_0
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.116    32.911 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.492    33.403    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.328    33.731 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.306    35.037    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X48Y83         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.434   104.838    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[19]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X48Y83         FDRE (Setup_fdre_C_D)       -0.081   104.980    game_data_path/game_regfile/D_enemy_A_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.980    
                         arrival time                         -35.037    
  -------------------------------------------------------------------
                         slack                                 69.943    

Slack (MET) :             69.970ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.875ns  (logic 9.394ns (31.444%)  route 20.481ns (68.556%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.470 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.535    32.005    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X42Y76         LUT6 (Prop_lut6_I3_O)        0.307    32.312 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6/O
                         net (fo=1, routed)           0.483    32.795    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6_n_0
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.116    32.911 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.492    33.403    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.328    33.731 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.276    35.006    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X47Y83         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.431   104.835    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[19]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.081   104.977    game_data_path/game_regfile/D_check_boundary_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.977    
                         arrival time                         -35.006    
  -------------------------------------------------------------------
                         slack                                 69.970    

Slack (MET) :             69.984ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_encode_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.880ns  (logic 9.394ns (31.439%)  route 20.486ns (68.561%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.470 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.535    32.005    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X42Y76         LUT6 (Prop_lut6_I3_O)        0.307    32.312 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6/O
                         net (fo=1, routed)           0.483    32.795    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6_n_0
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.116    32.911 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.492    33.403    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.328    33.731 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.280    35.011    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X48Y84         FDRE                                         r  game_data_path/game_regfile/D_bullet_encode_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.435   104.839    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  game_data_path/game_regfile/D_bullet_encode_q_reg[19]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)       -0.067   104.995    game_data_path/game_regfile/D_bullet_encode_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.995    
                         arrival time                         -35.011    
  -------------------------------------------------------------------
                         slack                                 69.984    

Slack (MET) :             69.984ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_B_active_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.875ns  (logic 9.394ns (31.445%)  route 20.481ns (68.555%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.470 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.535    32.005    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X42Y76         LUT6 (Prop_lut6_I3_O)        0.307    32.312 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6/O
                         net (fo=1, routed)           0.483    32.795    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6_n_0
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.116    32.911 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.492    33.403    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.328    33.731 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.275    35.006    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X41Y83         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_active_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.430   104.834    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_active_q_reg[19]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X41Y83         FDRE (Setup_fdre_C_D)       -0.067   104.990    game_data_path/game_regfile/D_enemy_B_active_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.990    
                         arrival time                         -35.006    
  -------------------------------------------------------------------
                         slack                                 69.984    

Slack (MET) :             70.011ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_C_data_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.852ns  (logic 9.014ns (30.196%)  route 20.838ns (69.804%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    30.057 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           1.478    31.535    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[1]
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.306    31.841 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_5/O
                         net (fo=1, routed)           0.680    32.521    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_5_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.150    32.671 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_2/O
                         net (fo=1, routed)           0.452    33.123    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_2_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.328    33.451 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[17]_i_1/O
                         net (fo=16, routed)          1.531    34.983    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[17]
    SLICE_X51Y82         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.434   104.838    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[17]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)       -0.067   104.994    game_data_path/game_regfile/D_enemy_C_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                        104.994    
                         arrival time                         -34.983    
  -------------------------------------------------------------------
                         slack                                 70.011    

Slack (MET) :             70.020ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg1_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.875ns  (logic 9.394ns (31.444%)  route 20.481ns (68.556%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.470 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.535    32.005    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X42Y76         LUT6 (Prop_lut6_I3_O)        0.307    32.312 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6/O
                         net (fo=1, routed)           0.483    32.795    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6_n_0
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.116    32.911 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.492    33.403    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.328    33.731 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.276    35.006    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X46Y83         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.431   104.835    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[19]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.031   105.027    game_data_path/game_regfile/D_temp_reg1_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.027    
                         arrival time                         -35.006    
  -------------------------------------------------------------------
                         slack                                 70.020    

Slack (MET) :             70.100ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.815ns  (logic 9.394ns (31.508%)  route 20.421ns (68.492%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=89, routed)          1.402     6.989    game_data_path/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.141 f  game_data_path/game_cu/out_sig0_i_282/O
                         net (fo=2, routed)           1.000     8.141    game_data_path/game_cu/out_sig0_i_282_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  game_data_path/game_cu/out_sig0_i_203/O
                         net (fo=152, routed)         4.089    12.556    game_data_path/game_cu/D_game_fsm_q_reg[0]_5
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  game_data_path/game_cu/out_sig0_i_207/O
                         net (fo=32, routed)          2.900    15.580    game_data_path/game_regfile/out_sig0__1
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.704 f  game_data_path/game_regfile/out_sig0_i_270/O
                         net (fo=5, routed)           0.000    15.704    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    15.921 f  game_data_path/game_regfile/out_sig0_i_128/O
                         net (fo=33, routed)          1.000    16.920    game_data_path/game_cu/out_sig0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.299    17.219 r  game_data_path/game_cu/out_sig0_i_41/O
                         net (fo=153, routed)         2.767    19.987    game_data_path/game_cu/D_game_fsm_q_reg[1]_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.111 f  game_data_path/game_cu/out_sig0__0_i_92/O
                         net (fo=1, routed)           0.670    20.781    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_23
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.152    20.933 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36/O
                         net (fo=2, routed)           0.317    21.250    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_36_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.348    21.598 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_6/O
                         net (fo=13, routed)          1.674    23.272    game_data_path/game_alu/out_sig0__0_6
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.308 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    27.363    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.881 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.821    29.703    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    29.827 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.827    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.470 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.535    32.005    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X42Y76         LUT6 (Prop_lut6_I3_O)        0.307    32.312 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6/O
                         net (fo=1, routed)           0.483    32.795    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_6_n_0
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.116    32.911 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.492    33.403    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.328    33.731 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.215    34.946    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X46Y84         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.432   104.836    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y84         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)       -0.013   105.046    game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                         -34.946    
  -------------------------------------------------------------------
                         slack                                 70.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 edge_dt_btn_start_btn/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/D_fsm_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.552     1.496    edge_dt_btn_start_btn/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  edge_dt_btn_start_btn/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  edge_dt_btn_start_btn/D_last_q_reg/Q
                         net (fo=2, routed)           0.098     1.735    game_data_path/ram_mode/D_last_q
    SLICE_X52Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.780 r  game_data_path/ram_mode/D_fsm_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    game_data_path/ram_mode/D_fsm_d
    SLICE_X52Y76         FDRE                                         r  game_data_path/ram_mode/D_fsm_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.819     2.009    game_data_path/ram_mode/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  game_data_path/ram_mode/D_fsm_q_reg[0]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.120     1.629    game_data_path/ram_mode/D_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_C_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.147%)  route 0.129ns (47.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.552     1.496    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  game_data_path/game_regfile/D_enemy_C_data_q_reg[9]/Q
                         net (fo=3, routed)           0.129     1.766    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]_0[5]
    SLICE_X49Y76         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.818     2.008    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.072     1.601    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_C_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.554     1.498    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_data_path/game_regfile/D_enemy_C_data_q_reg[8]/Q
                         net (fo=3, routed)           0.124     1.763    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]_0[4]
    SLICE_X49Y79         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.822     2.012    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[4]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.071     1.584    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_C_data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.558     1.502    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game_data_path/game_regfile/D_enemy_C_data_q_reg[17]/Q
                         net (fo=3, routed)           0.124     1.767    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]_0[1]
    SLICE_X51Y81         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.825     2.015    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.066     1.581    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.557     1.501    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/Q
                         net (fo=1, routed)           0.083     1.748    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][1]
    SLICE_X57Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[1]
    SLICE_X57Y70         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.823     2.013    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.092     1.606    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.559     1.503    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[18]/Q
                         net (fo=3, routed)           0.111     1.755    game_data_path/ram_mode/ram/D[2]
    SLICE_X52Y82         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.826     2.016    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X52Y82         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.052     1.568    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.559     1.503    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[17]/Q
                         net (fo=3, routed)           0.128     1.772    game_data_path/ram_mode/ram/D[1]
    SLICE_X51Y81         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.825     2.015    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.070     1.585    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.555%)  route 0.161ns (46.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.554     1.498    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[2]/Q
                         net (fo=1, routed)           0.161     1.800    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][2]
    SLICE_X56Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[2]
    SLICE_X56Y72         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.821     2.011    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.120     1.652    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.991%)  route 0.141ns (50.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.556     1.500    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[10]/Q
                         net (fo=3, routed)           0.141     1.782    game_data_path/ram_mode/ram/D[6]
    SLICE_X50Y80         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.824     2.014    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[6]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.052     1.587    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.650%)  route 0.131ns (44.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.552     1.496    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]/Q
                         net (fo=3, routed)           0.131     1.790    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]_0[4]
    SLICE_X49Y76         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.818     2.008    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.066     1.595    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y89   btn_cond_greenshoot/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y91   btn_cond_greenshoot/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y91   btn_cond_greenshoot/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y92   btn_cond_greenshoot/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y92   btn_cond_greenshoot/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y89   btn_cond_greenshoot/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y89   btn_cond_greenshoot/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y89   btn_cond_greenshoot/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y90   btn_cond_greenshoot/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y65   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y65   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y65   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y65   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X52Y65   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.675ns  (logic 5.657ns (33.927%)  route 11.018ns (66.073%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.546     5.130    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X47Y67         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  game_data_path/game_regfile/D_temp_reg3_q_reg[0]/Q
                         net (fo=123, routed)         2.173     7.759    game_data_path/ram_mode/driver/data_OBUF_inst_i_58_0[0]
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.146     7.905 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_20/O
                         net (fo=12, routed)          0.820     8.725    game_data_path/ram_mode/driver/sel[0]
    SLICE_X55Y57         MUXF7 (Prop_muxf7_S_O)       0.480     9.205 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_131/O
                         net (fo=1, routed)           0.805    10.010    game_data_path/ram_mode/driver/data_OBUF_inst_i_131_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.299    10.309 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.634    10.944    game_data_path/ram_mode/driver/data_OBUF_inst_i_80_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.068 f  game_data_path/ram_mode/driver/data_OBUF_inst_i_38/O
                         net (fo=3, routed)           1.497    12.564    game_data_path/ram_mode/driver/data_OBUF_inst_i_38_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.688 f  game_data_path/ram_mode/driver/data_OBUF_inst_i_45/O
                         net (fo=1, routed)           0.165    12.853    game_data_path/ram_mode/driver/data_OBUF_inst_i_45_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.124    12.977 f  game_data_path/ram_mode/driver/data_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.552    13.529    game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_3_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.653 f  game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.963    14.616    game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_7_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124    14.740 r  game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.819    15.559    game_data_path/ram_mode/driver/data
    SLICE_X49Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.683 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.590    18.273    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    21.805 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    21.805    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.403ns  (logic 3.969ns (53.612%)  route 3.434ns (46.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y65         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDSE (Prop_fdse_C_Q)         0.456     5.587 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.434     9.021    lopt_16
    K13                  OBUF (Prop_obuf_I_O)         3.513    12.534 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.534    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 3.994ns (54.851%)  route 3.287ns (45.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y65         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDSE (Prop_fdse_C_Q)         0.456     5.587 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.287     8.874    lopt_18
    L14                  OBUF (Prop_obuf_I_O)         3.538    12.412 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.412    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 3.957ns (55.884%)  route 3.123ns (44.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.544     5.128    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  game_data_path/game_regfile/D_temp_reg3_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.123     8.707    lopt_11
    K5                   OBUF (Prop_obuf_I_O)         3.501    12.208 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    12.208    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 3.961ns (56.403%)  route 3.062ns (43.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y65         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDSE (Prop_fdse_C_Q)         0.456     5.587 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.062     8.649    lopt_17
    K12                  OBUF (Prop_obuf_I_O)         3.505    12.154 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.154    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 4.064ns (57.867%)  route 2.959ns (42.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.546     5.130    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y70         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  game_data_path/game_regfile/D_bullet_x_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.959     8.607    lopt
    B6                   OBUF (Prop_obuf_I_O)         3.546    12.152 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    12.152    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.959ns (56.341%)  route 3.068ns (43.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.534     5.118    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  game_data_path/game_regfile/D_temp_reg3_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.068     8.642    lopt_10
    E6                   OBUF (Prop_obuf_I_O)         3.503    12.145 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    12.145    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 4.069ns (58.102%)  route 2.934ns (41.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.546     5.130    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y70         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  game_data_path/game_regfile/D_bullet_x_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.934     8.582    lopt_2
    A5                   OBUF (Prop_obuf_I_O)         3.551    12.133 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    12.133    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.198ns (60.082%)  route 2.789ns (39.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.546     5.130    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y70         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.478     5.608 r  game_data_path/game_regfile/D_bullet_x_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.789     8.397    lopt_3
    A4                   OBUF (Prop_obuf_I_O)         3.720    12.118 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    12.118    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 3.971ns (56.958%)  route 3.001ns (43.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.547     5.131    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.001     8.588    lopt_19
    L13                  OBUF (Prop_obuf_I_O)         3.515    12.103 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.103    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.368ns (72.666%)  route 0.514ns (27.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.560     1.504    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y65         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_data_path/game_regfile/D_timer_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.514     2.159    lopt_13
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.386 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.386    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.391ns (73.000%)  route 0.514ns (27.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.556     1.500    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_data_path/game_regfile/D_temp_reg3_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.514     2.155    lopt_5
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.405 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.405    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.367ns (70.864%)  route 0.562ns (29.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.560     1.504    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y65         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_data_path/game_regfile/D_timer_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.562     2.207    lopt_12
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.432 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.432    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.389ns (71.200%)  route 0.562ns (28.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.556     1.500    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_data_path/game_regfile/D_temp_reg3_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.562     2.203    lopt_4
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.451 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.451    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.364ns (69.790%)  route 0.591ns (30.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.560     1.504    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y64         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_data_path/game_regfile/D_timer_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.591     2.235    lopt_15
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.458 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.458    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.363ns (69.611%)  route 0.595ns (30.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.560     1.504    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y64         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_data_path/game_regfile/D_timer_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.595     2.240    lopt_14
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.462 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.462    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.391ns (65.929%)  route 0.719ns (34.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.551     1.495    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  game_data_path/game_regfile/D_temp_reg3_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.719     2.355    lopt_6
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.605 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.605    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.423ns (65.606%)  route 0.746ns (34.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.552     1.496    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y73         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  game_data_path/game_regfile/D_temp_reg3_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.746     2.406    lopt_7
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.665 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.665    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.386ns (61.739%)  route 0.859ns (38.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.548     1.492    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  game_data_path/game_regfile/D_temp_reg3_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.859     2.492    lopt_8
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.736 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.736    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.395ns (62.021%)  route 0.854ns (37.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.548     1.492    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  game_data_path/game_regfile/D_temp_reg3_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.854     2.487    lopt_9
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.741 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.741    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.634ns (25.484%)  route 4.777ns (74.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.404     4.913    reset_cond/rst_n_IBUF
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.037 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.374     6.411    reset_cond/M_reset_cond_in
    SLICE_X42Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.423     4.827    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.207ns  (logic 1.634ns (26.324%)  route 4.573ns (73.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.404     4.913    reset_cond/rst_n_IBUF
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.037 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.169     6.207    reset_cond/M_reset_cond_in
    SLICE_X44Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.954ns  (logic 1.634ns (27.439%)  route 4.321ns (72.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.404     4.913    reset_cond/rst_n_IBUF
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.037 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.917     5.954    reset_cond/M_reset_cond_in
    SLICE_X39Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.954ns  (logic 1.634ns (27.439%)  route 4.321ns (72.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.404     4.913    reset_cond/rst_n_IBUF
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.037 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.917     5.954    reset_cond/M_reset_cond_in
    SLICE_X39Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.529ns (27.695%)  route 3.992ns (72.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.992     5.521    btn_cond_right/sync/D[0]
    SLICE_X46Y89         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.436     4.840    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X46Y89         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 1.501ns (53.014%)  route 1.330ns (46.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.330     2.831    btn_cond_start_btn/sync/D[0]
    SLICE_X58Y85         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.503     4.907    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.820ns  (logic 1.502ns (53.265%)  route 1.318ns (46.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.318     2.820    btn_cond_left/sync/D[0]
    SLICE_X54Y96         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.442     4.846    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 1.492ns (56.583%)  route 1.145ns (43.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.145     2.637    btn_cond_greenshoot/sync/D[0]
    SLICE_X56Y89         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.441     4.845    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.633ns  (logic 1.489ns (56.551%)  route 1.144ns (43.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.144     2.633    btn_cond_redshoot/sync/D[0]
    SLICE_X56Y89         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         1.441     4.845    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.257ns (34.656%)  route 0.484ns (65.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.741    btn_cond_redshoot/sync/D[0]
    SLICE_X56Y89         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.832     2.022    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.260ns (34.889%)  route 0.485ns (65.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.485     0.745    btn_cond_greenshoot/sync/D[0]
    SLICE_X56Y89         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.832     2.022    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.268ns (33.486%)  route 0.533ns (66.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.533     0.802    btn_cond_start_btn/sync/D[0]
    SLICE_X58Y85         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.856     2.046    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.270ns (32.659%)  route 0.556ns (67.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.556     0.825    btn_cond_left/sync/D[0]
    SLICE_X54Y96         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.834     2.024    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.296ns (14.671%)  route 1.724ns (85.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.724     2.020    btn_cond_right/sync/D[0]
    SLICE_X46Y89         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.830     2.019    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X46Y89         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.162ns  (logic 0.322ns (14.913%)  route 1.840ns (85.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.507     1.784    reset_cond/rst_n_IBUF
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.333     2.162    reset_cond/M_reset_cond_in
    SLICE_X39Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.162ns  (logic 0.322ns (14.913%)  route 1.840ns (85.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.507     1.784    reset_cond/rst_n_IBUF
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.333     2.162    reset_cond/M_reset_cond_in
    SLICE_X39Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.280ns  (logic 0.322ns (14.139%)  route 1.958ns (85.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.507     1.784    reset_cond/rst_n_IBUF
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.451     2.280    reset_cond/M_reset_cond_in
    SLICE_X44Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.825     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.355ns  (logic 0.322ns (13.691%)  route 2.032ns (86.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.507     1.784    reset_cond/rst_n_IBUF
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.526     2.355    reset_cond/M_reset_cond_in
    SLICE_X42Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=839, routed)         0.817     2.007    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





