Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun 19 03:41:24 2021
| Host         : DESKTOP-J89QRPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a100tl
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           61 |
| No           | No                    | Yes                    |             107 |           54 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             992 |          417 |
| Yes          | No                    | Yes                    |             114 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------------+------------------+------------------+----------------+--------------+
|  clk_100M_IBUF_BUFG     |                                 | uut10/rst_n      |                1 |              1 |         1.00 |
|  uut7/ALU_OP_o_reg[1]_5 |                                 |                  |                2 |              2 |         1.00 |
| ~clk_IBUF_BUFG          |                                 | uut10/rst_n      |                1 |              3 |         3.00 |
|  uut4/inst_reg[4]_0     |                                 |                  |                1 |              3 |         3.00 |
|  nolabel_line630/CLK    |                                 | uut10/rst_n      |                1 |              3 |         3.00 |
|  uut4/inst_reg[3]_0[0]  |                                 |                  |                2 |              6 |         3.00 |
| ~clk_IBUF_BUFG          | uut7/PC_Write_i_1_n_3           | uut10/rst_n      |                3 |             10 |         3.33 |
|  nolabel_line630/CLK    | rst_n_IBUF                      | uut10/rst_n      |                4 |             15 |         3.75 |
|  clk_100M_IBUF_BUFG     | nolabel_line630/cnt[25]_i_1_n_3 | uut10/rst_n      |                5 |             26 |         5.20 |
|  clk_IBUF_BUFG          | uut4/inst_reg[7]_4[0]           |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG          | uut4/inst_reg[7]_5[0]           |                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_10[0]          |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG          | uut4/inst_reg[11]_1[0]          |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG          | uut4/inst_reg[11]_0[0]          |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG          | uut4/inst_reg[10]_0[0]          |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG          | uut4/inst_reg[7]_2[0]           |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_12[0]          |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_2[0]           |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_3[0]           |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_4[0]           |                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_5[0]           |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_6[0]           |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_11[0]          |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_7[0]           |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_0[0]           |                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_1[0]           |                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG          | uut4/inst_reg[10]_1[0]          |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG          | uut4/inst_reg[10]_3[0]          |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG          | uut4/inst_reg[10]_4[0]          |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG          | uut4/inst_reg[7]_1[0]           |                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG          | uut4/inst_reg[10]_5[0]          |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG          | uut4/inst_reg[10]_2[0]          |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_9[0]           |                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG          | uut4/inst_reg[9]_2[0]           |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG          | uut4/inst_reg[9]_0[0]           |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG          | uut4/inst_reg[8]_8[0]           |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG          | uut4/inst_reg[9]_1[0]           |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG          | uut4/E[0]                       |                  |               15 |             32 |         2.13 |
|  n_1_16_BUFG            |                                 |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG          | uut4/inst_reg[7]_0[0]           |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG          | uut4/inst_reg[7]_3[0]           |                  |               10 |             32 |         3.20 |
|  n_2_1578_BUFG          |                                 |                  |               13 |             32 |         2.46 |
|  n_0_1775_BUFG          |                                 |                  |               26 |             33 |         1.27 |
|  clk_IBUF_BUFG          | uut7/O1                         | uut10/rst_n      |               14 |             63 |         4.50 |
|  clk_IBUF_BUFG          |                                 | uut10/rst_n      |               51 |            100 |         1.96 |
+-------------------------+---------------------------------+------------------+------------------+----------------+--------------+


