/*
 * Copyright (c) 2026 Alibaba Group.
 * SPDX-License-Identifier: Apache-2.0
 */

/*
 * test_helpers.h - Common helpers for the Ssqosid test suite.
 *
 * All test files are #included into test_register.c, so static
 * functions and globals defined here are visible across the whole
 * compilation unit.
 */

#ifndef SSQOSID_TEST_HELPERS_H
#define SSQOSID_TEST_HELPERS_H

#include "test_framework.h"

/* ===================================================================
 * srmcfg CSR access helpers (CSR 0x181)
 *
 * srmcfg format (SXLEN=64):
 *   [11:0]  RCID  (WARL)
 *   [15:12] WPRI
 *   [27:16] MCID  (WARL)
 *   [63:28] WPRI
 * =================================================================== */

#define CSR_SRMCFG          0x181

#define SRMCFG_RCID_MASK    0xFFFUL
#define SRMCFG_RCID_SHIFT   0
#define SRMCFG_MCID_MASK    0xFFFUL
#define SRMCFG_MCID_SHIFT   16
#define SRMCFG_WPRI_LO_MASK 0xF000UL        /* bits [15:12] */
#if __riscv_xlen == 64
#define SRMCFG_WPRI_HI_MASK 0xFFFFFFFFF0000000UL  /* bits [63:28] */
#else
#define SRMCFG_WPRI_HI_MASK 0xF0000000UL    /* bits [31:28] */
#endif
#define SRMCFG_WPRI_MASK    (SRMCFG_WPRI_LO_MASK | SRMCFG_WPRI_HI_MASK)

static inline uintptr_t srmcfg_read(void) {
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_SRMCFG) : "=r"(v) :: "memory");
    return v;
}

static inline void srmcfg_write(uintptr_t v) {
    asm volatile("csrw " CSR_STR(CSR_SRMCFG) ", %0" :: "r"(v) : "memory");
}

static inline uintptr_t srmcfg_get_rcid(uintptr_t v) {
    return (v >> SRMCFG_RCID_SHIFT) & SRMCFG_RCID_MASK;
}

static inline uintptr_t srmcfg_get_mcid(uintptr_t v) {
    return (v >> SRMCFG_MCID_SHIFT) & SRMCFG_MCID_MASK;
}

/* ===================================================================
 * mstateen0 CSR access helpers (CSR 0x30C)
 * =================================================================== */

#define CSR_MSTATEEN0       0x30C
#define MSTATEEN0_BIT55     (1UL << 55)

static inline uintptr_t mstateen0_read(void) {
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_MSTATEEN0) : "=r"(v) :: "memory");
    return v;
}

static inline void mstateen0_write(uintptr_t v) {
    asm volatile("csrw " CSR_STR(CSR_MSTATEEN0) ", %0" :: "r"(v) : "memory");
}

static inline void mstateen0_set(uintptr_t bits) {
    asm volatile("csrs " CSR_STR(CSR_MSTATEEN0) ", %0" :: "r"(bits) : "memory");
}

static inline void mstateen0_clear(uintptr_t bits) {
    asm volatile("csrc " CSR_STR(CSR_MSTATEEN0) ", %0" :: "r"(bits) : "memory");
}

/* ===================================================================
 * Feature detection helpers
 * =================================================================== */

/* Check if H extension is available via misa */
#define HAS_H_EXT() ({ \
    uintptr_t _misa; \
    asm volatile("csrr %0, misa" : "=r"(_misa) :: "memory"); \
    (_misa & (1UL << ('H' - 'A'))) != 0; \
})

/* ===================================================================
 * Smstateen detection
 *
 * Probe whether mstateen0 (CSR 0x30C) exists by attempting access
 * in M-mode. If it traps, Smstateen is not implemented.
 * =================================================================== */
static inline bool has_smstateen(void) {
    M_TRAP_EXPECT_BEGIN();
    uintptr_t v = mstateen0_read();
    (void)v;
    return !trap_was_triggered();
}

/* ===================================================================
 * Ssqosid detection
 *
 * Probe whether srmcfg (CSR 0x181) exists by attempting access
 * in M-mode. If it traps, Ssqosid is not implemented.
 * =================================================================== */
static inline bool has_ssqosid(void) {
    M_TRAP_EXPECT_BEGIN();
    uintptr_t v = srmcfg_read();
    (void)v;
    return !trap_was_triggered();
}

/* ===================================================================
 * Helper: test that S-mode CSR access triggers illegal-instruction
 * =================================================================== */
#define SSQOSID_TEST_SMODE_BLOCKED(msg, csr_stmt) do { \
    goto_priv(PRIV_S); \
    PRIV_DO(csr_stmt); \
    goto_priv(PRIV_M); \
    CHECK_TRAP(msg, CAUSE_ILLEGAL_INST); \
} while (0)

/* ===================================================================
 * Helper: test that S-mode CSR access succeeds (no trap)
 * =================================================================== */
#define SSQOSID_TEST_SMODE_ALLOWED(msg, csr_stmt) do { \
    goto_priv(PRIV_S); \
    PRIV_DO(csr_stmt); \
    goto_priv(PRIV_M); \
    CHECK_NO_TRAP(msg); \
} while (0)

/* ===================================================================
 * Helper: test that U-mode CSR access triggers illegal-instruction
 * =================================================================== */
#define SSQOSID_TEST_UMODE_BLOCKED(msg, csr_stmt) do { \
    goto_priv(PRIV_U); \
    PRIV_DO(csr_stmt); \
    goto_priv(PRIV_M); \
    CHECK_TRAP(msg, CAUSE_ILLEGAL_INST); \
} while (0)

#endif /* SSQOSID_TEST_HELPERS_H */
