Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Dec 01 17:53:54 2016
| Host         : styx running 64-bit major release  (build 9200)
| Command      : check_timing -verbose -name timing_1 -file D:/Documents/CMU/16-17/Fall/18-643/643_final_project/timing_report.txt
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------

check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/C (HIGH)

design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/G
design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/G

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/C (HIGH)

design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/G
design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/G

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/C (HIGH)

design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/G
design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/G

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C (HIGH)

design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/G
design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/D
design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/D
design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/D
design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input


Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Dec 01 17:56:08 2016
| Host         : styx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file D:/Documents/CMU/16-17/Fall/18-643/643_final_project/timing_report.txt -append
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/C (HIGH)

design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/G
design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/G

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/C (HIGH)

design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/G
design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/G

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/C (HIGH)

design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/G
design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/G

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C (HIGH)

design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/G
design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/D
design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/D
design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/D
design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.593    -5348.476                   1490                11757        0.030        0.000                      0                11757        3.750        0.000                       0                  4581  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.593    -5347.552                   1484                10279        0.030        0.000                      0                10279        3.750        0.000                       0                  4581  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -0.174       -0.923                      6                 1478        0.920        0.000                      0                 1478  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1484  Failing Endpoints,  Worst Slack       -7.593ns,  Total Violation    -5347.552ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.593ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.115ns  (logic 2.739ns (16.003%)  route 14.376ns (83.997%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 12.813 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.900     3.194    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/clk
    SLICE_X54Y138        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.478     3.672 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/Q
                         net (fo=10, routed)          0.915     4.587    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_10[5]
    SLICE_X49Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/I3
    SLICE_X49Y139        LUT6 (Prop_lut6_I3_O)        0.295     4.882 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/O
                         net (fo=1, routed)           0.581     5.463    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_10
    SLICE_X47Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/I3
    SLICE_X47Y139        LUT4 (Prop_lut4_I3_O)        0.124     5.587 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/O
                         net (fo=20, routed)          1.986     7.573    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[7]
    SLICE_X58Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/I0
    SLICE_X58Y139        LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/O
                         net (fo=11, routed)          1.168     8.865    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[7]
    SLICE_X56Y144                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/I1
    SLICE_X56Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/O
                         net (fo=1, routed)           0.825     9.813    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3_n_0
    SLICE_X55Y145                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/I4
    SLICE_X55Y145        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/O
                         net (fo=9, routed)           1.017    10.954    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_6
    SLICE_X39Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/I3
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/O
                         net (fo=3, routed)           0.827    11.905    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[7]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I3
    SLICE_X36Y137        LUT4 (Prop_lut4_I3_O)        0.150    12.055 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.138    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.466 f  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.337    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     f  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.461 f  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.425    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.549 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.179    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.303 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.298    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.422 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.469    18.890    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X47Y124                                                     f  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/I1
    SLICE_X47Y124        LUT3 (Prop_lut3_I1_O)        0.124    19.014 f  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.372    19.387    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X46Y124                                                     f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2/I1
    SLICE_X46Y124        LUT5 (Prop_lut5_I1_O)        0.124    19.511 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2/O
                         net (fo=1, routed)           0.333    19.844    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2_n_0
    SLICE_X46Y125                                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3/I0
    SLICE_X46Y125        LUT5 (Prop_lut5_I0_O)        0.124    19.968 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3/O
                         net (fo=2, routed)           0.341    20.309    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3_n_0
    SLICE_X48Y125        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.634    12.813    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y125        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.146    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X48Y125        FDRE (Setup_fdre_C_D)       -0.089    12.717    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                 -7.593    

Slack (VIOLATED) :        -7.581ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.115ns  (logic 2.739ns (16.003%)  route 14.376ns (83.997%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 12.813 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.900     3.194    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/clk
    SLICE_X54Y138        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.478     3.672 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/Q
                         net (fo=10, routed)          0.915     4.587    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_10[5]
    SLICE_X49Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/I3
    SLICE_X49Y139        LUT6 (Prop_lut6_I3_O)        0.295     4.882 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/O
                         net (fo=1, routed)           0.581     5.463    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_10
    SLICE_X47Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/I3
    SLICE_X47Y139        LUT4 (Prop_lut4_I3_O)        0.124     5.587 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/O
                         net (fo=20, routed)          1.986     7.573    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[7]
    SLICE_X58Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/I0
    SLICE_X58Y139        LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/O
                         net (fo=11, routed)          1.168     8.865    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[7]
    SLICE_X56Y144                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/I1
    SLICE_X56Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/O
                         net (fo=1, routed)           0.825     9.813    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3_n_0
    SLICE_X55Y145                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/I4
    SLICE_X55Y145        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/O
                         net (fo=9, routed)           1.017    10.954    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_6
    SLICE_X39Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/I3
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/O
                         net (fo=3, routed)           0.827    11.905    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[7]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I3
    SLICE_X36Y137        LUT4 (Prop_lut4_I3_O)        0.150    12.055 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.138    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.466 f  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.337    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     f  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.461 f  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.425    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.549 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.179    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.303 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.298    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.422 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.469    18.890    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X47Y124                                                     f  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/I1
    SLICE_X47Y124        LUT3 (Prop_lut3_I1_O)        0.124    19.014 f  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.372    19.387    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X46Y124                                                     f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2/I1
    SLICE_X46Y124        LUT5 (Prop_lut5_I1_O)        0.124    19.511 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2/O
                         net (fo=1, routed)           0.333    19.844    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2_n_0
    SLICE_X46Y125                                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3/I0
    SLICE_X46Y125        LUT5 (Prop_lut5_I0_O)        0.124    19.968 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3/O
                         net (fo=2, routed)           0.341    20.309    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3_n_0
    SLICE_X48Y125        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.634    12.813    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y125        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.146    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X48Y125        FDRE (Setup_fdre_C_D)       -0.077    12.729    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                 -7.581    

Slack (VIOLATED) :        -7.575ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.127ns  (logic 2.739ns (15.992%)  route 14.388ns (84.008%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.900     3.194    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/clk
    SLICE_X54Y138        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.478     3.672 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/Q
                         net (fo=10, routed)          0.915     4.587    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_10[5]
    SLICE_X49Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/I3
    SLICE_X49Y139        LUT6 (Prop_lut6_I3_O)        0.295     4.882 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/O
                         net (fo=1, routed)           0.581     5.463    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_10
    SLICE_X47Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/I3
    SLICE_X47Y139        LUT4 (Prop_lut4_I3_O)        0.124     5.587 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/O
                         net (fo=20, routed)          1.986     7.573    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[7]
    SLICE_X58Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/I0
    SLICE_X58Y139        LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/O
                         net (fo=11, routed)          1.168     8.865    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[7]
    SLICE_X56Y144                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/I1
    SLICE_X56Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/O
                         net (fo=1, routed)           0.825     9.813    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3_n_0
    SLICE_X55Y145                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/I4
    SLICE_X55Y145        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/O
                         net (fo=9, routed)           1.017    10.954    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_6
    SLICE_X39Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/I3
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/O
                         net (fo=3, routed)           0.827    11.905    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[7]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I3
    SLICE_X36Y137        LUT4 (Prop_lut4_I3_O)        0.150    12.055 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.138    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.466 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.337    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.461 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.425    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.549 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.179    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.303 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.298    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.422 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.469    18.890    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X47Y124                                                     r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/I1
    SLICE_X47Y124        LUT3 (Prop_lut3_I1_O)        0.124    19.014 r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.430    19.444    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X47Y122                                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/I0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.568 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/O
                         net (fo=1, routed)           0.298    19.867    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0_n_0
    SLICE_X47Y120                                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1/I0
    SLICE_X47Y120        LUT6 (Prop_lut6_I0_O)        0.124    19.991 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1/O
                         net (fo=2, routed)           0.331    20.321    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1_n_0
    SLICE_X47Y119        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.641    12.820    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y119        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.146    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X47Y119        FDRE (Setup_fdre_C_D)       -0.066    12.747    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -20.321    
  -------------------------------------------------------------------
                         slack                                 -7.575    

Slack (VIOLATED) :        -7.563ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.127ns  (logic 2.739ns (15.992%)  route 14.388ns (84.008%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.900     3.194    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/clk
    SLICE_X54Y138        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.478     3.672 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/Q
                         net (fo=10, routed)          0.915     4.587    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_10[5]
    SLICE_X49Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/I3
    SLICE_X49Y139        LUT6 (Prop_lut6_I3_O)        0.295     4.882 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/O
                         net (fo=1, routed)           0.581     5.463    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_10
    SLICE_X47Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/I3
    SLICE_X47Y139        LUT4 (Prop_lut4_I3_O)        0.124     5.587 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/O
                         net (fo=20, routed)          1.986     7.573    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[7]
    SLICE_X58Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/I0
    SLICE_X58Y139        LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/O
                         net (fo=11, routed)          1.168     8.865    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[7]
    SLICE_X56Y144                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/I1
    SLICE_X56Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/O
                         net (fo=1, routed)           0.825     9.813    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3_n_0
    SLICE_X55Y145                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/I4
    SLICE_X55Y145        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/O
                         net (fo=9, routed)           1.017    10.954    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_6
    SLICE_X39Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/I3
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/O
                         net (fo=3, routed)           0.827    11.905    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[7]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I3
    SLICE_X36Y137        LUT4 (Prop_lut4_I3_O)        0.150    12.055 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.138    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.466 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.337    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.461 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.425    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.549 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.179    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.303 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.298    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.422 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.469    18.890    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X47Y124                                                     r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/I1
    SLICE_X47Y124        LUT3 (Prop_lut3_I1_O)        0.124    19.014 r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.430    19.444    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X47Y122                                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/I0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.568 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/O
                         net (fo=1, routed)           0.298    19.867    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0_n_0
    SLICE_X47Y120                                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1/I0
    SLICE_X47Y120        LUT6 (Prop_lut6_I0_O)        0.124    19.991 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1/O
                         net (fo=2, routed)           0.331    20.321    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1_n_0
    SLICE_X47Y119        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.641    12.820    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y119        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.146    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X47Y119        FDRE (Setup_fdre_C_D)       -0.054    12.759    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -20.321    
  -------------------------------------------------------------------
                         slack                                 -7.563    

Slack (VIOLATED) :        -6.875ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.286ns  (logic 2.491ns (15.295%)  route 13.795ns (84.705%))
  Logic Levels:           13  (LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.900     3.194    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/clk
    SLICE_X54Y138        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.478     3.672 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/Q
                         net (fo=10, routed)          0.915     4.587    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_10[5]
    SLICE_X49Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/I3
    SLICE_X49Y139        LUT6 (Prop_lut6_I3_O)        0.295     4.882 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/O
                         net (fo=1, routed)           0.581     5.463    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_10
    SLICE_X47Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/I3
    SLICE_X47Y139        LUT4 (Prop_lut4_I3_O)        0.124     5.587 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/O
                         net (fo=20, routed)          1.986     7.573    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[7]
    SLICE_X58Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/I0
    SLICE_X58Y139        LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/O
                         net (fo=11, routed)          1.168     8.865    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[7]
    SLICE_X56Y144                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/I1
    SLICE_X56Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/O
                         net (fo=1, routed)           0.825     9.813    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3_n_0
    SLICE_X55Y145                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/I4
    SLICE_X55Y145        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/O
                         net (fo=9, routed)           1.017    10.954    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_6
    SLICE_X39Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/I3
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/O
                         net (fo=3, routed)           0.827    11.905    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[7]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I3
    SLICE_X36Y137        LUT4 (Prop_lut4_I3_O)        0.150    12.055 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.138    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.466 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.337    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.461 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.425    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.549 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.179    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.303 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.298    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.422 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.414    18.836    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X49Y126                                                     r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/I2
    SLICE_X49Y126        LUT4 (Prop_lut4_I2_O)        0.124    18.960 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/O
                         net (fo=4, routed)           0.521    19.480    design_1_i/top_0/inst/CURR_COL_OUTPUT/E[0]
    SLICE_X48Y128        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.639    12.818    design_1_i/top_0/inst/CURR_COL_OUTPUT/clk
    SLICE_X48Y128        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[0]/C
                         clock pessimism              0.146    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X48Y128        FDCE (Setup_fdce_C_CE)      -0.205    12.606    design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                         -19.480    
  -------------------------------------------------------------------
                         slack                                 -6.875    

Slack (VIOLATED) :        -6.875ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.286ns  (logic 2.491ns (15.295%)  route 13.795ns (84.705%))
  Logic Levels:           13  (LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.900     3.194    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/clk
    SLICE_X54Y138        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.478     3.672 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/Q
                         net (fo=10, routed)          0.915     4.587    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_10[5]
    SLICE_X49Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/I3
    SLICE_X49Y139        LUT6 (Prop_lut6_I3_O)        0.295     4.882 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/O
                         net (fo=1, routed)           0.581     5.463    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_10
    SLICE_X47Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/I3
    SLICE_X47Y139        LUT4 (Prop_lut4_I3_O)        0.124     5.587 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/O
                         net (fo=20, routed)          1.986     7.573    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[7]
    SLICE_X58Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/I0
    SLICE_X58Y139        LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/O
                         net (fo=11, routed)          1.168     8.865    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[7]
    SLICE_X56Y144                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/I1
    SLICE_X56Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/O
                         net (fo=1, routed)           0.825     9.813    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3_n_0
    SLICE_X55Y145                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/I4
    SLICE_X55Y145        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/O
                         net (fo=9, routed)           1.017    10.954    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_6
    SLICE_X39Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/I3
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/O
                         net (fo=3, routed)           0.827    11.905    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[7]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I3
    SLICE_X36Y137        LUT4 (Prop_lut4_I3_O)        0.150    12.055 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.138    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.466 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.337    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.461 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.425    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.549 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.179    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.303 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.298    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.422 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.414    18.836    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X49Y126                                                     r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/I2
    SLICE_X49Y126        LUT4 (Prop_lut4_I2_O)        0.124    18.960 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/O
                         net (fo=4, routed)           0.521    19.480    design_1_i/top_0/inst/CURR_COL_OUTPUT/E[0]
    SLICE_X48Y128        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.639    12.818    design_1_i/top_0/inst/CURR_COL_OUTPUT/clk
    SLICE_X48Y128        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[1]/C
                         clock pessimism              0.146    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X48Y128        FDCE (Setup_fdce_C_CE)      -0.205    12.606    design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                         -19.480    
  -------------------------------------------------------------------
                         slack                                 -6.875    

Slack (VIOLATED) :        -6.875ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.286ns  (logic 2.491ns (15.295%)  route 13.795ns (84.705%))
  Logic Levels:           13  (LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.900     3.194    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/clk
    SLICE_X54Y138        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.478     3.672 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/Q
                         net (fo=10, routed)          0.915     4.587    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_10[5]
    SLICE_X49Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/I3
    SLICE_X49Y139        LUT6 (Prop_lut6_I3_O)        0.295     4.882 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/O
                         net (fo=1, routed)           0.581     5.463    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_10
    SLICE_X47Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/I3
    SLICE_X47Y139        LUT4 (Prop_lut4_I3_O)        0.124     5.587 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/O
                         net (fo=20, routed)          1.986     7.573    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[7]
    SLICE_X58Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/I0
    SLICE_X58Y139        LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/O
                         net (fo=11, routed)          1.168     8.865    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[7]
    SLICE_X56Y144                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/I1
    SLICE_X56Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/O
                         net (fo=1, routed)           0.825     9.813    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3_n_0
    SLICE_X55Y145                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/I4
    SLICE_X55Y145        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/O
                         net (fo=9, routed)           1.017    10.954    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_6
    SLICE_X39Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/I3
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/O
                         net (fo=3, routed)           0.827    11.905    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[7]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I3
    SLICE_X36Y137        LUT4 (Prop_lut4_I3_O)        0.150    12.055 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.138    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.466 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.337    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.461 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.425    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.549 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.179    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.303 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.298    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.422 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.414    18.836    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X49Y126                                                     r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/I2
    SLICE_X49Y126        LUT4 (Prop_lut4_I2_O)        0.124    18.960 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/O
                         net (fo=4, routed)           0.521    19.480    design_1_i/top_0/inst/CURR_COL_OUTPUT/E[0]
    SLICE_X48Y128        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.639    12.818    design_1_i/top_0/inst/CURR_COL_OUTPUT/clk
    SLICE_X48Y128        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[2]/C
                         clock pessimism              0.146    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X48Y128        FDCE (Setup_fdce_C_CE)      -0.205    12.606    design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                         -19.480    
  -------------------------------------------------------------------
                         slack                                 -6.875    

Slack (VIOLATED) :        -6.875ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.286ns  (logic 2.491ns (15.295%)  route 13.795ns (84.705%))
  Logic Levels:           13  (LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.900     3.194    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/clk
    SLICE_X54Y138        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.478     3.672 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/Q
                         net (fo=10, routed)          0.915     4.587    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_10[5]
    SLICE_X49Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/I3
    SLICE_X49Y139        LUT6 (Prop_lut6_I3_O)        0.295     4.882 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/O
                         net (fo=1, routed)           0.581     5.463    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_10
    SLICE_X47Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/I3
    SLICE_X47Y139        LUT4 (Prop_lut4_I3_O)        0.124     5.587 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/O
                         net (fo=20, routed)          1.986     7.573    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[7]
    SLICE_X58Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/I0
    SLICE_X58Y139        LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/O
                         net (fo=11, routed)          1.168     8.865    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[7]
    SLICE_X56Y144                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/I1
    SLICE_X56Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/O
                         net (fo=1, routed)           0.825     9.813    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3_n_0
    SLICE_X55Y145                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/I4
    SLICE_X55Y145        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/O
                         net (fo=9, routed)           1.017    10.954    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_6
    SLICE_X39Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/I3
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/O
                         net (fo=3, routed)           0.827    11.905    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[7]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I3
    SLICE_X36Y137        LUT4 (Prop_lut4_I3_O)        0.150    12.055 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.138    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.466 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.337    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.461 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.425    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.549 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.179    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.303 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.298    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.422 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.414    18.836    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X49Y126                                                     r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/I2
    SLICE_X49Y126        LUT4 (Prop_lut4_I2_O)        0.124    18.960 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/O
                         net (fo=4, routed)           0.521    19.480    design_1_i/top_0/inst/CURR_COL_OUTPUT/E[0]
    SLICE_X48Y128        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.639    12.818    design_1_i/top_0/inst/CURR_COL_OUTPUT/clk
    SLICE_X48Y128        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[3]/C
                         clock pessimism              0.146    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X48Y128        FDCE (Setup_fdce_C_CE)      -0.205    12.606    design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                         -19.480    
  -------------------------------------------------------------------
                         slack                                 -6.875    

Slack (VIOLATED) :        -6.831ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[6].col_square[2].s/r1/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.128ns  (logic 2.713ns (16.821%)  route 13.415ns (83.179%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.834     3.128    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[2].s/r1/clk
    SLICE_X42Y132        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[2].s/r1/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDCE (Prop_fdce_C_Q)         0.478     3.606 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[2].s/r1/Q_reg[8]/Q
                         net (fo=9, routed)           1.451     5.057    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_11[6]
    SLICE_X42Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[8]_i_15__75/I4
    SLICE_X42Y137        LUT6 (Prop_lut6_I4_O)        0.295     5.352 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[8]_i_15__75/O
                         net (fo=1, routed)           0.291     5.643    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[8]_13
    SLICE_X41Y136                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_11__79/I3
    SLICE_X41Y136        LUT4 (Prop_lut4_I3_O)        0.124     5.767 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_11__79/O
                         net (fo=20, routed)          1.804     7.571    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[8]
    SLICE_X57Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[8]_i_22__14/I0
    SLICE_X57Y137        LUT4 (Prop_lut4_I0_O)        0.152     7.723 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[8]_i_22__14/O
                         net (fo=11, routed)          0.879     8.602    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[8]
    SLICE_X51Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_21__21/I4
    SLICE_X51Y137        LUT6 (Prop_lut6_I4_O)        0.326     8.928 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_21__21/O
                         net (fo=1, routed)           0.808     9.736    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_21__21_n_0
    SLICE_X51Y136                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_18__1/I2
    SLICE_X51Y136        LUT6 (Prop_lut6_I2_O)        0.124     9.860 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_18__1/O
                         net (fo=9, routed)           1.036    10.896    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[8]_7
    SLICE_X35Y138                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_10__21/I3
    SLICE_X35Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.020 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_10__21/O
                         net (fo=3, routed)           0.850    11.870    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[8]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I2
    SLICE_X36Y137        LUT4 (Prop_lut4_I2_O)        0.148    12.018 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.100    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.428 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.300    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.424 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.388    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.512 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.142    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.261    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.385 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.414    18.798    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X49Y126                                                     r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/I2
    SLICE_X49Y126        LUT5 (Prop_lut5_I2_O)        0.118    18.916 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.340    19.256    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X50Y126        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.625    12.804    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X50Y126        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]/C
                         clock pessimism              0.146    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X50Y126        FDCE (Setup_fdce_C_CE)      -0.371    12.426    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -19.256    
  -------------------------------------------------------------------
                         slack                                 -6.831    

Slack (VIOLATED) :        -6.831ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[6].col_square[2].s/r1/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.128ns  (logic 2.713ns (16.821%)  route 13.415ns (83.179%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.834     3.128    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[2].s/r1/clk
    SLICE_X42Y132        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[2].s/r1/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDCE (Prop_fdce_C_Q)         0.478     3.606 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[2].s/r1/Q_reg[8]/Q
                         net (fo=9, routed)           1.451     5.057    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_11[6]
    SLICE_X42Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[8]_i_15__75/I4
    SLICE_X42Y137        LUT6 (Prop_lut6_I4_O)        0.295     5.352 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[8]_i_15__75/O
                         net (fo=1, routed)           0.291     5.643    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[8]_13
    SLICE_X41Y136                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_11__79/I3
    SLICE_X41Y136        LUT4 (Prop_lut4_I3_O)        0.124     5.767 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_11__79/O
                         net (fo=20, routed)          1.804     7.571    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[8]
    SLICE_X57Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[8]_i_22__14/I0
    SLICE_X57Y137        LUT4 (Prop_lut4_I0_O)        0.152     7.723 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[8]_i_22__14/O
                         net (fo=11, routed)          0.879     8.602    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[8]
    SLICE_X51Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_21__21/I4
    SLICE_X51Y137        LUT6 (Prop_lut6_I4_O)        0.326     8.928 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_21__21/O
                         net (fo=1, routed)           0.808     9.736    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_21__21_n_0
    SLICE_X51Y136                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_18__1/I2
    SLICE_X51Y136        LUT6 (Prop_lut6_I2_O)        0.124     9.860 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_18__1/O
                         net (fo=9, routed)           1.036    10.896    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[8]_7
    SLICE_X35Y138                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_10__21/I3
    SLICE_X35Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.020 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_10__21/O
                         net (fo=3, routed)           0.850    11.870    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[8]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I2
    SLICE_X36Y137        LUT4 (Prop_lut4_I2_O)        0.148    12.018 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.100    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.428 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.300    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.424 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.388    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.512 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.142    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.261    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.385 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.414    18.798    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X49Y126                                                     r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/I2
    SLICE_X49Y126        LUT5 (Prop_lut5_I2_O)        0.118    18.916 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.340    19.256    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X50Y126        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.625    12.804    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X50Y126        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]/C
                         clock pessimism              0.146    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X50Y126        FDCE (Setup_fdce_C_CE)      -0.371    12.426    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -19.256    
  -------------------------------------------------------------------
                         slack                                 -6.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.728%)  route 0.179ns (58.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.547     0.883    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/Q
                         net (fo=2, routed)           0.179     1.189    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg_n_0_[9]
    SLICE_X51Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.811     1.177    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.017     1.159    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.146%)  route 0.229ns (61.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.634     0.970    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X52Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[30]/Q
                         net (fo=1, routed)           0.229     1.340    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/D[27]
    SLICE_X47Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.910     1.276    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[30]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.070     1.307    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.537%)  route 0.173ns (57.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.547     0.883    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]/Q
                         net (fo=2, routed)           0.173     1.184    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg_n_0_[10]
    SLICE_X50Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.811     1.177    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.005     1.147    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.694%)  route 0.240ns (56.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.552     0.888    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_mm2s_aclk
    SLICE_X52Y93         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/Q
                         net (fo=1, routed)           0.240     1.268    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/m_axis_mm2s_sts_tdata[4]
    SLICE_X46Y93                                                      r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_i_1/I2
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.313 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.824     1.190    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/m_axi_sg_aclk
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121     1.276    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.864%)  route 0.186ns (53.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.559     0.895    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[16]/Q
                         net (fo=27, routed)          0.186     1.245    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_2_out[3]
    SLICE_X35Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.912     1.278    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X35Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.864%)  route 0.186ns (53.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.559     0.895    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[16]/Q
                         net (fo=27, routed)          0.186     1.245    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_2_out[3]
    SLICE_X35Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.912     1.278    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X35Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_last_reg_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.580%)  route 0.213ns (53.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.540     0.876    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_last_reg_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_last_reg_out_reg/Q
                         net (fo=1, routed)           0.213     1.230    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ibtt2wdc_tlast
    SLICE_X45Y72                                                      r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1/I1
    SLICE_X45Y72         LUT5 (Prop_lut5_I1_O)        0.045     1.275 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0
    SLICE_X45Y72         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.811     1.177    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X45Y72         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg/C
                         clock pessimism             -0.035     1.142    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.091     1.233    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.552     0.888    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X45Y85         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]/Q
                         net (fo=1, routed)           0.102     1.131    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axis_mm2s_ftch_tdata_new[15]
    SLICE_X46Y85         SRL16E                                       r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.819     1.185    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_sg_aclk
    SLICE_X46Y85         SRL16E                                       r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X46Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.086    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.454%)  route 0.242ns (56.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.635     0.971    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/m_axi_sg_aclk
    SLICE_X48Y111        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_ready_reg/Q
                         net (fo=3, routed)           0.242     1.354    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/s_ready
    SLICE_X50Y108                                                     r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_d1_i_1__0/I1
    SLICE_X50Y108        LUT2 (Prop_lut2_I1_O)        0.045     1.399 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_d1_i_1__0/O
                         net (fo=1, routed)           0.000     1.399    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/p_5_in
    SLICE_X50Y108        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.905     1.271    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/m_axi_sg_aclk
    SLICE_X50Y108        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_d1_reg/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.121     1.353    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.571     0.907    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/Q
                         net (fo=1, routed)           0.103     1.151    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X58Y83         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.840     1.206    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X58Y83         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X58Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.105    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y15    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y15    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y89    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y92    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_decerr_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y91    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y95    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y92    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_interr_i_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y78    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.174ns,  Total Violation       -0.923ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.694ns  (logic 0.642ns (6.622%)  route 9.052ns (93.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.415    12.626    design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X61Y130        FDCE                                         f  design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.703    12.882    design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/clk
    SLICE_X61Y130        FDCE                                         r  design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/Q_reg[0]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X61Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.452    design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.694ns  (logic 0.642ns (6.622%)  route 9.052ns (93.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.415    12.626    design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X61Y130        FDCE                                         f  design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.703    12.882    design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/clk
    SLICE_X61Y130        FDCE                                         r  design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/Q_reg[5]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X61Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.452    design_1_i/top_0/inst/genblk1[0].genblk1[5].input_vector_buffer/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 0.642ns (6.629%)  route 9.043ns (93.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.405    12.617    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y139        FDCE                                         f  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.712    12.891    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/clk
    SLICE_X60Y139        FDCE                                         r  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[1]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X60Y139        FDCE (Recov_fdce_C_CLR)     -0.405    12.461    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -12.617    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 0.642ns (6.629%)  route 9.043ns (93.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.405    12.617    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y139        FDCE                                         f  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.712    12.891    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/clk
    SLICE_X60Y139        FDCE                                         r  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[3]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X60Y139        FDCE (Recov_fdce_C_CLR)     -0.405    12.461    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -12.617    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 0.642ns (6.629%)  route 9.043ns (93.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.405    12.617    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y139        FDCE                                         f  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.712    12.891    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/clk
    SLICE_X60Y139        FDCE                                         r  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[6]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X60Y139        FDCE (Recov_fdce_C_CLR)     -0.405    12.461    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -12.617    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[1].genblk1[0].input_vector_buffer/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 0.642ns (6.653%)  route 9.008ns (93.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.370    12.582    design_1_i/top_0/inst/genblk1[1].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X50Y143        FDCE                                         f  design_1_i/top_0/inst/genblk1[1].genblk1[0].input_vector_buffer/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.640    12.819    design_1_i/top_0/inst/genblk1[1].genblk1[0].input_vector_buffer/clk
    SLICE_X50Y143        FDCE                                         r  design_1_i/top_0/inst/genblk1[1].genblk1[0].input_vector_buffer/Q_reg[7]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X50Y143        FDCE (Recov_fdce_C_CLR)     -0.319    12.475    design_1_i/top_0/inst/genblk1[1].genblk1[0].input_vector_buffer/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.642ns (6.816%)  route 8.777ns (93.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.140    12.351    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y142        FDCE                                         f  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.713    12.892    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/clk
    SLICE_X60Y142        FDCE                                         r  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[2]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X60Y142        FDCE (Recov_fdce_C_CLR)     -0.405    12.462    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.642ns (6.816%)  route 8.777ns (93.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.140    12.351    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X60Y142        FDCE                                         f  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.713    12.892    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/clk
    SLICE_X60Y142        FDCE                                         r  design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[8]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X60Y142        FDCE (Recov_fdce_C_CLR)     -0.405    12.462    design_1_i/top_0/inst/genblk1[3].genblk1[0].input_vector_buffer/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 0.642ns (6.890%)  route 8.676ns (93.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.038    12.250    design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y136        FDCE                                         f  design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.649    12.828    design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/clk
    SLICE_X35Y136        FDCE                                         r  design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/Q_reg[2]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X35Y136        FDCE (Recov_fdce_C_CLR)     -0.405    12.398    design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 0.642ns (6.890%)  route 8.676ns (93.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.638     2.932    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.638     5.088    design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/reset_L
    SLICE_X38Y114                                                     r  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/I0
    SLICE_X38Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.212 f  design_1_i/top_0/inst/genblk1[4].genblk1[0].input_vector_buffer/r1/Q[8]_i_3/O
                         net (fo=121, routed)         7.038    12.250    design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y136        FDCE                                         f  design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.649    12.828    design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/clk
    SLICE_X35Y136        FDCE                                         r  design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/Q_reg[4]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X35Y136        FDCE (Recov_fdce_C_CLR)     -0.405    12.398    design_1_i/top_0/inst/genblk1[7].genblk1[0].input_vector_buffer/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.209ns (17.754%)  route 0.968ns (82.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.726     1.774    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/reset_L
    SLICE_X37Y114                                                     r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/I0
    SLICE_X37Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.819 f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/O
                         net (fo=124, routed)         0.242     2.061    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X39Y117        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.902     1.268    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/clk
    SLICE_X39Y117        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[2]/C
                         clock pessimism             -0.035     1.233    
    SLICE_X39Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.141    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.209ns (17.754%)  route 0.968ns (82.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.726     1.774    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/reset_L
    SLICE_X37Y114                                                     r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/I0
    SLICE_X37Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.819 f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/O
                         net (fo=124, routed)         0.242     2.061    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X39Y117        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.902     1.268    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/clk
    SLICE_X39Y117        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[3]/C
                         clock pessimism             -0.035     1.233    
    SLICE_X39Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.141    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.209ns (17.754%)  route 0.968ns (82.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.726     1.774    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/reset_L
    SLICE_X37Y114                                                     r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/I0
    SLICE_X37Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.819 f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/O
                         net (fo=124, routed)         0.242     2.061    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X39Y117        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.902     1.268    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/clk
    SLICE_X39Y117        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[4]/C
                         clock pessimism             -0.035     1.233    
    SLICE_X39Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.141    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[8].s/r1/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[8].col_square[7].s/r1/Q_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.209ns (17.321%)  route 0.998ns (82.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.733     1.780    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[4].s/r1/reset_L
    SLICE_X35Y118                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[4].s/r1/Q[2]_i_2/I0
    SLICE_X35Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.825 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[4].s/r1/Q[2]_i_2/O
                         net (fo=124, routed)         0.265     2.090    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[7].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X39Y119        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[7].s/r1/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.900     1.266    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[7].s/r1/clk
    SLICE_X39Y119        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[7].s/r1/Q_reg[4]/C
                         clock pessimism             -0.035     1.231    
    SLICE_X39Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.139    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[7].s/r1/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/Q_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.209ns (16.685%)  route 1.044ns (83.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.733     1.780    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[4].s/r1/reset_L
    SLICE_X35Y118                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[4].s/r1/Q[2]_i_2/I0
    SLICE_X35Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.825 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[4].s/r1/Q[2]_i_2/O
                         net (fo=124, routed)         0.311     2.136    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y121        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.898     1.264    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/clk
    SLICE_X38Y121        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/Q_reg[2]/C
                         clock pessimism             -0.035     1.229    
    SLICE_X38Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.162    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/Q_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.209ns (16.685%)  route 1.044ns (83.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.733     1.780    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[4].s/r1/reset_L
    SLICE_X35Y118                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[4].s/r1/Q[2]_i_2/I0
    SLICE_X35Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.825 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[4].s/r1/Q[2]_i_2/O
                         net (fo=124, routed)         0.311     2.136    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y121        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.898     1.264    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/clk
    SLICE_X38Y121        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/Q_reg[3]/C
                         clock pessimism             -0.035     1.229    
    SLICE_X38Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.162    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[6].s/r1/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.209ns (16.833%)  route 1.033ns (83.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.726     1.774    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/reset_L
    SLICE_X37Y114                                                     r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/I0
    SLICE_X37Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.819 f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/O
                         net (fo=124, routed)         0.307     2.125    design_1_i/top_0/inst/OUTPUT_FSM/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y113        FDCE                                         f  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.905     1.271    design_1_i/top_0/inst/OUTPUT_FSM/clk
    SLICE_X40Y113        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C
                         clock pessimism             -0.035     1.236    
    SLICE_X40Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.144    design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.209ns (16.590%)  route 1.051ns (83.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.726     1.774    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/reset_L
    SLICE_X37Y114                                                     r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/I0
    SLICE_X37Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.819 f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/O
                         net (fo=124, routed)         0.325     2.143    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[0]_0
    SLICE_X47Y120        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.899     1.265    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/clk
    SLICE_X47Y120        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[5]/C
                         clock pessimism             -0.035     1.230    
    SLICE_X47Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.138    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.209ns (16.590%)  route 1.051ns (83.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.726     1.774    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/reset_L
    SLICE_X37Y114                                                     r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/I0
    SLICE_X37Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.819 f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/O
                         net (fo=124, routed)         0.325     2.143    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[0]_0
    SLICE_X47Y120        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.899     1.265    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/clk
    SLICE_X47Y120        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[8]/C
                         clock pessimism             -0.035     1.230    
    SLICE_X47Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.138    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[6].col_square[7].s/r1/Q_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.209ns (16.493%)  route 1.058ns (83.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.548     0.884    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.726     1.774    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/reset_L
    SLICE_X37Y114                                                     r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/I0
    SLICE_X37Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.819 f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/O
                         net (fo=124, routed)         0.332     2.151    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[7].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0
    SLICE_X41Y119        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[7].s/r1/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.900     1.266    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[7].s/r1/clk
    SLICE_X41Y119        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[7].s/r1/Q_reg[6]/C
                         clock pessimism             -0.035     1.231    
    SLICE_X41Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.139    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[7].s/r1/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  1.012    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.781ns  (logic 0.124ns (6.964%)  route 1.657ns (93.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.657     1.657    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y70                                                      f  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.124     1.781 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     1.781    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X26Y70         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.510     2.689    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y70         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.045ns (6.781%)  route 0.619ns (93.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.619     0.619    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y70                                                      f  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.664 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     0.664    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X26Y70         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.832     1.198    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y70         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.740ns  (logic 2.485ns (14.845%)  route 14.255ns (85.155%))
  Logic Levels:           13  (LUT4=5 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.900     3.194    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/clk
    SLICE_X54Y138        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.478     3.672 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[2].s/r1/Q_reg[7]/Q
                         net (fo=10, routed)          0.915     4.587    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q_reg[8]_10[5]
    SLICE_X49Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/I3
    SLICE_X49Y139        LUT6 (Prop_lut6_I3_O)        0.295     4.882 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[7]_i_13__30/O
                         net (fo=1, routed)           0.581     5.463    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_10
    SLICE_X47Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/I3
    SLICE_X47Y139        LUT4 (Prop_lut4_I3_O)        0.124     5.587 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_6__34/O
                         net (fo=20, routed)          1.986     7.573    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/col_vals[2]_4[7]
    SLICE_X58Y139                                                     r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/I0
    SLICE_X58Y139        LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[0].s/r1/Q[7]_i_5__61/O
                         net (fo=11, routed)          1.168     8.865    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options[3][2]_300[7]
    SLICE_X56Y144                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/I1
    SLICE_X56Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3/O
                         net (fo=1, routed)           0.825     9.813    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_27__3_n_0
    SLICE_X55Y145                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/I4
    SLICE_X55Y145        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_12__3/O
                         net (fo=9, routed)           1.017    10.954    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q_reg[7]_6
    SLICE_X39Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/I3
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[7]_i_4__15/O
                         net (fo=3, routed)           0.827    11.905    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/new_options[6][2]_106[7]
    SLICE_X36Y137                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/I3
    SLICE_X36Y137        LUT4 (Prop_lut4_I3_O)        0.150    12.055 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74/O
                         net (fo=9, routed)           1.083    13.138    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_13__74_n_0
    SLICE_X34Y135                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/I4
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.328    13.466 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/Q[8]_i_5__76/O
                         net (fo=3, routed)           0.872    14.337    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/options_27[7]
    SLICE_X37Y133                                                     r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/I1
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.124    14.461 r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[2].s/r1/valid_out_INST_0_i_65/O
                         net (fo=1, routed)           0.964    15.425    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_41
    SLICE_X41Y131                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/I2
    SLICE_X41Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.549 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.630    17.179    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X59Y126                                                     r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/I2
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.124    17.303 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.995    18.298    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X49Y125                                                     r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/I1
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.422 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.469    18.890    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X47Y124                                                     r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]_i_1/I1
    SLICE_X47Y124        LUT4 (Prop_lut4_I1_O)        0.118    19.008 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]_i_1/O
                         net (fo=1, routed)           0.925    19.934    design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]_i_1_n_0
    SLICE_X42Y113        LDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.377ns  (logic 0.897ns (14.067%)  route 5.480ns (85.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.813     3.107    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X50Y126        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDCE (Prop_fdce_C_Q)         0.478     3.585 r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]/Q
                         net (fo=28, routed)          4.009     7.594    design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[3]_0[0]
    SLICE_X42Y113                                                     r  design_1_i/top_0/inst/CURR_COL_OUTPUT/ns_reg[1]_i_3/I0
    SLICE_X42Y113        LUT6 (Prop_lut6_I0_O)        0.295     7.889 f  design_1_i/top_0/inst/CURR_COL_OUTPUT/ns_reg[1]_i_3/O
                         net (fo=2, routed)           1.131     9.019    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]_0
    SLICE_X41Y113                                                     f  design_1_i/top_0/inst/CURR_ROW_OUTPUT/ns_reg[1]_i_1/I2
    SLICE_X41Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.143 r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/ns_reg[1]_i_1/O
                         net (fo=1, routed)           0.340     9.484    design_1_i/top_0/inst/OUTPUT_FSM/D[0]
    SLICE_X41Y113        LDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.560ns  (logic 0.608ns (13.332%)  route 3.952ns (86.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.905     3.199    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X57Y101        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.456     3.655 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/Q
                         net (fo=79, routed)          3.381     7.036    design_1_i/top_0/inst/INPUT_FSM/valid_in
    SLICE_X35Y108                                                     f  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]_i_1__0/I1
    SLICE_X35Y108        LUT2 (Prop_lut2_I1_O)        0.152     7.188 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.572     7.759    design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]_i_1__0_n_0
    SLICE_X35Y108        LDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.342ns  (logic 0.580ns (13.359%)  route 3.762ns (86.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.905     3.199    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X57Y101        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/Q
                         net (fo=79, routed)          3.383     7.038    design_1_i/top_0/inst/INPUT_FSM/valid_in
    SLICE_X35Y108                                                     r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]_i_1__0/I0
    SLICE_X35Y108        LUT2 (Prop_lut2_I0_O)        0.124     7.162 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.379     7.541    design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]_i_1__0_n_0
    SLICE_X35Y108        LDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.212ns (43.722%)  route 0.273ns (56.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.639     0.975    design_1_i/top_0/inst/INPUT_FSM/clk
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108        FDCE (Prop_fdce_C_Q)         0.164     1.139 r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/Q
                         net (fo=3, routed)           0.093     1.232    design_1_i/top_0/inst/INPUT_FSM/cs[0]
    SLICE_X35Y108                                                     r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]_i_1__0/I0
    SLICE_X35Y108        LUT2 (Prop_lut2_I0_O)        0.048     1.280 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.180     1.460    design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]_i_1__0_n_0
    SLICE_X35Y108        LDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.209ns (43.043%)  route 0.277ns (56.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.639     0.975    design_1_i/top_0/inst/INPUT_FSM/clk
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108        FDCE (Prop_fdce_C_Q)         0.164     1.139 f  design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/Q
                         net (fo=5, routed)           0.161     1.300    design_1_i/top_0/inst/INPUT_FSM/Q[0]
    SLICE_X35Y108                                                     f  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]_i_1__0/I1
    SLICE_X35Y108        LUT2 (Prop_lut2_I1_O)        0.045     1.345 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.116     1.461    design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]_i_1__0_n_0
    SLICE_X35Y108        LDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.186ns (34.630%)  route 0.351ns (65.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.634     0.970    design_1_i/top_0/inst/OUTPUT_FSM/clk
    SLICE_X40Y113        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/Q
                         net (fo=6, routed)           0.238     1.349    design_1_i/top_0/inst/CURR_ROW_OUTPUT/cs_reg[1][0]
    SLICE_X41Y113                                                     r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/ns_reg[1]_i_1/I1
    SLICE_X41Y113        LUT6 (Prop_lut6_I1_O)        0.045     1.394 r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/ns_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     1.507    design_1_i/top_0/inst/OUTPUT_FSM/D[0]
    SLICE_X41Y113        LDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.043ns  (logic 0.185ns (17.735%)  route 0.858ns (82.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.634     0.970    design_1_i/top_0/inst/OUTPUT_FSM/clk
    SLICE_X40Y113        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.141     1.111 f  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/Q
                         net (fo=6, routed)           0.516     1.627    design_1_i/top_0/inst/OUTPUT_FSM/Q[1]
    SLICE_X47Y124                                                     f  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]_i_1/I2
    SLICE_X47Y124        LUT4 (Prop_lut4_I2_O)        0.044     1.671 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]_i_1/O
                         net (fo=1, routed)           0.342     2.013    design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]_i_1_n_0
    SLICE_X42Y113        LDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.388ns  (logic 0.767ns (55.261%)  route 0.621ns (44.739%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        LDCE                         0.000     0.000 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/G
    SLICE_X35Y108        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/Q
                         net (fo=1, routed)           0.621     1.388    design_1_i/top_0/inst/INPUT_FSM/ns[1]
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.653     2.832    design_1_i/top_0/inst/INPUT_FSM/clk
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.381ns  (logic 0.767ns (55.539%)  route 0.614ns (44.461%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        LDCE                         0.000     0.000 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/G
    SLICE_X35Y108        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/Q
                         net (fo=1, routed)           0.614     1.381    design_1_i/top_0/inst/INPUT_FSM/ns[0]
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.653     2.832    design_1_i/top_0/inst/INPUT_FSM/clk
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.183ns  (logic 0.559ns (47.258%)  route 0.624ns (52.742%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        LDCE                         0.000     0.000 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/G
    SLICE_X41Y113        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/Q
                         net (fo=1, routed)           0.624     1.183    design_1_i/top_0/inst/OUTPUT_FSM/ns[1]
    SLICE_X40Y113        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.648     2.827    design_1_i/top_0/inst/OUTPUT_FSM/clk
    SLICE_X40Y113        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.956ns  (logic 0.625ns (65.376%)  route 0.331ns (34.624%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        LDCE                         0.000     0.000 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/G
    SLICE_X42Y113        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/Q
                         net (fo=1, routed)           0.331     0.956    design_1_i/top_0/inst/OUTPUT_FSM/ns[0]
    SLICE_X42Y112        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.649     2.828    design_1_i/top_0/inst/OUTPUT_FSM/clk
    SLICE_X42Y112        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        LDCE                         0.000     0.000 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/G
    SLICE_X42Y113        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[0]/Q
                         net (fo=1, routed)           0.110     0.288    design_1_i/top_0/inst/OUTPUT_FSM/ns[0]
    SLICE_X42Y112        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.906     1.272    design_1_i/top_0/inst/OUTPUT_FSM/clk
    SLICE_X42Y112        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.158ns (40.319%)  route 0.234ns (59.681%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        LDCE                         0.000     0.000 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/G
    SLICE_X41Y113        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_0/inst/OUTPUT_FSM/ns_reg[1]/Q
                         net (fo=1, routed)           0.234     0.392    design_1_i/top_0/inst/OUTPUT_FSM/ns[1]
    SLICE_X40Y113        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.905     1.271    design_1_i/top_0/inst/OUTPUT_FSM/clk
    SLICE_X40Y113        FDCE                                         r  design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.225ns (52.939%)  route 0.200ns (47.061%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        LDCE                         0.000     0.000 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/G
    SLICE_X35Y108        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[0]/Q
                         net (fo=1, routed)           0.200     0.425    design_1_i/top_0/inst/INPUT_FSM/ns[0]
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.910     1.276    design_1_i/top_0/inst/INPUT_FSM/clk
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.225ns (50.452%)  route 0.221ns (49.548%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        LDCE                         0.000     0.000 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/G
    SLICE_X35Y108        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/top_0/inst/INPUT_FSM/ns_reg[1]/Q
                         net (fo=1, routed)           0.221     0.446    design_1_i/top_0/inst/INPUT_FSM/ns[1]
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.910     1.276    design_1_i/top_0/inst/INPUT_FSM/clk
    SLICE_X34Y108        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/C





