// Seed: 2991631123
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output tri id_8
);
  assign id_8[1] = id_3 + id_1 - 1'b0;
  assign id_2 = 1;
  assign {1, !1} = 1;
  type_16 id_9 (.id_0(1));
  logic id_10;
  logic id_11 = id_6;
  assign id_2 = 1;
  logic id_12;
  initial begin
    id_10 = 1;
  end
  logic id_13;
  always id_2 <= id_7;
endmodule
