Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jan  1 12:25:25 2026
| Host         : adrianna-linux running 64-bit Linux Mint 22
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 4
+-------------+----------+-------------------------------------------------------------+--------+
| Rule        | Severity | Description                                                 | Checks |
+-------------+----------+-------------------------------------------------------------+--------+
| PDRC-138    | Warning  | SLICE_PairEqSame_D6D5_WARN                                  | 1      |
| PDRC-153    | Warning  | Gated clock check                                           | 1      |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1      |
| RTSTAT-10   | Warning  | No routable loads                                           | 1      |
+-------------+----------+-------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X59Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/Frame_Clock_Divider_0/U0/o_clk_en is a gated clock net sourced by a combinational pin design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O, cell design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0 is driving clock pin of 10 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HUB75_bus_breakout_0/U0/o_a_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_b_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_c_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_d_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg
design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
6 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i,
design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i,
design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i
design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.
Related violations: <none>


