{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629983812553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629983812554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 26 18:46:52 2021 " "Processing started: Thu Aug 26 18:46:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629983812554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983812554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983812554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629983812832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629983812832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.v 1 1 " "Found 1 design units, including 1 entities, in source file tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "tester.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port_tb " "Found entity 1: master_port_tb" {  } { { "master_port_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "master_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port_tb " "Found entity 1: master_out_port_tb" {  } { { "master_out_port_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file master_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "master_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_4k_tb " "Found entity 1: master_4k_tb" {  } { { "master_module_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_module.v 1 1 " "Found 1 design units, including 1 entities, in source file master_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_module " "Found entity 1: master_module" {  } { { "master_module.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port_tb " "Found entity 1: master_in_port_tb" {  } { { "master_in_port_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file master_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "master_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux_tb " "Found entity 1: Bus_mux_tb" {  } { { "Bus_mux_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_mux_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux " "Found entity 1: Bus_mux" {  } { { "Bus_mux.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_interconnect_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_interconnect_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect_tb " "Found entity 1: Bus_interconnect_tb" {  } { { "Bus_interconnect_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect " "Found entity 1: Bus_interconnect" {  } { { "Bus_interconnect.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbiter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbiter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter_tb " "Found entity 1: Bus_Arbiter_tb" {  } { { "Bus_Arbiter_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820232 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(53) " "Verilog HDL information at Bus_Arbiter.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "Bus_Arbiter.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629983820234 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(96) " "Verilog HDL information at Bus_Arbiter.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "Bus_Arbiter.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629983820234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter " "Found entity 1: Bus_Arbiter" {  } { { "Bus_Arbiter.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_tb " "Found entity 1: slave_4k_tb" {  } { { "slave_4k_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_4k_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k " "Found entity 1: slave_4k" {  } { { "slave_4k.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port_tb " "Found entity 1: slave_out_port_tb" {  } { { "slave_out_port_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_out_port.v(45) " "Verilog HDL information at slave_out_port.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629983820239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port_tb " "Found entity 1: slave_in_port_tb" {  } { { "slave_in_port_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820239 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_in_port.v(60) " "Verilog HDL information at slave_in_port.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629983820241 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_in_port.v(160) " "Verilog HDL information at slave_in_port.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629983820241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 2 2 " "Found 2 design units, including 2 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "bin27.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/bin27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820243 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin27 " "Found entity 2: bin27" {  } { { "bin27.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/bin27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "slave_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_tb " "Found entity 1: slave_port_tb" {  } { { "slave_port_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "BRAM.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_test " "Found entity 1: BRAM_test" {  } { { "BRAM_test.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/BRAM_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_event1.v 1 1 " "Found 1 design units, including 1 entities, in source file button_event1.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_event1 " "Found entity 1: button_event1" {  } { { "button_event1.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820258 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trans_done Bus_interconnect_tb.v(55) " "Verilog HDL Implicit Net warning at Bus_interconnect_tb.v(55): created implicit net for \"trans_done\"" {  } { { "Bus_interconnect_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820259 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_busy Bus_interconnect_tb.v(60) " "Verilog HDL Implicit Net warning at Bus_interconnect_tb.v(60): created implicit net for \"bus_busy\"" {  } { { "Bus_interconnect_tb.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820259 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en_in slave_4k.v(57) " "Verilog HDL Implicit Net warning at slave_4k.v(57): created implicit net for \"read_en_in\"" {  } { { "slave_4k.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820259 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_en_in slave_4k.v(58) " "Verilog HDL Implicit Net warning at slave_4k.v(58): created implicit net for \"write_en_in\"" {  } { { "slave_4k.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820259 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3_valid top.v(185) " "Verilog HDL Implicit Net warning at top.v(185): created implicit net for \"s3_valid\"" {  } { { "top.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820259 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_in_port master_in_port.v(31) " "Verilog HDL Parameter Declaration warning at master_in_port.v(31): Parameter Declaration in module \"master_in_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629983820260 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.v(53) " "Verilog HDL Parameter Declaration warning at master_out_port.v(53): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629983820261 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.v(54) " "Verilog HDL Parameter Declaration warning at master_out_port.v(54): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629983820261 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "button_event1 button_event1.v(31) " "Verilog HDL Parameter Declaration warning at button_event1.v(31): Parameter Declaration in module \"button_event1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "button_event1.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629983820263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629983820298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_module master_module:MASTER1 " "Elaborating entity \"master_module\" for hierarchy \"master_module:MASTER1\"" {  } { { "top.v" "MASTER1" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_module:MASTER1\|master_port:MASTER_PORT " "Elaborating entity \"master_port\" for hierarchy \"master_module:MASTER1\|master_port:MASTER_PORT\"" {  } { { "master_module.v" "MASTER_PORT" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_module.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 master_port.v(58) " "Verilog HDL assignment warning at master_port.v(58): truncated value with size 32 to match size of target (1)" {  } { { "master_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_port.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629983820319 "|top|master_module:MASTER1|master_port:MASTER_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_in_port master_module:MASTER1\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT " "Elaborating entity \"master_in_port\" for hierarchy \"master_module:MASTER1\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT\"" {  } { { "master_port.v" "MASTER_IN_PORT" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_port.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_out_port master_module:MASTER1\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT " "Elaborating entity \"master_out_port\" for hierarchy \"master_module:MASTER1\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT\"" {  } { { "master_port.v" "MASTER_OUT_PORT" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_port.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_event1 master_module:MASTER1\|button_event1:BUTTON_EVENT1 " "Elaborating entity \"button_event1\" for hierarchy \"master_module:MASTER1\|button_event1:BUTTON_EVENT1\"" {  } { { "master_module.v" "BUTTON_EVENT1" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_module.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_interconnect Bus_interconnect:BUS " "Elaborating entity \"Bus_interconnect\" for hierarchy \"Bus_interconnect:BUS\"" {  } { { "top.v" "BUS" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Arbiter Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1 " "Elaborating entity \"Bus_Arbiter\" for hierarchy \"Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\"" {  } { { "Bus_interconnect.v" "Bus_Arbiter1" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_mux Bus_interconnect:BUS\|Bus_mux:Bus_mux1 " "Elaborating entity \"Bus_mux\" for hierarchy \"Bus_interconnect:BUS\|Bus_mux:Bus_mux1\"" {  } { { "Bus_interconnect.v" "Bus_mux1" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_4k slave_4k:SLAVE_4K " "Elaborating entity \"slave_4k\" for hierarchy \"slave_4k:SLAVE_4K\"" {  } { { "top.v" "SLAVE_4K" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT " "Elaborating entity \"slave_port\" for hierarchy \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\"" {  } { { "slave_4k.v" "SLAVE_PORT" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 slave_port.v(49) " "Verilog HDL or VHDL warning at slave_port.v(49): object \"temp2\" assigned a value but never read" {  } { { "slave_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629983820415 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp3 slave_port.v(50) " "Verilog HDL or VHDL warning at slave_port.v(50): object \"temp3\" assigned a value but never read" {  } { { "slave_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629983820416 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_in_port slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT " "Elaborating entity \"slave_in_port\" for hierarchy \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\"" {  } { { "slave_port.v" "SLAVE_IN_PORT" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_done slave_in_port.v(35) " "Verilog HDL or VHDL warning at slave_in_port.v(35): object \"data_done\" assigned a value but never read" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629983820427 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_idle slave_in_port.v(60) " "Verilog HDL Always Construct warning at slave_in_port.v(60): inferring latch(es) for variable \"addr_idle\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629983820428 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_done slave_in_port.v(60) " "Verilog HDL Always Construct warning at slave_in_port.v(60): inferring latch(es) for variable \"addr_done\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629983820428 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address slave_in_port.v(60) " "Verilog HDL Always Construct warning at slave_in_port.v(60): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629983820429 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_idle slave_in_port.v(160) " "Verilog HDL Always Construct warning at slave_in_port.v(160): inferring latch(es) for variable \"data_idle\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629983820429 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data slave_in_port.v(160) " "Verilog HDL Always Construct warning at slave_in_port.v(160): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629983820429 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] slave_in_port.v(160) " "Inferred latch for \"data\[0\]\" at slave_in_port.v(160)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820431 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] slave_in_port.v(160) " "Inferred latch for \"data\[1\]\" at slave_in_port.v(160)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820431 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] slave_in_port.v(160) " "Inferred latch for \"data\[2\]\" at slave_in_port.v(160)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820431 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] slave_in_port.v(160) " "Inferred latch for \"data\[3\]\" at slave_in_port.v(160)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820431 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] slave_in_port.v(160) " "Inferred latch for \"data\[4\]\" at slave_in_port.v(160)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820431 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] slave_in_port.v(160) " "Inferred latch for \"data\[5\]\" at slave_in_port.v(160)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820431 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] slave_in_port.v(160) " "Inferred latch for \"data\[6\]\" at slave_in_port.v(160)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820431 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] slave_in_port.v(160) " "Inferred latch for \"data\[7\]\" at slave_in_port.v(160)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820431 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_idle slave_in_port.v(160) " "Inferred latch for \"data_idle\" at slave_in_port.v(160)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820432 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] slave_in_port.v(60) " "Inferred latch for \"address\[0\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820432 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] slave_in_port.v(60) " "Inferred latch for \"address\[1\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820432 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] slave_in_port.v(60) " "Inferred latch for \"address\[2\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820432 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] slave_in_port.v(60) " "Inferred latch for \"address\[3\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820432 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] slave_in_port.v(60) " "Inferred latch for \"address\[4\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820432 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] slave_in_port.v(60) " "Inferred latch for \"address\[5\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820432 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] slave_in_port.v(60) " "Inferred latch for \"address\[6\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820432 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] slave_in_port.v(60) " "Inferred latch for \"address\[7\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820433 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] slave_in_port.v(60) " "Inferred latch for \"address\[8\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820433 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] slave_in_port.v(60) " "Inferred latch for \"address\[9\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820433 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] slave_in_port.v(60) " "Inferred latch for \"address\[10\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820433 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] slave_in_port.v(60) " "Inferred latch for \"address\[11\]\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820433 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_idle slave_in_port.v(60) " "Inferred latch for \"addr_idle\" at slave_in_port.v(60)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820433 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_done slave_in_port.v(66) " "Inferred latch for \"addr_done\" at slave_in_port.v(66)" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820433 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_out_port slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT " "Elaborating entity \"slave_out_port\" for hierarchy \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\"" {  } { { "slave_port.v" "SLAVE_OUT_PORT" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820441 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_idle slave_out_port.v(45) " "Verilog HDL Always Construct warning at slave_out_port.v(45): inferring latch(es) for variable \"data_idle\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629983820443 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_done slave_out_port.v(45) " "Verilog HDL Always Construct warning at slave_out_port.v(45): inferring latch(es) for variable \"data_done\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629983820443 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_data slave_out_port.v(45) " "Verilog HDL Always Construct warning at slave_out_port.v(45): inferring latch(es) for variable \"tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629983820443 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data slave_out_port.v(45) " "Inferred latch for \"tx_data\" at slave_out_port.v(45)" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820444 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_done slave_out_port.v(45) " "Inferred latch for \"data_done\" at slave_out_port.v(45)" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820444 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_idle slave_out_port.v(45) " "Inferred latch for \"data_idle\" at slave_out_port.v(45)" {  } { { "slave_out_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820444 "|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRAM slave_4k:SLAVE_4K\|BRAM:BRAM " "Elaborating entity \"BRAM\" for hierarchy \"slave_4k:SLAVE_4K\|BRAM:BRAM\"" {  } { { "slave_4k.v" "BRAM" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\"" {  } { { "BRAM.v" "altsyncram_component" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/BRAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\"" {  } { { "BRAM.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/BRAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 4KBRAM.mif " "Parameter \"init_file\" = \"4KBRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983820543 ""}  } { { "BRAM.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/BRAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629983820543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgl1 " "Found entity 1: altsyncram_lgl1" {  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgl1 slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated " "Elaborating entity \"altsyncram_lgl1\" for hierarchy \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipb2 " "Found entity 1: altsyncram_ipb2" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_ipb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983820625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983820625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipb2 slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1 " "Elaborating entity \"altsyncram_ipb2\" for hierarchy \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\"" {  } { { "db/altsyncram_lgl1.tdf" "altsyncram1" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983820625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lgl1.tdf" "mgl_prim2" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983821198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983821220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983821220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983821220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983821220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112686925 " "Parameter \"NODE_NAME\" = \"1112686925\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983821220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983821220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983821220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983821220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983821220 ""}  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629983821220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983821351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983821503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"slave_4k:SLAVE_4K\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983821632 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1629983821865 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.08.26.18:47:04 Progress: Loading slddf4920d8/alt_sld_fab_wrapper_hw.tcl " "2021.08.26.18:47:04 Progress: Loading slddf4920d8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983824709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983826561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983826660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983828444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983828530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983828611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983828720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983828725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983828725 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1629983829462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddf4920d8/alt_sld_fab.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983829715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983829715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983829802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983829802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983829815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983829815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983829887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983829887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983829965 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983829965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983829965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629983830030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983830030 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[7\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[7\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[6\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[6\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[5\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[5\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[4\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[4\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[3\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[3\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[2\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[2\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[1\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[1\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[1\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[1\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[2\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[2\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[3\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[3\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[4\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[4\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[5\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[5\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[6\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[6\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[7\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[7\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[8\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[8\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[9\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[9\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[10\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[10\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[11\] slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Duplicate LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[11\]\" merged with LATCH primitive \"slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\]\"" {  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629983831507 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1629983831507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\] " "Latch slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|bus_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|bus_grant\[0\]" {  } { { "Bus_Arbiter.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629983831508 ""}  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629983831508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] " "Latch slave_4k:SLAVE_4K\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|bus_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|bus_grant\[0\]" {  } { { "Bus_Arbiter.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629983831509 ""}  } { { "slave_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629983831509 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "master_in_port.v" "" { Text "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1629983831511 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1629983831511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983831697 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629983832188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg " "Generated suppressed messages file D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983832390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629983833105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629983833105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "425 " "Implemented 425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629983833195 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629983833195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629983833195 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1629983833195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629983833195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629983833220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 26 18:47:13 2021 " "Processing ended: Thu Aug 26 18:47:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629983833220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629983833220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629983833220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629983833220 ""}
