-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Linear_layer_ds1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v176_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v176_ce0 : OUT STD_LOGIC;
    v176_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v251_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    v251_ce0 : OUT STD_LOGIC;
    v251_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v252_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v252_ce0 : OUT STD_LOGIC;
    v252_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v179_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    v179_ce0 : OUT STD_LOGIC;
    v179_we0 : OUT STD_LOGIC;
    v179_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_845_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_845_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_845_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_845_p_ce : OUT STD_LOGIC );
end;


architecture behav of Bert_layer_Linear_layer_ds1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_9000 : STD_LOGIC_VECTOR (15 downto 0) := "1001000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv12_C00 : STD_LOGIC_VECTOR (11 downto 0) := "110000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal select_ln321_fu_182_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln321_reg_322 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln321_fu_152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_1_fu_190_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln321_1_reg_329 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln324_fu_241_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln324_reg_336 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal empty_410_fu_263_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_410_reg_341 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln325_fu_292_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln325_reg_351 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal outp1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal outp1_V_load_reg_356 : STD_LOGIC_VECTOR (23 downto 0);
    signal outp1_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal outp1_V_ce0 : STD_LOGIC;
    signal outp1_V_we0 : STD_LOGIC;
    signal outp1_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_done : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_we0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_done : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_we0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_we0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_we0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_address0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_ce : STD_LOGIC;
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg : STD_LOGIC := '0';
    signal grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_cast_fu_269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j14_fu_72 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln322_fu_198_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i15_fu_76 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten13_fu_80 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_1_fu_158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln322_fu_176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_fu_170_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_219_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_32_fu_230_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln324_3_fu_237_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_33_fu_247_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln324_fu_226_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_409_fu_254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln325_fu_260_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_281_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_34_fu_274_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln325_1_fu_288_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_361_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outp1_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        outp1_V_ce0 : OUT STD_LOGIC;
        outp1_V_we0 : OUT STD_LOGIC;
        outp1_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v179_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        v179_ce0 : OUT STD_LOGIC;
        v179_we0 : OUT STD_LOGIC;
        v179_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v179_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        v179_ce0 : OUT STD_LOGIC;
        v179_we0 : OUT STD_LOGIC;
        v179_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        outp1_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        outp1_V_ce0 : OUT STD_LOGIC;
        outp1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v252_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v252_ce0 : OUT STD_LOGIC;
        v252_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_Linear_layer_ds1_Pipeline_l_S_k_0_k4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outp1_V_load : IN STD_LOGIC_VECTOR (23 downto 0);
        outp1_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        outp1_V_ce0 : OUT STD_LOGIC;
        outp1_V_we0 : OUT STD_LOGIC;
        outp1_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        empty : IN STD_LOGIC_VECTOR (15 downto 0);
        sub_ln324 : IN STD_LOGIC_VECTOR (13 downto 0);
        v176_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v176_ce0 : OUT STD_LOGIC;
        v176_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        sub_ln325 : IN STD_LOGIC_VECTOR (21 downto 0);
        v251_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        v251_ce0 : OUT STD_LOGIC;
        v251_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        grp_fu_361_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_361_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_361_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_361_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_mul_40s_40s_72_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (71 downto 0) );
    end component;


    component Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    outp1_V_U : component Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 36864,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outp1_V_address0,
        ce0 => outp1_V_ce0,
        we0 => outp1_V_we0,
        d0 => outp1_V_d0,
        q0 => outp1_V_q0);

    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100 : component Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start,
        ap_done => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_done,
        ap_idle => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_idle,
        ap_ready => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_ready,
        outp1_V_address0 => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_address0,
        outp1_V_ce0 => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_ce0,
        outp1_V_we0 => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_we0,
        outp1_V_d0 => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_d0);

    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106 : component Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start,
        ap_done => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_done,
        ap_idle => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_idle,
        ap_ready => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_ready,
        v179_address0 => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_address0,
        v179_ce0 => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_ce0,
        v179_we0 => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_we0,
        v179_d0 => grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_d0);

    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112 : component Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start,
        ap_done => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done,
        ap_idle => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_idle,
        ap_ready => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_ready,
        v179_address0 => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_address0,
        v179_ce0 => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_ce0,
        v179_we0 => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_we0,
        v179_d0 => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_d0,
        outp1_V_address0 => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_address0,
        outp1_V_ce0 => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_ce0,
        outp1_V_q0 => outp1_V_q0,
        v252_address0 => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_address0,
        v252_ce0 => grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_ce0,
        v252_q0 => v252_q0);

    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121 : component Bert_layer_Linear_layer_ds1_Pipeline_l_S_k_0_k4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start,
        ap_done => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done,
        ap_idle => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_idle,
        ap_ready => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_ready,
        outp1_V_load => outp1_V_load_reg_356,
        outp1_V_address0 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_address0,
        outp1_V_ce0 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_ce0,
        outp1_V_we0 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_we0,
        outp1_V_d0 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_d0,
        empty => empty_410_reg_341,
        sub_ln324 => sub_ln324_reg_336,
        v176_address0 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_address0,
        v176_ce0 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_ce0,
        v176_q0 => v176_q0,
        sub_ln325 => sub_ln325_reg_351,
        v251_address0 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_address0,
        v251_ce0 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_ce0,
        v251_q0 => v251_q0,
        grp_fu_361_p_din0 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din0,
        grp_fu_361_p_din1 => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din1,
        grp_fu_361_p_dout0 => grp_fu_845_p_dout0,
        grp_fu_361_p_ce => grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln321_fu_152_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i15_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i15_fu_76 <= ap_const_lv4_0;
            elsif (((icmp_ln321_fu_152_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i15_fu_76 <= select_ln321_1_fu_190_p3;
            end if; 
        end if;
    end process;

    indvar_flatten13_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten13_fu_80 <= ap_const_lv16_0;
            elsif (((icmp_ln321_fu_152_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                indvar_flatten13_fu_80 <= add_ln321_1_fu_158_p2;
            end if; 
        end if;
    end process;

    j14_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j14_fu_72 <= ap_const_lv12_0;
            elsif (((icmp_ln321_fu_152_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j14_fu_72 <= add_ln322_fu_198_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                empty_410_reg_341 <= empty_410_fu_263_p2;
                    sub_ln324_reg_336(13 downto 8) <= sub_ln324_fu_241_p2(13 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                outp1_V_load_reg_356 <= outp1_V_q0;
                    sub_ln325_reg_351(21 downto 8) <= sub_ln325_fu_292_p2(21 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln321_fu_152_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                select_ln321_1_reg_329 <= select_ln321_1_fu_190_p3;
                select_ln321_reg_322 <= select_ln321_fu_182_p3;
            end if;
        end if;
    end process;
    sub_ln324_reg_336(7 downto 0) <= "00000000";
    sub_ln325_reg_351(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln321_fu_152_p2, grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done, grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln321_fu_152_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln321_1_fu_158_p2 <= std_logic_vector(unsigned(indvar_flatten13_fu_80) + unsigned(ap_const_lv16_1));
    add_ln321_fu_170_p2 <= std_logic_vector(unsigned(i15_fu_76) + unsigned(ap_const_lv4_1));
    add_ln322_fu_198_p2 <= std_logic_vector(unsigned(select_ln321_fu_182_p3) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done)
    begin
        if ((grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done)
    begin
        if ((grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_done, grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_done = ap_const_logic_0) or (grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done, ap_CS_fsm_state8)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_409_fu_254_p2 <= std_logic_vector(unsigned(tmp_33_fu_247_p3) - unsigned(zext_ln324_fu_226_p1));
    empty_410_fu_263_p2 <= std_logic_vector(unsigned(empty_409_fu_254_p2) + unsigned(zext_ln325_fu_260_p1));
    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg;
    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg;
    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg;
    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start <= grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg;

    grp_fu_361_ce_assign_proc : process(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_ce, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_361_ce <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_ce;
        else 
            grp_fu_361_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_845_p_ce <= grp_fu_361_ce;
    grp_fu_845_p_din0 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din0;
    grp_fu_845_p_din1 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din1;
    icmp_ln321_fu_152_p2 <= "1" when (indvar_flatten13_fu_80 = ap_const_lv16_9000) else "0";
    icmp_ln322_fu_176_p2 <= "1" when (j14_fu_72 = ap_const_lv12_C00) else "0";

    outp1_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_address0, grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_address0, grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state7, p_cast_fu_269_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            outp1_V_address0 <= p_cast_fu_269_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            outp1_V_address0 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            outp1_V_address0 <= grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            outp1_V_address0 <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_address0;
        else 
            outp1_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outp1_V_ce0_assign_proc : process(ap_CS_fsm_state4, grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_ce0, grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_ce0, grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            outp1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            outp1_V_ce0 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            outp1_V_ce0 <= grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            outp1_V_ce0 <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_ce0;
        else 
            outp1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    outp1_V_d0_assign_proc : process(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_d0, grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            outp1_V_d0 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            outp1_V_d0 <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_d0;
        else 
            outp1_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outp1_V_we0_assign_proc : process(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_we0, grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            outp1_V_we0 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            outp1_V_we0 <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_we0;
        else 
            outp1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_410_fu_263_p2),64));
    select_ln321_1_fu_190_p3 <= 
        add_ln321_fu_170_p2 when (icmp_ln322_fu_176_p2(0) = '1') else 
        i15_fu_76;
    select_ln321_fu_182_p3 <= 
        ap_const_lv12_0 when (icmp_ln322_fu_176_p2(0) = '1') else 
        j14_fu_72;
    sub_ln324_fu_241_p2 <= std_logic_vector(unsigned(tmp_s_fu_219_p3) - unsigned(zext_ln324_3_fu_237_p1));
    sub_ln325_fu_292_p2 <= std_logic_vector(unsigned(tmp_34_fu_274_p3) - unsigned(zext_ln325_1_fu_288_p1));
    tmp_32_fu_230_p3 <= (select_ln321_1_reg_329 & ap_const_lv8_0);
    tmp_33_fu_247_p3 <= (select_ln321_1_reg_329 & ap_const_lv12_0);
    tmp_34_fu_274_p3 <= (select_ln321_reg_322 & ap_const_lv10_0);
    tmp_35_fu_281_p3 <= (select_ln321_reg_322 & ap_const_lv8_0);
    tmp_s_fu_219_p3 <= (select_ln321_1_reg_329 & ap_const_lv10_0);
    v176_address0 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_address0;
    v176_ce0 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_ce0;

    v179_address0_assign_proc : process(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_address0, grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v179_address0 <= grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v179_address0 <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_address0;
        else 
            v179_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v179_ce0_assign_proc : process(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_ce0, grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v179_ce0 <= grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v179_ce0 <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_ce0;
        else 
            v179_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v179_d0_assign_proc : process(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_d0, grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_d0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v179_d0 <= grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v179_d0 <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_d0;
        else 
            v179_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v179_we0_assign_proc : process(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_we0, grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_we0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v179_we0 <= grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v179_we0 <= grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_we0;
        else 
            v179_we0 <= ap_const_logic_0;
        end if; 
    end process;

    v251_address0 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_address0;
    v251_ce0 <= grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_ce0;
    v252_address0 <= grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_address0;
    v252_ce0 <= grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_ce0;
    zext_ln324_3_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_230_p3),14));
    zext_ln324_fu_226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_219_p3),16));
    zext_ln325_1_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_281_p3),22));
    zext_ln325_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln321_reg_322),16));
end behav;
