<map id="SIInstrInfo.cpp" name="SIInstrInfo.cpp">
<area shape="rect" id="node2" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="852,80,944,107"/>
<area shape="rect" id="node20" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="1593,80,1768,107"/>
<area shape="rect" id="node44" href="$SIDefines_8h.html" title="SIDefines.h" alt="" coords="2565,80,2652,107"/>
<area shape="rect" id="node45" href="$MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="535,229,717,271"/>
<area shape="rect" id="node47" href="$MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="125,229,327,271"/>
<area shape="rect" id="node49" href="$MCInstrDesc_8h.html" title="llvm/MC/MCInstrDesc.h" alt="" coords="2419,326,2577,353"/>
<area shape="rect" id="node3" href="$AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="830,155,966,181"/>
<area shape="rect" id="node19" href="$SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="441,155,555,181"/>
<area shape="rect" id="node4" href="$AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="352,237,511,263"/>
<area shape="rect" id="node14" href="$TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="1007,237,1191,263"/>
<area shape="rect" id="node5" href="$BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="693,408,836,435"/>
<area shape="rect" id="node10" href="$TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="392,319,567,360"/>
<area shape="rect" id="node6" href="$Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1756,572,1915,599"/>
<area shape="rect" id="node7" href="$ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1195,490,1380,517"/>
<area shape="rect" id="node8" href="$StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="1252,572,1395,599"/>
<area shape="rect" id="node11" href="$MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="1279,408,1451,435"/>
<area shape="rect" id="node12" href="$DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1997,490,2148,517"/>
<area shape="rect" id="node15" href="$MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="847,326,1063,353"/>
<area shape="rect" id="node16" href="$ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="1617,490,1725,517"/>
<area shape="rect" id="node21" href="$AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="1216,237,1393,263"/>
<area shape="rect" id="node24" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1417,237,1563,263"/>
<area shape="rect" id="node33" href="$AMDILIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="1710,155,1849,181"/>
<area shape="rect" id="node37" href="$R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="1959,155,2095,181"/>
<area shape="rect" id="node39" href="$OwningPtr_8h.html" title="llvm/ADT/OwningPtr.h" alt="" coords="2601,490,2750,517"/>
<area shape="rect" id="node40" href="$DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="2174,237,2315,263"/>
<area shape="rect" id="node22" href="$TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="1088,326,1313,353"/>
<area shape="rect" id="node25" href="$AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="1337,326,1427,353"/>
<area shape="rect" id="node28" href="$StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="1527,408,1685,435"/>
<area shape="rect" id="node30" href="$TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="2161,319,2344,360"/>
<area shape="rect" id="node26" href="$Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="911,408,1098,435"/>
<area shape="rect" id="node27" href="$Pass_8h.html" title="llvm/Pass.h" alt="" coords="1507,490,1593,517"/>
<area shape="rect" id="node31" href="$MCSubtargetInfo_8h.html" title="llvm/MC/MCSubtargetInfo.h" alt="" coords="2206,408,2387,435"/>
<area shape="rect" id="node34" href="$Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="1587,237,1713,263"/>
<area shape="rect" id="node35" href="$TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="1749,483,1921,524"/>
<area shape="rect" id="node38" href="$AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="1987,237,2150,263"/>
<area shape="rect" id="node41" href="$SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2417,490,2576,517"/>
<area shape="rect" id="node42" href="$DerivedTypes_8h.html" title="llvm/IR/DerivedTypes.h" alt="" coords="1932,326,2085,353"/>
<area shape="rect" id="node43" href="$Type_8h.html" title="llvm/IR/Type.h" alt="" coords="1830,408,1934,435"/>
<area shape="rect" id="node46" href="$MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="591,319,773,360"/>
<area shape="rect" id="node48" href="$IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="5,326,164,353"/>
<area shape="rect" id="node50" href="$MCInst_8h.html" title="llvm/MC/MCInst.h" alt="" coords="2463,408,2587,435"/>
</map>
