/*
 * stm32f407xx.h
 *
 *  Created on: Jul 4, 2021
 *      Author: Navjeevan
 */

#ifndef STM32F407XX_H_
#define STM32F407XX_H_

/*MEMORY RELATED DEFINITIONS*/
#define FLASH_BASEADDR				0x80000000U			//BASE ADDRESS OF FLASH MEMORY
#define SRAM1_BASEADDR				0x20000000U			//BASE ADDRESS OF SRAM1
#define SRAM2_BASEADDR				0x2001C000U			//BASE ADDRESS OF SRAM2
#define SYSTEM_MEM_BASEADDR			0x1FFF0000U			//BASE ADDRESS OF SYSTEM MEMORY/ROM

/*BUS RELATED DEFINITIONS*/
#define
#define
#define
#define


#endif /* STM32F407XX_H_ */
