I 000050 55 1706          1463573150556 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463573150557 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f4f4f2a5f5a2a4e7f1f0b7afa0f3f0f7f0f2a7f3f1)
	(_ent
		(_time 1463573150554)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1710          1463573150562 Structure
(_unit VHDL (lut40001 0 38(structure 0 46))
	(_version vc6)
	(_time 1463573150563 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f4f4f2a5f5a2a4e7f1f5e4aba5f7f4f7f5f2a7f3f1)
	(_ent
		(_time 1463573150560)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 48(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110101000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110101000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 39(_ent(_in))))
		(_port (_int B -1 0 39(_ent(_in))))
		(_port (_int C -1 0 39(_ent(_in))))
		(_port (_int D -1 0 39(_ent(_in))))
		(_port (_int Z -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1911          1463573150572 Structure
(_unit VHDL (vmuxregsre 0 59(structure 0 68))
	(_version vc6)
	(_time 1463573150573 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 04055402545255130d00165e500203030703060201)
	(_ent
		(_time 1463573150570)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 70(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int D1 -1 0 60(_ent(_in))))
		(_port (_int SD -1 0 60(_ent(_in))))
		(_port (_int SP -1 0 61(_ent(_in))))
		(_port (_int CK -1 0 61(_ent(_in))))
		(_port (_int LSR -1 0 61(_ent(_in))))
		(_port (_int Q -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 843           1463573150578 Structure
(_unit VHDL (vcc 0 81(structure 0 88))
	(_version vc6)
	(_time 1463573150579 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 04055402035353130302175e560302020702070302)
	(_ent
		(_time 1463573150576)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 90(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 82(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 847           1463573150587 Structure
(_unit VHDL (gnd 0 100(structure 0 107))
	(_version vc6)
	(_time 1463573150588 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 131342144544430515155649461514154615171514)
	(_ent
		(_time 1463573150585)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 109(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 101(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1925          1463573150593 Structure
(_unit VHDL (vmuxregsre0002 0 119(structure 0 128))
	(_version vc6)
	(_time 1463573150594 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 13124314444542041a170149471514141014111516)
	(_ent
		(_time 1463573150591)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 130(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 120(_ent(_in))))
		(_port (_int D1 -1 0 120(_ent(_in))))
		(_port (_int SD -1 0 120(_ent(_in))))
		(_port (_int SP -1 0 121(_ent(_in))))
		(_port (_int CK -1 0 121(_ent(_in))))
		(_port (_int LSR -1 0 121(_ent(_in))))
		(_port (_int Q -1 0 122(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10721         1463573150603 Structure
(_unit VHDL (slice_0 0 141(structure 0 191))
	(_version vc6)
	(_time 1463573150604 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2322762773747e3520242673657c7224202570252a2520)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150601)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 216(_ent (_in))))
				(_port (_int B -5 0 216(_ent (_in))))
				(_port (_int C -5 0 216(_ent (_in))))
				(_port (_int D -5 0 216(_ent (_in))))
				(_port (_int Z -5 0 217(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 220(_ent (_in))))
				(_port (_int B -5 0 220(_ent (_in))))
				(_port (_int C -5 0 220(_ent (_in))))
				(_port (_int D -5 0 220(_ent (_in))))
				(_port (_int Z -5 0 221(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 224(_ent (_in))))
				(_port (_int D1 -5 0 224(_ent (_in))))
				(_port (_int SD -5 0 224(_ent (_in))))
				(_port (_int SP -5 0 225(_ent (_in))))
				(_port (_int CK -5 0 225(_ent (_in))))
				(_port (_int LSR -5 0 225(_ent (_in))))
				(_port (_int Q -5 0 226(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 229(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 232(_ent (_out))))
			)
		)
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 235(_ent (_in))))
				(_port (_int D1 -5 0 235(_ent (_in))))
				(_port (_int SD -5 0 235(_ent (_in))))
				(_port (_int SP -5 0 236(_ent (_in))))
				(_port (_int CK -5 0 236(_ent (_in))))
				(_port (_int LSR -5 0 236(_ent (_in))))
				(_port (_int Q -5 0 237(_ent (_out))))
			)
		)
	)
	(_inst i19_4_lut 0 240(_comp lut4)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst PS_vivaz_state_2_I_0_34_Mux_0_i7_4_lut 0 242(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst PS_vivaz_state_i1 0 244(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 247(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 249(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst PS_vivaz_state_i0 0 251(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_block WireDelay 0 256
		(_object
			(_prcs
				(line__258(_arch 0 0 258(_procedure_call (_trgt(15))(_sens(0)))))
				(line__259(_arch 1 0 259(_procedure_call (_trgt(16))(_sens(1)))))
				(line__260(_arch 2 0 260(_procedure_call (_trgt(17))(_sens(2)))))
				(line__261(_arch 3 0 261(_procedure_call (_trgt(18))(_sens(3)))))
				(line__262(_arch 4 0 262(_procedure_call (_trgt(19))(_sens(4)))))
				(line__263(_arch 5 0 263(_procedure_call (_trgt(20))(_sens(5)))))
				(line__264(_arch 6 0 264(_procedure_call (_trgt(21))(_sens(6)))))
				(line__265(_arch 7 0 265(_procedure_call (_trgt(22))(_sens(7)))))
				(line__266(_arch 8 0 266(_procedure_call (_trgt(23))(_sens(8)))))
				(line__267(_arch 9 0 267(_procedure_call (_trgt(25))(_sens(9)))))
				(line__268(_arch 10 0 268(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 272
		(_object
			(_prcs
				(line__274(_arch 11 0 274(_procedure_call (_trgt(24))(_sens(23)))))
				(line__275(_arch 12 0 275(_procedure_call (_trgt(26))(_sens(25)))))
				(line__276(_arch 13 0 276(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 144 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 145 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 146 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 147(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 147(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D1 -3 0 149(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 150(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 151(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 152(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 153(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 154(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 155(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 156(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 164(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 165(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 167(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 168(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 169(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 170 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 171 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 172 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 173 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 174 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 175 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 176 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 177 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 178 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 179 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 181(_ent(_in))))
		(_port (_int C1 -5 0 181(_ent(_in))))
		(_port (_int B1 -5 0 181(_ent(_in))))
		(_port (_int A1 -5 0 182(_ent(_in))))
		(_port (_int D0 -5 0 182(_ent(_in))))
		(_port (_int C0 -5 0 182(_ent(_in))))
		(_port (_int B0 -5 0 183(_ent(_in))))
		(_port (_int A0 -5 0 183(_ent(_in))))
		(_port (_int DI1 -5 0 183(_ent(_in))))
		(_port (_int DI0 -5 0 184(_ent(_in))))
		(_port (_int CLK -5 0 184(_ent(_in))))
		(_port (_int F0 -5 0 184(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 185(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 185(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 185(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 194(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 195(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 196(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 198(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 199(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 200(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 201(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 202(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 203(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 204(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 205(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 206(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 207(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 208(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 209(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 210(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 211(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 213(_arch(_uni))))
		(_sig (_int GNDI -5 0 214(_arch(_uni))))
		(_var (_int F0_zd -5 0 282(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 283(_prcs 0)))
		(_var (_int Q0_zd -5 0 284(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 285(_prcs 0)))
		(_var (_int F1_zd -5 0 286(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 287(_prcs 0)))
		(_var (_int Q1_zd -5 0 288(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 289(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 291(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 292(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 293(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 294(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 295(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 296(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 279(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1718          1463573150618 Structure
(_unit VHDL (lut40003 0 414(structure 0 422))
	(_version vc6)
	(_time 1463573150619 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 32323736356462213733226d633132313134613537)
	(_ent
		(_time 1463573150616)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 424(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000010100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000010100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 415(_ent(_in))))
		(_port (_int B -1 0 415(_ent(_in))))
		(_port (_int C -1 0 415(_ent(_in))))
		(_port (_int D -1 0 415(_ent(_in))))
		(_port (_int Z -1 0 416(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463573150624 Structure
(_unit VHDL (lut40004 0 435(structure 0 443))
	(_version vc6)
	(_time 1463573150625 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 32323736356462213733226d633132313634613537)
	(_ent
		(_time 1463573150622)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 445(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0110101001101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0110101001101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 436(_ent(_in))))
		(_port (_int B -1 0 436(_ent(_in))))
		(_port (_int C -1 0 436(_ent(_in))))
		(_port (_int D -1 0 436(_ent(_in))))
		(_port (_int Z -1 0 437(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8477          1463573150634 Structure
(_unit VHDL (slice_1 0 456(structure 0 496))
	(_version vc6)
	(_time 1463573150635 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4243174013151f541211571b45414345414411444b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150632)
	)
	(_vital vital_level0)
	(_comp
		(lut40003
			(_object
				(_port (_int A -5 0 527(_ent (_in))))
				(_port (_int B -5 0 527(_ent (_in))))
				(_port (_int C -5 0 527(_ent (_in))))
				(_port (_int D -5 0 527(_ent (_in))))
				(_port (_int Z -5 0 528(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 524(_ent (_out))))
			)
		)
		(lut40004
			(_object
				(_port (_int A -5 0 531(_ent (_in))))
				(_port (_int B -5 0 531(_ent (_in))))
				(_port (_int C -5 0 531(_ent (_in))))
				(_port (_int D -5 0 531(_ent (_in))))
				(_port (_int Z -5 0 532(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 516(_ent (_in))))
				(_port (_int D1 -5 0 516(_ent (_in))))
				(_port (_int SD -5 0 516(_ent (_in))))
				(_port (_int SP -5 0 517(_ent (_in))))
				(_port (_int CK -5 0 517(_ent (_in))))
				(_port (_int LSR -5 0 517(_ent (_in))))
				(_port (_int Q -5 0 518(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 521(_ent (_out))))
			)
		)
	)
	(_inst i269_3_lut 0 535(_comp lut40003)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst DRIVEGND 0 537(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i19_2_lut_3_lut 0 539(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst PS_vivaz_state_i2 0 541(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 544(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 548
		(_object
			(_prcs
				(line__550(_arch 0 0 550(_procedure_call (_trgt(11))(_sens(0)))))
				(line__551(_arch 1 0 551(_procedure_call (_trgt(12))(_sens(1)))))
				(line__552(_arch 2 0 552(_procedure_call (_trgt(13))(_sens(2)))))
				(line__553(_arch 3 0 553(_procedure_call (_trgt(14))(_sens(3)))))
				(line__554(_arch 4 0 554(_procedure_call (_trgt(15))(_sens(4)))))
				(line__555(_arch 5 0 555(_procedure_call (_trgt(16))(_sens(5)))))
				(line__556(_arch 6 0 556(_procedure_call (_trgt(17))(_sens(6)))))
				(line__557(_arch 7 0 557(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 561
		(_object
			(_prcs
				(line__563(_arch 8 0 563(_procedure_call (_trgt(18))(_sens(17)))))
				(line__564(_arch 9 0 564(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 459 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 460 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 461 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 462(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 462(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D1 -3 0 464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 472(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 473(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 474(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 475(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 476(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 477(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 478(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 479 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 480 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 481 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 482 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 483 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 484 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 485 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 487(_ent(_in))))
		(_port (_int C1 -5 0 487(_ent(_in))))
		(_port (_int A1 -5 0 487(_ent(_in))))
		(_port (_int C0 -5 0 488(_ent(_in))))
		(_port (_int B0 -5 0 488(_ent(_in))))
		(_port (_int A0 -5 0 488(_ent(_in))))
		(_port (_int DI0 -5 0 489(_ent(_in))))
		(_port (_int CLK -5 0 489(_ent(_in))))
		(_port (_int F0 -5 0 489(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 490(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 490(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 499(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 500(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 501(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 502(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 503(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 504(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 505(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 506(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 507(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 508(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 509(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 510(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 511(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 513(_arch(_uni))))
		(_sig (_int VCCI -5 0 514(_arch(_uni))))
		(_var (_int F0_zd -5 0 569(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 570(_prcs 0)))
		(_var (_int Q0_zd -5 0 571(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 572(_prcs 0)))
		(_var (_int F1_zd -5 0 573(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 574(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 576(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 577(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 578(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 579(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 567(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1718          1463573150640 Structure
(_unit VHDL (lut40005 0 665(structure 0 673))
	(_version vc6)
	(_time 1463573150641 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 42424741451412514743521d134142414744114547)
	(_ent
		(_time 1463573150638)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 675(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 666(_ent(_in))))
		(_port (_int B -1 0 666(_ent(_in))))
		(_port (_int C -1 0 666(_ent(_in))))
		(_port (_int D -1 0 666(_ent(_in))))
		(_port (_int Z -1 0 667(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6954          1463573150650 Structure
(_unit VHDL (slice_2 0 686(structure 0 718))
	(_version vc6)
	(_time 1463573150651 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5253075103050f440352470b55515055515401545b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150648)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 745(_ent (_in))))
				(_port (_int B -5 0 745(_ent (_in))))
				(_port (_int C -5 0 745(_ent (_in))))
				(_port (_int D -5 0 745(_ent (_in))))
				(_port (_int Z -5 0 746(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 742(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 734(_ent (_in))))
				(_port (_int D1 -5 0 734(_ent (_in))))
				(_port (_int SD -5 0 734(_ent (_in))))
				(_port (_int SP -5 0 735(_ent (_in))))
				(_port (_int CK -5 0 735(_ent (_in))))
				(_port (_int LSR -5 0 735(_ent (_in))))
				(_port (_int Q -5 0 736(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 739(_ent (_out))))
			)
		)
	)
	(_inst i95_1_lut_rep_5 0 749(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 751(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst busy_29 0 753(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 756(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 760
		(_object
			(_prcs
				(line__762(_arch 0 0 762(_procedure_call (_trgt(6))(_sens(0)))))
				(line__763(_arch 1 0 763(_procedure_call (_trgt(7))(_sens(1)))))
				(line__764(_arch 2 0 764(_procedure_call (_trgt(9))(_sens(2)))))
				(line__765(_arch 3 0 765(_procedure_call (_trgt(11))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 769
		(_object
			(_prcs
				(line__771(_arch 4 0 771(_procedure_call (_trgt(8))(_sens(7)))))
				(line__772(_arch 5 0 772(_procedure_call (_trgt(10))(_sens(9)))))
				(line__773(_arch 6 0 773(_procedure_call (_trgt(12))(_sens(11)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 689 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 690 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 691 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 692(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 692(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_A0 -3 0 694(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 695(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 699(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 700 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 701 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 702 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 703 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 709 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 711(_ent(_in))))
		(_port (_int DI0 -5 0 711(_ent(_in))))
		(_port (_int CE -5 0 711(_ent(_in))))
		(_port (_int CLK -5 0 712(_ent(_in))))
		(_port (_int F0 -5 0 712(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 712(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 721(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 722(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 723(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 724(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 725(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 726(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 727(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 728(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 729(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 731(_arch(_uni))))
		(_sig (_int VCCI -5 0 732(_arch(_uni))))
		(_var (_int F0_zd -5 0 777(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 778(_prcs 0)))
		(_var (_int Q0_zd -5 0 779(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 780(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 782(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 783(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 784(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 785(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 786(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 787(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 776(_prcs (_simple)(_trgt(4)(5))(_sens(6)(8)(10)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 7196          1463573150712 Structure
(_unit VHDL (slice_4 0 871(structure 0 906))
	(_version vc6)
	(_time 1463573150713 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9091c59fc3c7cd86c0c585c9979394979396c39699)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150710)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 923(_ent (_in))))
				(_port (_int D1 -5 0 923(_ent (_in))))
				(_port (_int SD -5 0 923(_ent (_in))))
				(_port (_int SP -5 0 924(_ent (_in))))
				(_port (_int CK -5 0 924(_ent (_in))))
				(_port (_int LSR -5 0 924(_ent (_in))))
				(_port (_int Q -5 0 925(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 928(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 931(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i2 0 934(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 937(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 939(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i3 0 941(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 946
		(_object
			(_prcs
				(line__948(_arch 0 0 948(_procedure_call (_trgt(6))(_sens(0)))))
				(line__949(_arch 1 0 949(_procedure_call (_trgt(8))(_sens(1)))))
				(line__950(_arch 2 0 950(_procedure_call (_trgt(10))(_sens(2)))))
				(line__951(_arch 3 0 951(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 955
		(_object
			(_prcs
				(line__957(_arch 4 0 957(_procedure_call (_trgt(7))(_sens(6)))))
				(line__958(_arch 5 0 958(_procedure_call (_trgt(9))(_sens(8)))))
				(line__959(_arch 6 0 959(_procedure_call (_trgt(11))(_sens(10)))))
				(line__960(_arch 7 0 960(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 874 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 875 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 876 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 877(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 877(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_M1 -3 0 879(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 880(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 881(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 882(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 883(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 884(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 885 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 886 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 887 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 888 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 889 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 890 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 891 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 892 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 893 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 894 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 895 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 896 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 897 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 899(_ent(_in))))
		(_port (_int M0 -5 0 899(_ent(_in))))
		(_port (_int CE -5 0 899(_ent(_in))))
		(_port (_int CLK -5 0 900(_ent(_in))))
		(_port (_int Q0 -5 0 900(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 900(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 909(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 910(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 911(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 912(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 913(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 914(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 915(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 916(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 917(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 918(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 920(_arch(_uni))))
		(_sig (_int GNDI -5 0 921(_arch(_uni))))
		(_var (_int Q0_zd -5 0 964(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 965(_prcs 0)))
		(_var (_int Q1_zd -5 0 966(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 967(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 969(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 970(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 971(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 972(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 973(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 974(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 975(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 976(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 963(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7284          1463573150728 Structure
(_unit VHDL (slice_5 0 1078(structure 0 1113))
	(_version vc6)
	(_time 1463573150729 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a0a1f5f7f3f7fdb6f0f5b5f9a7a3a5a7a3a6f3a6a9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150726)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1130(_ent (_in))))
				(_port (_int D1 -5 0 1130(_ent (_in))))
				(_port (_int SD -5 0 1130(_ent (_in))))
				(_port (_int SP -5 0 1131(_ent (_in))))
				(_port (_int CK -5 0 1131(_ent (_in))))
				(_port (_int LSR -5 0 1131(_ent (_in))))
				(_port (_int Q -5 0 1132(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1135(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1138(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i4 0 1141(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1144(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1146(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i5 0 1148(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1153
		(_object
			(_prcs
				(line__1155(_arch 0 0 1155(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1156(_arch 1 0 1156(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1157(_arch 2 0 1157(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1158(_arch 3 0 1158(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1162
		(_object
			(_prcs
				(line__1164(_arch 4 0 1164(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1165(_arch 5 0 1165(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1166(_arch 6 0 1166(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1167(_arch 7 0 1167(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1081 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1082 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1083 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1084(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1084(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_M1 -3 0 1086(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1087(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1089(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1090(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1091(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1092 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1093 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1094 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1095 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1096 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1097 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1098 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1099 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1100 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1101 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1102 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1103 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1104 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1106(_ent(_in))))
		(_port (_int M0 -5 0 1106(_ent(_in))))
		(_port (_int CE -5 0 1106(_ent(_in))))
		(_port (_int CLK -5 0 1107(_ent(_in))))
		(_port (_int Q0 -5 0 1107(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1107(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1116(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1117(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1118(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1119(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1120(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1121(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1122(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1123(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1124(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1125(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1127(_arch(_uni))))
		(_sig (_int GNDI -5 0 1128(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1171(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1172(_prcs 0)))
		(_var (_int Q1_zd -5 0 1173(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1174(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1176(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1177(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1178(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1179(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1180(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1181(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1182(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1183(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1170(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7284          1463573150743 Structure
(_unit VHDL (slice_6 0 1285(structure 0 1320))
	(_version vc6)
	(_time 1463573150744 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code afaefaf8aaf8f2b9fffabaf6a8aca9a8aca9fca9a6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150741)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1337(_ent (_in))))
				(_port (_int D1 -5 0 1337(_ent (_in))))
				(_port (_int SD -5 0 1337(_ent (_in))))
				(_port (_int SP -5 0 1338(_ent (_in))))
				(_port (_int CK -5 0 1338(_ent (_in))))
				(_port (_int LSR -5 0 1338(_ent (_in))))
				(_port (_int Q -5 0 1339(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1342(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1345(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i6 0 1348(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1351(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1353(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i7 0 1355(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1360
		(_object
			(_prcs
				(line__1362(_arch 0 0 1362(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1363(_arch 1 0 1363(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1364(_arch 2 0 1364(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1365(_arch 3 0 1365(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1369
		(_object
			(_prcs
				(line__1371(_arch 4 0 1371(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1372(_arch 5 0 1372(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1373(_arch 6 0 1373(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1374(_arch 7 0 1374(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1288 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1289 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1290 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1291(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1291(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_M1 -3 0 1293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1296(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1297(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1298(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1304 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1305 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1306 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1307 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1308 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1309 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1310 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1311 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1313(_ent(_in))))
		(_port (_int M0 -5 0 1313(_ent(_in))))
		(_port (_int CE -5 0 1313(_ent(_in))))
		(_port (_int CLK -5 0 1314(_ent(_in))))
		(_port (_int Q0 -5 0 1314(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1314(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1323(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1324(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1325(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1326(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1327(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1328(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1329(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1330(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1331(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1332(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1334(_arch(_uni))))
		(_sig (_int GNDI -5 0 1335(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1378(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1379(_prcs 0)))
		(_var (_int Q1_zd -5 0 1380(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1381(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1383(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1384(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1385(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1386(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1387(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1388(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1389(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1390(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1377(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7284          1463573150759 Structure
(_unit VHDL (slice_7 0 1492(structure 0 1527))
	(_version vc6)
	(_time 1463573150760 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bfbeeaebbae8e2a9efeaaae6b8bcb8b8bcb9ecb9b6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150757)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1544(_ent (_in))))
				(_port (_int D1 -5 0 1544(_ent (_in))))
				(_port (_int SD -5 0 1544(_ent (_in))))
				(_port (_int SP -5 0 1545(_ent (_in))))
				(_port (_int CK -5 0 1545(_ent (_in))))
				(_port (_int LSR -5 0 1545(_ent (_in))))
				(_port (_int Q -5 0 1546(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1549(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1552(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i8 0 1555(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1558(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1560(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i9 0 1562(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1567
		(_object
			(_prcs
				(line__1569(_arch 0 0 1569(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1570(_arch 1 0 1570(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1571(_arch 2 0 1571(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1572(_arch 3 0 1572(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1576
		(_object
			(_prcs
				(line__1578(_arch 4 0 1578(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1579(_arch 5 0 1579(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1580(_arch 6 0 1580(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1581(_arch 7 0 1581(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1495 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1496 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1497 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1498(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1498(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_M1 -3 0 1500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1505(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1518 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1520(_ent(_in))))
		(_port (_int M0 -5 0 1520(_ent(_in))))
		(_port (_int CE -5 0 1520(_ent(_in))))
		(_port (_int CLK -5 0 1521(_ent(_in))))
		(_port (_int Q0 -5 0 1521(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1521(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1532(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1533(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1534(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1535(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1536(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1537(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1538(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1539(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1541(_arch(_uni))))
		(_sig (_int GNDI -5 0 1542(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1585(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1586(_prcs 0)))
		(_var (_int Q1_zd -5 0 1587(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1588(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1590(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1591(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1592(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1593(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1594(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1595(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1596(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1597(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1584(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 6043          1463573150765 Structure
(_unit VHDL (slice_11 0 1699(structure 0 1729))
	(_version vc6)
	(_time 1463573150766 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bfbeeaebbae8e2a9edb8aae6b8bcbebcbeb8bcb9ec)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150763)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1743(_ent (_in))))
				(_port (_int D1 -5 0 1743(_ent (_in))))
				(_port (_int SD -5 0 1743(_ent (_in))))
				(_port (_int SP -5 0 1744(_ent (_in))))
				(_port (_int CK -5 0 1744(_ent (_in))))
				(_port (_int LSR -5 0 1744(_ent (_in))))
				(_port (_int Q -5 0 1745(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1748(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1751(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_30 0 1754(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1757(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1759(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1763
		(_object
			(_prcs
				(line__1765(_arch 0 0 1765(_procedure_call (_trgt(4))(_sens(0)))))
				(line__1766(_arch 1 0 1766(_procedure_call (_trgt(6))(_sens(1)))))
				(line__1767(_arch 2 0 1767(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1771
		(_object
			(_prcs
				(line__1773(_arch 3 0 1773(_procedure_call (_trgt(5))(_sens(4)))))
				(line__1774(_arch 4 0 1774(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1775(_arch 5 0 1775(_procedure_call (_trgt(9))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1702 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1703 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1704 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1705(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1705(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_M0 -3 0 1707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1710(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1716 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1717 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1718 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1719 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1720 \0 ns\ (_ent((ns 0)))))
		(_port (_int M0 -5 0 1722(_ent(_in))))
		(_port (_int CE -5 0 1722(_ent(_in))))
		(_port (_int CLK -5 0 1722(_ent(_in))))
		(_port (_int Q0 -5 0 1723(_ent(_out)(_param_out))))
		(_sig (_int M0_ipd -5 0 1732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1734(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1737(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1738(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1740(_arch(_uni))))
		(_sig (_int GNDI -5 0 1741(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1779(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1780(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1782(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1783(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1784(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1785(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1786(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1787(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1778(_prcs (_simple)(_trgt(3))(_sens(5)(7)(9)(10))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1726          1463573150774 Structure
(_unit VHDL (lut40006 0 1863(structure 0 1871))
	(_version vc6)
	(_time 1463573150775 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code cececb9a9e989eddcbcfde919fcdcecdc8c89dc9cb)
	(_ent
		(_time 1463573150772)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1873(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1864(_ent(_in))))
		(_port (_int B -1 0 1864(_ent(_in))))
		(_port (_int C -1 0 1864(_ent(_in))))
		(_port (_int D -1 0 1864(_ent(_in))))
		(_port (_int Z -1 0 1865(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1726          1463573150780 Structure
(_unit VHDL (lut40007 0 1884(structure 0 1892))
	(_version vc6)
	(_time 1463573150781 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code cececb9a9e989eddcbcfde919fcdcecdc9c89dc9cb)
	(_ent
		(_time 1463573150778)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1894(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011000000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011000000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1885(_ent(_in))))
		(_port (_int B -1 0 1885(_ent(_in))))
		(_port (_int C -1 0 1885(_ent(_in))))
		(_port (_int D -1 0 1885(_ent(_in))))
		(_port (_int Z -1 0 1886(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7900          1463573150790 Structure
(_unit VHDL (slice_12 0 1905(structure 0 1940))
	(_version vc6)
	(_time 1463573150791 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code dedf8b8cd88983c88edfcb87d9dddfdddcd9ddd88d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150788)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1969(_ent (_in))))
				(_port (_int B -5 0 1969(_ent (_in))))
				(_port (_int C -5 0 1969(_ent (_in))))
				(_port (_int D -5 0 1969(_ent (_in))))
				(_port (_int Z -5 0 1970(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1966(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -5 0 1973(_ent (_in))))
				(_port (_int B -5 0 1973(_ent (_in))))
				(_port (_int C -5 0 1973(_ent (_in))))
				(_port (_int D -5 0 1973(_ent (_in))))
				(_port (_int Z -5 0 1974(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1958(_ent (_in))))
				(_port (_int D1 -5 0 1958(_ent (_in))))
				(_port (_int SD -5 0 1958(_ent (_in))))
				(_port (_int SP -5 0 1959(_ent (_in))))
				(_port (_int CK -5 0 1959(_ent (_in))))
				(_port (_int LSR -5 0 1959(_ent (_in))))
				(_port (_int Q -5 0 1960(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1963(_ent (_out))))
			)
		)
	)
	(_inst i1 0 1977(_comp lut40006)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 1979(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i214_2_lut_2_lut 0 1981(_comp lut40007)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst lcd_write_28 0 1983(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1986(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1990
		(_object
			(_prcs
				(line__1992(_arch 0 0 1992(_procedure_call (_trgt(8))(_sens(0)))))
				(line__1993(_arch 1 0 1993(_procedure_call (_trgt(9))(_sens(1)))))
				(line__1994(_arch 2 0 1994(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1995(_arch 3 0 1995(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1996(_arch 4 0 1996(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 2000
		(_object
			(_prcs
				(line__2002(_arch 5 0 2002(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2003(_arch 6 0 2003(_procedure_call (_trgt(13))(_sens(12)))))
				(line__2004(_arch 7 0 2004(_procedure_call (_trgt(15))(_sens(14)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1908 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1909 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1910 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1911(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1911(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_C0 -3 0 1913(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1914(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1915(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1916(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1917(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1918(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1919(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1920(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1921 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1922 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1923 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1924 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1925 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1926 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1927 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1928 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1929 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1930 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 1932(_ent(_in))))
		(_port (_int B0 -5 0 1932(_ent(_in))))
		(_port (_int DI0 -5 0 1932(_ent(_in))))
		(_port (_int CE -5 0 1933(_ent(_in))))
		(_port (_int CLK -5 0 1933(_ent(_in))))
		(_port (_int F0 -5 0 1933(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1934(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1934(_ent(_out))))
		(_sig (_int C0_ipd -5 0 1943(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1944(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1945(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1946(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1947(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1948(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1949(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1950(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1951(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1952(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1953(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1955(_arch(_uni))))
		(_sig (_int VCCI -5 0 1956(_arch(_uni))))
		(_var (_int F0_zd -5 0 2009(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2010(_prcs 0)))
		(_var (_int Q0_zd -5 0 2011(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2012(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2014(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2015(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2016(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2017(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2018(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2019(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2007(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(11)(13)(15)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1726          1463573150796 Structure
(_unit VHDL (lut40008 0 2107(structure 0 2115))
	(_version vc6)
	(_time 1463573150797 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code dededb8d8e888ecddbdfce818fdddeddd6d88dd9db)
	(_ent
		(_time 1463573150794)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2117(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2108(_ent(_in))))
		(_port (_int B -1 0 2108(_ent(_in))))
		(_port (_int C -1 0 2108(_ent(_in))))
		(_port (_int D -1 0 2108(_ent(_in))))
		(_port (_int Z -1 0 2109(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1726          1463573150806 Structure
(_unit VHDL (lut40009 0 2128(structure 0 2136))
	(_version vc6)
	(_time 1463573150807 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code eeeeebbcbeb8befdebeffeb1bfedeeede7e8bde9eb)
	(_ent
		(_time 1463573150804)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2138(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110001000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110001000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2129(_ent(_in))))
		(_port (_int B -1 0 2129(_ent(_in))))
		(_port (_int C -1 0 2129(_ent(_in))))
		(_port (_int D -1 0 2129(_ent(_in))))
		(_port (_int Z -1 0 2130(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10872         1463573150819 Structure
(_unit VHDL (slice_13 0 2149(structure 0 2201))
	(_version vc6)
	(_time 1463573150820 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code fdfca8adfaaaa0ebfefaf9acbba2adfefefafefbaefbf4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150810)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 2238(_ent (_in))))
				(_port (_int B -5 0 2238(_ent (_in))))
				(_port (_int C -5 0 2238(_ent (_in))))
				(_port (_int D -5 0 2238(_ent (_in))))
				(_port (_int Z -5 0 2239(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2235(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -5 0 2242(_ent (_in))))
				(_port (_int B -5 0 2242(_ent (_in))))
				(_port (_int C -5 0 2242(_ent (_in))))
				(_port (_int D -5 0 2242(_ent (_in))))
				(_port (_int Z -5 0 2243(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2227(_ent (_in))))
				(_port (_int D1 -5 0 2227(_ent (_in))))
				(_port (_int SD -5 0 2227(_ent (_in))))
				(_port (_int SP -5 0 2228(_ent (_in))))
				(_port (_int CK -5 0 2228(_ent (_in))))
				(_port (_int LSR -5 0 2228(_ent (_in))))
				(_port (_int Q -5 0 2229(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2232(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_rep_6 0 2246(_comp lut40008)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 2248(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_4_lut_4_lut 0 2250(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst lcd_bus_i10 0 2252(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2255(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst lcd_bus_i1 0 2257(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2262
		(_object
			(_prcs
				(line__2264(_arch 0 0 2264(_procedure_call (_trgt(15))(_sens(0)))))
				(line__2265(_arch 1 0 2265(_procedure_call (_trgt(16))(_sens(1)))))
				(line__2266(_arch 2 0 2266(_procedure_call (_trgt(17))(_sens(2)))))
				(line__2267(_arch 3 0 2267(_procedure_call (_trgt(18))(_sens(3)))))
				(line__2268(_arch 4 0 2268(_procedure_call (_trgt(19))(_sens(4)))))
				(line__2269(_arch 5 0 2269(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2270(_arch 6 0 2270(_procedure_call (_trgt(21))(_sens(6)))))
				(line__2271(_arch 7 0 2271(_procedure_call (_trgt(22))(_sens(7)))))
				(line__2272(_arch 8 0 2272(_procedure_call (_trgt(24))(_sens(8)))))
				(line__2273(_arch 9 0 2273(_procedure_call (_trgt(26))(_sens(9)))))
				(line__2274(_arch 10 0 2274(_procedure_call (_trgt(28))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 2278
		(_object
			(_prcs
				(line__2280(_arch 11 0 2280(_procedure_call (_trgt(23))(_sens(22)))))
				(line__2281(_arch 12 0 2281(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2282(_arch 13 0 2282(_procedure_call (_trgt(27))(_sens(26)))))
				(line__2283(_arch 14 0 2283(_procedure_call (_trgt(29))(_sens(28)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2152 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2153 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2154 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2155(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2155(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2164(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2165(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2167(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2168(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2169(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2170(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2171(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2172(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2173(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2174(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2175(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2176(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2177 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2178 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2179 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2180 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2181 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2182 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2183 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2184 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2185 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2186 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2187 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2188 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2189 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2191(_ent(_in))))
		(_port (_int B1 -5 0 2191(_ent(_in))))
		(_port (_int A1 -5 0 2191(_ent(_in))))
		(_port (_int D0 -5 0 2192(_ent(_in))))
		(_port (_int C0 -5 0 2192(_ent(_in))))
		(_port (_int B0 -5 0 2192(_ent(_in))))
		(_port (_int A0 -5 0 2193(_ent(_in))))
		(_port (_int M1 -5 0 2193(_ent(_in))))
		(_port (_int M0 -5 0 2193(_ent(_in))))
		(_port (_int CE -5 0 2194(_ent(_in))))
		(_port (_int CLK -5 0 2194(_ent(_in))))
		(_port (_int F0 -5 0 2194(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2195(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2195(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2195(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2205(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2206(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2207(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2208(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2209(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2210(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 2211(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2212(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2213(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2214(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2215(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2216(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2217(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2218(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2219(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2220(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2221(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2222(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2224(_arch(_uni))))
		(_sig (_int VCCI -5 0 2225(_arch(_uni))))
		(_var (_int F0_zd -5 0 2288(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2289(_prcs 0)))
		(_var (_int Q0_zd -5 0 2290(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2291(_prcs 0)))
		(_var (_int F1_zd -5 0 2292(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2293(_prcs 0)))
		(_var (_int Q1_zd -5 0 2294(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2295(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2297(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2298(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2299(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2300(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2301(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2302(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2303(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2304(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 15 0 2286(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 16 -1)
)
I 000050 55 1726          1463573150825 Structure
(_unit VHDL (lut40010 0 2437(structure 0 2445))
	(_version vc6)
	(_time 1463573150826 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code fdfdf8acacabadeef8fceda2acfefcfefdfbaefaf8)
	(_ent
		(_time 1463573150823)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2447(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000100000100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000100000100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2438(_ent(_in))))
		(_port (_int B -1 0 2438(_ent(_in))))
		(_port (_int C -1 0 2438(_ent(_in))))
		(_port (_int D -1 0 2438(_ent(_in))))
		(_port (_int Z -1 0 2439(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1726          1463573150837 Structure
(_unit VHDL (lut40011 0 2458(structure 0 2466))
	(_version vc6)
	(_time 1463573150838 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 0d0c5e0a5c5b5d1e080c1d525c0e0c0e0c0b5e0a08)
	(_ent
		(_time 1463573150835)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2468(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2459(_ent(_in))))
		(_port (_int B -1 0 2459(_ent(_in))))
		(_port (_int C -1 0 2459(_ent(_in))))
		(_port (_int D -1 0 2459(_ent(_in))))
		(_port (_int Z -1 0 2460(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 11206         1463573150850 Structure
(_unit VHDL (slice_14 0 2479(structure 0 2534))
	(_version vc6)
	(_time 1463573150851 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1c1c1f1b1c4b410a1f1b1b1f5a434c1f181b1f1a4f1a15)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150841)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -5 0 2572(_ent (_in))))
				(_port (_int B -5 0 2572(_ent (_in))))
				(_port (_int C -5 0 2572(_ent (_in))))
				(_port (_int D -5 0 2572(_ent (_in))))
				(_port (_int Z -5 0 2573(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -5 0 2576(_ent (_in))))
				(_port (_int B -5 0 2576(_ent (_in))))
				(_port (_int C -5 0 2576(_ent (_in))))
				(_port (_int D -5 0 2576(_ent (_in))))
				(_port (_int Z -5 0 2577(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2561(_ent (_in))))
				(_port (_int D1 -5 0 2561(_ent (_in))))
				(_port (_int SD -5 0 2561(_ent (_in))))
				(_port (_int SP -5 0 2562(_ent (_in))))
				(_port (_int CK -5 0 2562(_ent (_in))))
				(_port (_int LSR -5 0 2562(_ent (_in))))
				(_port (_int Q -5 0 2563(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2566(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2569(_ent (_out))))
			)
		)
	)
	(_inst i1_4_lut_4_lut_adj_1 0 2580(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i2_3_lut_4_lut_4_lut 0 2582(_comp lut40011)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst lcd_bus_i12 0 2584(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2587(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2589(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i11 0 2591(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2596
		(_object
			(_prcs
				(line__2598(_arch 0 0 2598(_procedure_call (_trgt(16))(_sens(0)))))
				(line__2599(_arch 1 0 2599(_procedure_call (_trgt(17))(_sens(1)))))
				(line__2600(_arch 2 0 2600(_procedure_call (_trgt(18))(_sens(2)))))
				(line__2601(_arch 3 0 2601(_procedure_call (_trgt(19))(_sens(3)))))
				(line__2602(_arch 4 0 2602(_procedure_call (_trgt(20))(_sens(4)))))
				(line__2603(_arch 5 0 2603(_procedure_call (_trgt(21))(_sens(5)))))
				(line__2604(_arch 6 0 2604(_procedure_call (_trgt(22))(_sens(6)))))
				(line__2605(_arch 7 0 2605(_procedure_call (_trgt(23))(_sens(7)))))
				(line__2606(_arch 8 0 2606(_procedure_call (_trgt(24))(_sens(8)))))
				(line__2607(_arch 9 0 2607(_procedure_call (_trgt(26))(_sens(9)))))
				(line__2608(_arch 10 0 2608(_procedure_call (_trgt(28))(_sens(10)))))
				(line__2609(_arch 11 0 2609(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 2613
		(_object
			(_prcs
				(line__2615(_arch 12 0 2615(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2616(_arch 13 0 2616(_procedure_call (_trgt(27))(_sens(26)))))
				(line__2617(_arch 14 0 2617(_procedure_call (_trgt(29))(_sens(28)))))
				(line__2618(_arch 15 0 2618(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2482 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2483 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2484 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2485(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2485(_ent gms(_string \"SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2495(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2496(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2497(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2498(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2499(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2505(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2506(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2507(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2508(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2518 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2519 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2520 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2521 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2523(_ent(_in))))
		(_port (_int C1 -5 0 2523(_ent(_in))))
		(_port (_int B1 -5 0 2523(_ent(_in))))
		(_port (_int A1 -5 0 2524(_ent(_in))))
		(_port (_int D0 -5 0 2524(_ent(_in))))
		(_port (_int C0 -5 0 2524(_ent(_in))))
		(_port (_int B0 -5 0 2525(_ent(_in))))
		(_port (_int A0 -5 0 2525(_ent(_in))))
		(_port (_int M1 -5 0 2525(_ent(_in))))
		(_port (_int M0 -5 0 2526(_ent(_in))))
		(_port (_int CE -5 0 2526(_ent(_in))))
		(_port (_int CLK -5 0 2526(_ent(_in))))
		(_port (_int F0 -5 0 2527(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2527(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2527(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2528(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2537(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2538(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2539(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2540(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2541(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2542(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2543(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2544(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 2545(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2546(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2547(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2548(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2549(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2550(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2551(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2552(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2553(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2554(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2555(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2556(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2558(_arch(_uni))))
		(_sig (_int GNDI -5 0 2559(_arch(_uni))))
		(_var (_int F0_zd -5 0 2624(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2625(_prcs 0)))
		(_var (_int Q0_zd -5 0 2626(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2627(_prcs 0)))
		(_var (_int F1_zd -5 0 2628(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2629(_prcs 0)))
		(_var (_int Q1_zd -5 0 2630(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2631(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2633(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2634(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2635(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2636(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2637(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2638(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2639(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2640(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 2621(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
I 000050 55 7288          1463573150856 Structure
(_unit VHDL (slice_21 0 2776(structure 0 2811))
	(_version vc6)
	(_time 1463573150857 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1c1c1f1b1c4b410a4c4909451b1f1e1f1d1b1f1a4f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150854)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2828(_ent (_in))))
				(_port (_int D1 -5 0 2828(_ent (_in))))
				(_port (_int SD -5 0 2828(_ent (_in))))
				(_port (_int SP -5 0 2829(_ent (_in))))
				(_port (_int CK -5 0 2829(_ent (_in))))
				(_port (_int LSR -5 0 2829(_ent (_in))))
				(_port (_int Q -5 0 2830(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2833(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2836(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i13 0 2839(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2842(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2844(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i14 0 2846(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2851
		(_object
			(_prcs
				(line__2853(_arch 0 0 2853(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2854(_arch 1 0 2854(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2855(_arch 2 0 2855(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2856(_arch 3 0 2856(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2860
		(_object
			(_prcs
				(line__2862(_arch 4 0 2862(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2863(_arch 5 0 2863(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2864(_arch 6 0 2864(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2865(_arch 7 0 2865(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2779 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2780 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2781 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2782(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2782(_ent gms(_string \"SLICE_21"\))))
		(_gen (_int tipd_M1 -3 0 2784(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2785(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2786(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2787(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2788(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2789(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2792 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2793 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2794 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2795 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2796 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2797 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2798 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2799 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2800 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2801 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2802 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2804(_ent(_in))))
		(_port (_int M0 -5 0 2804(_ent(_in))))
		(_port (_int CE -5 0 2804(_ent(_in))))
		(_port (_int CLK -5 0 2805(_ent(_in))))
		(_port (_int Q0 -5 0 2805(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2805(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2814(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2815(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2816(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2817(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2818(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2819(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2820(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2821(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2822(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2823(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2825(_arch(_uni))))
		(_sig (_int GNDI -5 0 2826(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2869(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2870(_prcs 0)))
		(_var (_int Q1_zd -5 0 2871(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2872(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2874(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2875(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2876(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2877(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2878(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2879(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2880(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2881(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2868(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7288          1463573150868 Structure
(_unit VHDL (slice_22 0 2983(structure 0 3018))
	(_version vc6)
	(_time 1463573150869 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2c2c2f282c7b713a7c7939752b2f2e2f2e2b2f2a7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150866)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 3035(_ent (_in))))
				(_port (_int D1 -5 0 3035(_ent (_in))))
				(_port (_int SD -5 0 3035(_ent (_in))))
				(_port (_int SP -5 0 3036(_ent (_in))))
				(_port (_int CK -5 0 3036(_ent (_in))))
				(_port (_int LSR -5 0 3036(_ent (_in))))
				(_port (_int Q -5 0 3037(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3040(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3043(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i15 0 3046(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 3049(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 3051(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i16 0 3053(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 3058
		(_object
			(_prcs
				(line__3060(_arch 0 0 3060(_procedure_call (_trgt(6))(_sens(0)))))
				(line__3061(_arch 1 0 3061(_procedure_call (_trgt(8))(_sens(1)))))
				(line__3062(_arch 2 0 3062(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3063(_arch 3 0 3063(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 3067
		(_object
			(_prcs
				(line__3069(_arch 4 0 3069(_procedure_call (_trgt(7))(_sens(6)))))
				(line__3070(_arch 5 0 3070(_procedure_call (_trgt(9))(_sens(8)))))
				(line__3071(_arch 6 0 3071(_procedure_call (_trgt(11))(_sens(10)))))
				(line__3072(_arch 7 0 3072(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2986 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2987 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2988 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2989(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2989(_ent gms(_string \"SLICE_22"\))))
		(_gen (_int tipd_M1 -3 0 2991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2996(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2999 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 3000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 3001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 3002 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 3003 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 3004 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 3005 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 3006 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3007 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3008 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3009 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 3011(_ent(_in))))
		(_port (_int M0 -5 0 3011(_ent(_in))))
		(_port (_int CE -5 0 3011(_ent(_in))))
		(_port (_int CLK -5 0 3012(_ent(_in))))
		(_port (_int Q0 -5 0 3012(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3012(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 3021(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 3022(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 3023(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 3024(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 3025(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 3026(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3027(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3028(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 3029(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3030(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3032(_arch(_uni))))
		(_sig (_int GNDI -5 0 3033(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3076(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3077(_prcs 0)))
		(_var (_int Q1_zd -5 0 3078(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3079(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 3081(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 3082(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 3083(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 3084(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 3085(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 3086(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3087(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3088(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 3075(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1122          1463573150874 Structure
(_unit VHDL (xo2iobuf 0 3190(structure 0 3197))
	(_version vc6)
	(_time 1463573150875 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 2c2c2428297e7a3a242a6a767f2b292a2a2b242a7a)
	(_ent
		(_time 1463573150872)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3199(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3191(_ent(_in))))
		(_port (_int T -1 0 3191(_ent(_in))))
		(_port (_int PAD -1 0 3191(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3034          1463573150884 Structure
(_unit VHDL (lcd_bus_15_b 0 3209(structure 0 3226))
	(_version vc6)
	(_time 1463573150885 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3c3d6f396c6b6c296e3c2e67683b3f396a3f3d3f39)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150882)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3237(_ent (_in))))
				(_port (_int T -4 0 3237(_ent (_in))))
				(_port (_int PAD -4 0 3237(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3234(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 3240(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3242(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3246
		(_object
			(_prcs
				(line__3248(_arch 0 0 3248(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3212 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3213 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3214 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3215(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3215(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 3217(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 3218(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3220(_ent(_in))))
		(_port (_int lcdbus15 -4 0 3220(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3229(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 3230(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3232(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 3252(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 3253(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3251(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463573150890 Structure
(_unit VHDL (lcd_bus_11_b 0 3282(structure 0 3299))
	(_version vc6)
	(_time 1463573150891 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3c3d6f396c6b6c296e3c2e67683b3f396a3f3d3f3d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150888)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3310(_ent (_in))))
				(_port (_int T -4 0 3310(_ent (_in))))
				(_port (_int PAD -4 0 3310(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3307(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 3313(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3315(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3319
		(_object
			(_prcs
				(line__3321(_arch 0 0 3321(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3285 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3286 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3287 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3288(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3288(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 3290(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 3291(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3293(_ent(_in))))
		(_port (_int lcdbus11 -4 0 3293(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3302(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 3303(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3305(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 3325(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 3326(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3324(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463573150899 Structure
(_unit VHDL (lcd_bus_12_b 0 3355(structure 0 3372))
	(_version vc6)
	(_time 1463573150900 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4b4a18491a1c1b5e194b59101f4c484e1d484a4849)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150897)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3383(_ent (_in))))
				(_port (_int T -4 0 3383(_ent (_in))))
				(_port (_int PAD -4 0 3383(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3380(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 3386(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3388(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3392
		(_object
			(_prcs
				(line__3394(_arch 0 0 3394(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3358 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3359 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3360 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3361(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3361(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 3363(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 3364(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3366(_ent(_in))))
		(_port (_int lcdbus12 -4 0 3366(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3375(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 3376(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3378(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 3398(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 3399(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3397(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463573150905 Structure
(_unit VHDL (lcd_bus_13_b 0 3428(structure 0 3445))
	(_version vc6)
	(_time 1463573150906 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4b4a18491a1c1b5e194b59101f4c484e1d484a4848)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150903)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3456(_ent (_in))))
				(_port (_int T -4 0 3456(_ent (_in))))
				(_port (_int PAD -4 0 3456(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3453(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 3459(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3461(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3465
		(_object
			(_prcs
				(line__3467(_arch 0 0 3467(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3431 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3432 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3433 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3434(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3434(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 3436(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 3437(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3439(_ent(_in))))
		(_port (_int lcdbus13 -4 0 3439(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3448(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 3449(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3451(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 3471(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 3472(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3470(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463573150915 Structure
(_unit VHDL (lcd_bus_14_b 0 3501(structure 0 3518))
	(_version vc6)
	(_time 1463573150916 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5b5a08580a0c0b4e095b49000f5c585e0d585a585f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150913)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3529(_ent (_in))))
				(_port (_int T -4 0 3529(_ent (_in))))
				(_port (_int PAD -4 0 3529(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3526(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 3532(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3534(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3538
		(_object
			(_prcs
				(line__3540(_arch 0 0 3540(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3504 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3505 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3506 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3507(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3507(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 3509(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 3510(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3512(_ent(_in))))
		(_port (_int lcdbus14 -4 0 3512(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3521(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 3522(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3524(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 3544(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 3545(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3543(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3034          1463573150921 Structure
(_unit VHDL (lcd_bus_10_b 0 3574(structure 0 3591))
	(_version vc6)
	(_time 1463573150922 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5b5a08580a0c0b4e095b49000f5c585e0d585a585b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150919)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3602(_ent (_in))))
				(_port (_int T -4 0 3602(_ent (_in))))
				(_port (_int PAD -4 0 3602(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3599(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 3605(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3607(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3611
		(_object
			(_prcs
				(line__3613(_arch 0 0 3613(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3577 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3578 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3579 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3580(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3580(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 3582(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 3583(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3585(_ent(_in))))
		(_port (_int lcdbus10 -4 0 3585(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3594(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 3595(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3597(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 3617(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 3618(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3616(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573150930 Structure
(_unit VHDL (lcd_bus_9_b 0 3647(structure 0 3664))
	(_version vc6)
	(_time 1463573150931 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6a6b396a383d3a7f386a78313e6d696f3c69636f3c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150928)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3675(_ent (_in))))
				(_port (_int T -4 0 3675(_ent (_in))))
				(_port (_int PAD -4 0 3675(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3672(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 3678(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3680(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3684
		(_object
			(_prcs
				(line__3686(_arch 0 0 3686(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3650 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3651 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3652 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3653(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3653(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 3655(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 3656(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3658(_ent(_in))))
		(_port (_int lcdbus9 -4 0 3658(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3667(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 3668(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3670(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 3690(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 3691(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3689(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573150936 Structure
(_unit VHDL (lcd_bus_8_b 0 3720(structure 0 3737))
	(_version vc6)
	(_time 1463573150937 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6a6b396a383d3a7f386a78313e6d696f3c69626f3c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150934)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3748(_ent (_in))))
				(_port (_int T -4 0 3748(_ent (_in))))
				(_port (_int PAD -4 0 3748(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3745(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 3751(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3753(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3757
		(_object
			(_prcs
				(line__3759(_arch 0 0 3759(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3723 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3724 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3725 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3726(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3726(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 3728(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 3729(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3731(_ent(_in))))
		(_port (_int lcdbus8 -4 0 3731(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3740(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 3741(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3743(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 3763(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 3764(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3762(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573150946 Structure
(_unit VHDL (lcd_bus_7_b 0 3793(structure 0 3810))
	(_version vc6)
	(_time 1463573150947 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7a7b297b282d2a6f287a68212e7d797f2c797d7f2c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150944)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3821(_ent (_in))))
				(_port (_int T -4 0 3821(_ent (_in))))
				(_port (_int PAD -4 0 3821(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3818(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 3824(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3826(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3830
		(_object
			(_prcs
				(line__3832(_arch 0 0 3832(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3796 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3797 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3798 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3799(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3799(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 3801(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 3802(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3804(_ent(_in))))
		(_port (_int lcdbus7 -4 0 3804(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3813(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 3814(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3816(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 3836(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 3837(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3835(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573150952 Structure
(_unit VHDL (lcd_bus_6_b 0 3866(structure 0 3883))
	(_version vc6)
	(_time 1463573150953 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7a7b297b282d2a6f287a68212e7d797f2c797c7f2c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150950)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3894(_ent (_in))))
				(_port (_int T -4 0 3894(_ent (_in))))
				(_port (_int PAD -4 0 3894(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3891(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 3897(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3899(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3903
		(_object
			(_prcs
				(line__3905(_arch 0 0 3905(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3869 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3870 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3871 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3872(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3872(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 3874(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 3875(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3877(_ent(_in))))
		(_port (_int lcdbus6 -4 0 3877(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3886(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 3887(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3889(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 3909(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 3910(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3908(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573150962 Structure
(_unit VHDL (lcd_bus_5_b 0 3939(structure 0 3956))
	(_version vc6)
	(_time 1463573150963 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8a8bd984d8ddda9fd88a98d1de8d898fdc898f8fdc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150960)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3967(_ent (_in))))
				(_port (_int T -4 0 3967(_ent (_in))))
				(_port (_int PAD -4 0 3967(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3964(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 3970(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3972(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3976
		(_object
			(_prcs
				(line__3978(_arch 0 0 3978(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3942 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3943 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3944 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3945(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3945(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 3947(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 3948(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3950(_ent(_in))))
		(_port (_int lcdbus5 -4 0 3950(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3959(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 3960(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3962(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 3982(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 3983(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3981(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573150968 Structure
(_unit VHDL (lcd_bus_4_b 0 4012(structure 0 4029))
	(_version vc6)
	(_time 1463573150969 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8a8bd984d8ddda9fd88a98d1de8d898fdc898e8fdc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150966)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4040(_ent (_in))))
				(_port (_int T -4 0 4040(_ent (_in))))
				(_port (_int PAD -4 0 4040(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4037(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 4043(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4045(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4049
		(_object
			(_prcs
				(line__4051(_arch 0 0 4051(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4015 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4016 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4017 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4018(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4018(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4020(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 4021(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4023(_ent(_in))))
		(_port (_int lcdbus4 -4 0 4023(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4032(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 4033(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4035(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 4055(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 4056(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4054(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573150977 Structure
(_unit VHDL (lcd_bus_3_b 0 4085(structure 0 4102))
	(_version vc6)
	(_time 1463573150978 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9998ca9693cec98ccb998bc2cd9e9a9ccf9a9a9ccf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150975)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4113(_ent (_in))))
				(_port (_int T -4 0 4113(_ent (_in))))
				(_port (_int PAD -4 0 4113(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4110(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 4116(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4118(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4122
		(_object
			(_prcs
				(line__4124(_arch 0 0 4124(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4088 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4089 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4090 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4091(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4091(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4093(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 4094(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4096(_ent(_in))))
		(_port (_int lcdbus3 -4 0 4096(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4105(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 4106(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4108(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 4128(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 4129(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4127(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573150991 Structure
(_unit VHDL (lcd_bus_2_b 0 4158(structure 0 4175))
	(_version vc6)
	(_time 1463573150992 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a9a8fafea3fef9bcfba9bbf2fdaeaaacffaaabacff)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150981)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4186(_ent (_in))))
				(_port (_int T -4 0 4186(_ent (_in))))
				(_port (_int PAD -4 0 4186(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4183(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 4189(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4191(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4195
		(_object
			(_prcs
				(line__4197(_arch 0 0 4197(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4161 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4162 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4163 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4164(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4164(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 4166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 4167(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4169(_ent(_in))))
		(_port (_int lcdbus2 -4 0 4169(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4178(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 4179(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4181(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 4201(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 4202(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4200(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573150997 Structure
(_unit VHDL (lcd_bus_1_b 0 4231(structure 0 4248))
	(_version vc6)
	(_time 1463573150998 2016.05.18 14:05:50)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a9a8fafea3fef9bcfba9bbf2fdaeaaacffaaa8acff)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150995)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4259(_ent (_in))))
				(_port (_int T -4 0 4259(_ent (_in))))
				(_port (_int PAD -4 0 4259(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4256(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 4262(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4264(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4268
		(_object
			(_prcs
				(line__4270(_arch 0 0 4270(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4234 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4235 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4236 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4237(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4237(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 4239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 4240(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4242(_ent(_in))))
		(_port (_int lcdbus1 -4 0 4242(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4251(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 4252(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4254(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 4274(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 4275(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4273(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3023          1463573151006 Structure
(_unit VHDL (lcd_bus_0_b 0 4304(structure 0 4321))
	(_version vc6)
	(_time 1463573151007 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b8b9ebecb3efe8adeab8aae3ecbfbbbdeebbb8bdee)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151001)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4332(_ent (_in))))
				(_port (_int T -4 0 4332(_ent (_in))))
				(_port (_int PAD -4 0 4332(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4329(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 4335(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4337(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4341
		(_object
			(_prcs
				(line__4343(_arch 0 0 4343(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4307 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4308 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4309 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4310(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4310(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 4312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 4313(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4315(_ent(_in))))
		(_port (_int lcdbus0 -4 0 4315(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4324(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 4325(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4327(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 4347(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 4348(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4346(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463573151012 Structure
(_unit VHDL (lcd_writeb 0 4377(structure 0 4394))
	(_version vc6)
	(_time 1463573151013 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b8b9ebecb3efe8adeab9afe3ebbeb1bfbcbebdbeba)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151010)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4405(_ent (_in))))
				(_port (_int T -4 0 4405(_ent (_in))))
				(_port (_int PAD -4 0 4405(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4402(_ent (_out))))
			)
		)
	)
	(_inst lcd_write_pad 0 4408(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwrite_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4410(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4414
		(_object
			(_prcs
				(line__4416(_arch 0 0 4416(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4381 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4382 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4383(_ent(_string \"lcd_writeB"\))))
		(_gen (_int tipd_PADDO -3 0 4385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwrite -3 0 4386(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4388(_ent(_in))))
		(_port (_int lcdwrite -4 0 4388(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4397(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwrite_out -4 0 4398(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4400(_arch(_uni))))
		(_var (_int lcdwrite_zd -4 0 4420(_prcs 0((i 1)))))
		(_var (_int lcdwrite_GlitchData -6 0 4421(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4419(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 1702127986)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463573151022 Structure
(_unit VHDL (lcd_resetb 0 4450(structure 0 4467))
	(_version vc6)
	(_time 1463573151023 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code c8c99b9dc39f98dd9ac9da929ccfcbcecdcfccceca)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151016)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4478(_ent (_in))))
				(_port (_int T -4 0 4478(_ent (_in))))
				(_port (_int PAD -4 0 4478(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4475(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 4481(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4483(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4487
		(_object
			(_prcs
				(line__4489(_arch 0 0 4489(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4453 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4454 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4455 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4456(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4456(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 4458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 4459(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4461(_ent(_in))))
		(_port (_int lcdreset -4 0 4461(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4470(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 4471(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4473(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 4493(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 4494(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4492(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2996          1463573151028 Structure
(_unit VHDL (lcd_rsb 0 4523(structure 0 4540))
	(_version vc6)
	(_time 1463573151029 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code c8c99b9dc39f98dd9ac9da939acecace9bcecbcecc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151026)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4551(_ent (_in))))
				(_port (_int T -4 0 4551(_ent (_in))))
				(_port (_int PAD -4 0 4551(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4548(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4554(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4556(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4560
		(_object
			(_prcs
				(line__4562(_arch 0 0 4562(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4526 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4527 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4528 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4529(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4529(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4532(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4534(_ent(_in))))
		(_port (_int lcdrs -4 0 4534(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4543(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4544(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4546(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4566(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 4567(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4565(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463573151040 Structure
(_unit VHDL (busyb 0 4596(structure 0 4613))
	(_version vc6)
	(_time 1463573151041 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d8d9da8bd58e8fcfd5d8ca828bdfdddfdbdfd1deda)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151038)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4624(_ent (_in))))
				(_port (_int T -4 0 4624(_ent (_in))))
				(_port (_int PAD -4 0 4624(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4621(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 4627(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4629(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4633
		(_object
			(_prcs
				(line__4635(_arch 0 0 4635(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4599 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4600 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4601 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4602(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4602(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 4604(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 4605(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4607(_ent(_in))))
		(_port (_int busyS -4 0 4607(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4616(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 4617(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4619(_arch(_uni))))
		(_var (_int busyS_zd -4 0 4639(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 4640(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4638(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1004          1463573151055 Structure
(_unit VHDL (xo2iobuf0012 0 4669(structure 0 4676))
	(_version vc6)
	(_time 1463573151056 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code e7e7efb4b6b5b1f1efe1a1bdb4e0e2e1e1e4e7e4e7)
	(_ent
		(_time 1463573151053)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 4678(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 4670(_ent(_out))))
		(_port (_int PAD -1 0 4670(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3352          1463573151061 Structure
(_unit VHDL (clkb 0 4688(structure 0 4708))
	(_version vc6)
	(_time 1463573151062 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code e7e6e4b4b3b0e1f1e0e0f4bde5e1b5e1e5e1e4e1b4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151059)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4715(_ent (_out))))
				(_port (_int PAD -5 0 4715(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 4718(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4722
		(_object
			(_prcs
				(line__4724(_arch 0 0 4724(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4691 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4692 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4693 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4694(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4694(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 4696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 4697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 4698 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 4699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 4700 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4702(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 4702(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4711(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 4712(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4728(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4729(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 4731(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 4732(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4727(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3352          1463573151071 Structure
(_unit VHDL (rstb 0 4772(structure 0 4792))
	(_version vc6)
	(_time 1463573151072 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code f7f7f5a6f3a1a7e1f0f1e5aca5f0f3f1f5f0f5f0f4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151069)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4799(_ent (_out))))
				(_port (_int PAD -5 0 4799(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 4802(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4806
		(_object
			(_prcs
				(line__4808(_arch 0 0 4808(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4775 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4776 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4777 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4778(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4778(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 4780(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 4781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 4782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 4783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 4784 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4786(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 4786(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4795(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 4796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4812(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4813(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 4815(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 4816(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4811(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3335          1463573151077 Structure
(_unit VHDL (gob 0 4856(structure 0 4876))
	(_version vc6)
	(_time 1463573151083 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 06070000565150100401405c550001005000040001)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151075)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4883(_ent (_out))))
				(_port (_int PAD -5 0 4883(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 4886(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4890
		(_object
			(_prcs
				(line__4892(_arch 0 0 4892(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4859 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4860 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4861 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4862(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4862(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 4864(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 4865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 4866 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 4867 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 4868 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4870(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 4870(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4879(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 4880(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4896(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4897(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 4899(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 4900(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4895(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3520          1463573151088 Structure
(_unit VHDL (data1command0b 0 4940(structure 0 4960))
	(_version vc6)
	(_time 1463573151089 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 06070300015056100204175c540050005200520007)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151086)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4967(_ent (_out))))
				(_port (_int PAD -5 0 4967(_ent (_in))))
			)
		)
	)
	(_inst data1Command0_pad 0 4970(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(data1Command0S_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4974
		(_object
			(_prcs
				(line__4976(_arch 0 0 4976(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4943 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4944 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4945 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4946(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4946(_ent(_string \"data1Command0B"\))))
		(_gen (_int tipd_data1Command0S -3 0 4948(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_data1Command0S_PADDI -3 0 4949(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_data1Command0S -4 0 4950 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_posedge -4 0 4951 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_negedge -4 0 4952 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4954(_ent(_out)(_param_out))))
		(_port (_int data1Command0S -5 0 4954(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4963(_arch(_uni((i 1))))))
		(_sig (_int data1Command0S_ipd -5 0 4964(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4980(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4981(_prcs 0)))
		(_var (_int tviol_data1Command0S_data1Command0S -8 0 4983(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_data1Command0S -9 0 4984(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4979(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 1836008241 1684955501 21296)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463573151100 Structure
(_unit VHDL (payload_15_b 0 5024(structure 0 5044))
	(_version vc6)
	(_time 1463573151101 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1616171111404b004011504c461012134015171513)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151092)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5051(_ent (_out))))
				(_port (_int PAD -5 0 5051(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_15 0 5054(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload15_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5058
		(_object
			(_prcs
				(line__5060(_arch 0 0 5060(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5027 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5028 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5029 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5030(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5030(_ent(_string \"payload_15_B"\))))
		(_gen (_int tipd_payload15 -3 0 5032(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload15_PADDI -3 0 5033(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload15 -4 0 5034 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_posedge -4 0 5035 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_negedge -4 0 5036 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5038(_ent(_out)(_param_out))))
		(_port (_int payload15 -5 0 5038(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5047(_arch(_uni((i 1))))))
		(_sig (_int payload15_ipd -5 0 5048(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5064(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5065(_prcs 0)))
		(_var (_int tviol_payload15_payload15 -8 0 5067(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload15 -9 0 5068(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5063(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 53)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463573151106 Structure
(_unit VHDL (payload_14_b 0 5108(structure 0 5128))
	(_version vc6)
	(_time 1463573151107 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1616171111404b004011504c461012134015171512)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151104)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5135(_ent (_out))))
				(_port (_int PAD -5 0 5135(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_14 0 5138(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload14_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5142
		(_object
			(_prcs
				(line__5144(_arch 0 0 5144(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5111 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5112 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5113 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5114(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5114(_ent(_string \"payload_14_B"\))))
		(_gen (_int tipd_payload14 -3 0 5116(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload14_PADDI -3 0 5117(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload14 -4 0 5118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_posedge -4 0 5119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_negedge -4 0 5120 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5122(_ent(_out)(_param_out))))
		(_port (_int payload14 -5 0 5122(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5131(_arch(_uni((i 1))))))
		(_sig (_int payload14_ipd -5 0 5132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5148(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5149(_prcs 0)))
		(_var (_int tviol_payload14_payload14 -8 0 5151(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload14 -9 0 5152(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5147(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 52)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463573151118 Structure
(_unit VHDL (payload_13_b 0 5192(structure 0 5212))
	(_version vc6)
	(_time 1463573151119 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2626272221707b307021607c762022237025272525)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151116)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5219(_ent (_out))))
				(_port (_int PAD -5 0 5219(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_13 0 5222(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload13_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5226
		(_object
			(_prcs
				(line__5228(_arch 0 0 5228(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5195 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5196 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5197 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5198(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5198(_ent(_string \"payload_13_B"\))))
		(_gen (_int tipd_payload13 -3 0 5200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload13_PADDI -3 0 5201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload13 -4 0 5202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_posedge -4 0 5203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_negedge -4 0 5204 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5206(_ent(_out)(_param_out))))
		(_port (_int payload13 -5 0 5206(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5215(_arch(_uni((i 1))))))
		(_sig (_int payload13_ipd -5 0 5216(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5232(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5233(_prcs 0)))
		(_var (_int tviol_payload13_payload13 -8 0 5235(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload13 -9 0 5236(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5231(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 51)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463573151124 Structure
(_unit VHDL (payload_12_b 0 5276(structure 0 5296))
	(_version vc6)
	(_time 1463573151125 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2626272221707b307021607c762022237025272524)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151122)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5303(_ent (_out))))
				(_port (_int PAD -5 0 5303(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_12 0 5306(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload12_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5310
		(_object
			(_prcs
				(line__5312(_arch 0 0 5312(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5279 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5280 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5281 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5282(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5282(_ent(_string \"payload_12_B"\))))
		(_gen (_int tipd_payload12 -3 0 5284(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload12_PADDI -3 0 5285(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload12 -4 0 5286 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_posedge -4 0 5287 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_negedge -4 0 5288 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5290(_ent(_out)(_param_out))))
		(_port (_int payload12 -5 0 5290(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5299(_arch(_uni((i 1))))))
		(_sig (_int payload12_ipd -5 0 5300(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5316(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5317(_prcs 0)))
		(_var (_int tviol_payload12_payload12 -8 0 5319(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload12 -9 0 5320(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5315(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 50)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463573151133 Structure
(_unit VHDL (payload_11_b 0 5360(structure 0 5380))
	(_version vc6)
	(_time 1463573151134 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 35353430316368236332736f653331306336343634)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151131)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5387(_ent (_out))))
				(_port (_int PAD -5 0 5387(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_11 0 5390(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload11_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5394
		(_object
			(_prcs
				(line__5396(_arch 0 0 5396(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5363 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5364 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5365 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5366(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5366(_ent(_string \"payload_11_B"\))))
		(_gen (_int tipd_payload11 -3 0 5368(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload11_PADDI -3 0 5369(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload11 -4 0 5370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_posedge -4 0 5371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_negedge -4 0 5372 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5374(_ent(_out)(_param_out))))
		(_port (_int payload11 -5 0 5374(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5383(_arch(_uni((i 1))))))
		(_sig (_int payload11_ipd -5 0 5384(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5400(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5401(_prcs 0)))
		(_var (_int tviol_payload11_payload11 -8 0 5403(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload11 -9 0 5404(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5399(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 49)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3443          1463573151149 Structure
(_unit VHDL (payload_10_b 0 5444(structure 0 5464))
	(_version vc6)
	(_time 1463573151150 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 45454447411318531342031f154341401346444645)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151147)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5471(_ent (_out))))
				(_port (_int PAD -5 0 5471(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_10 0 5474(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload10_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5478
		(_object
			(_prcs
				(line__5480(_arch 0 0 5480(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5448 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5449 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5450(_ent(_string \"payload_10_B"\))))
		(_gen (_int tipd_payload10 -3 0 5452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload10_PADDI -3 0 5453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload10 -4 0 5454 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_posedge -4 0 5455 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_negedge -4 0 5456 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5458(_ent(_out)(_param_out))))
		(_port (_int payload10 -5 0 5458(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5467(_arch(_uni((i 1))))))
		(_sig (_int payload10_ipd -5 0 5468(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5484(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5485(_prcs 0)))
		(_var (_int tviol_payload10_payload10 -8 0 5487(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload10 -9 0 5488(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5483(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 48)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151155 Structure
(_unit VHDL (payload_9_b 0 5528(structure 0 5548))
	(_version vc6)
	(_time 1463573151156 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 45454447411318531342031f1543414013464c4013)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151153)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5555(_ent (_out))))
				(_port (_int PAD -5 0 5555(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_9 0 5558(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload9_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5562
		(_object
			(_prcs
				(line__5564(_arch 0 0 5564(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5531 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5532 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5533 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5534(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5534(_ent(_string \"payload_9_B"\))))
		(_gen (_int tipd_payload9 -3 0 5536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload9_PADDI -3 0 5537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload9 -4 0 5538 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_posedge -4 0 5539 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_negedge -4 0 5540 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5542(_ent(_out)(_param_out))))
		(_port (_int payload9 -5 0 5542(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5551(_arch(_uni((i 1))))))
		(_sig (_int payload9_ipd -5 0 5552(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5568(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5569(_prcs 0)))
		(_var (_int tviol_payload9_payload9 -8 0 5571(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload9 -9 0 5572(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5567(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 962879855)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151164 Structure
(_unit VHDL (payload_8_b 0 5612(structure 0 5632))
	(_version vc6)
	(_time 1463573151165 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 54545557510209420253120e0452505102575c5102)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151162)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5639(_ent (_out))))
				(_port (_int PAD -5 0 5639(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_8 0 5642(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload8_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5646
		(_object
			(_prcs
				(line__5648(_arch 0 0 5648(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5615 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5616 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5617 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5618(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5618(_ent(_string \"payload_8_B"\))))
		(_gen (_int tipd_payload8 -3 0 5620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload8_PADDI -3 0 5621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload8 -4 0 5622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_posedge -4 0 5623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_negedge -4 0 5624 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5626(_ent(_out)(_param_out))))
		(_port (_int payload8 -5 0 5626(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5635(_arch(_uni((i 1))))))
		(_sig (_int payload8_ipd -5 0 5636(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5652(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5653(_prcs 0)))
		(_var (_int tviol_payload8_payload8 -8 0 5655(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload8 -9 0 5656(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5651(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 946102639)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151170 Structure
(_unit VHDL (payload_7_b 0 5696(structure 0 5716))
	(_version vc6)
	(_time 1463573151171 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 54545557510209420253120e045250510257535102)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151168)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5723(_ent (_out))))
				(_port (_int PAD -5 0 5723(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_7 0 5726(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload7_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5730
		(_object
			(_prcs
				(line__5732(_arch 0 0 5732(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5699 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5700 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5701 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5702(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5702(_ent(_string \"payload_7_B"\))))
		(_gen (_int tipd_payload7 -3 0 5704(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload7_PADDI -3 0 5705(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload7 -4 0 5706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_posedge -4 0 5707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_negedge -4 0 5708 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5710(_ent(_out)(_param_out))))
		(_port (_int payload7 -5 0 5710(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5719(_arch(_uni((i 1))))))
		(_sig (_int payload7_ipd -5 0 5720(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5736(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5737(_prcs 0)))
		(_var (_int tviol_payload7_payload7 -8 0 5739(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload7 -9 0 5740(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5735(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 929325423)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151180 Structure
(_unit VHDL (payload_6_b 0 5780(structure 0 5800))
	(_version vc6)
	(_time 1463573151181 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 64646564613239723263223e346260613267626132)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151178)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5807(_ent (_out))))
				(_port (_int PAD -5 0 5807(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_6 0 5810(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload6_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5814
		(_object
			(_prcs
				(line__5816(_arch 0 0 5816(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5783 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5784 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5785 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5786(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5786(_ent(_string \"payload_6_B"\))))
		(_gen (_int tipd_payload6 -3 0 5788(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload6_PADDI -3 0 5789(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload6 -4 0 5790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_posedge -4 0 5791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_negedge -4 0 5792 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5794(_ent(_out)(_param_out))))
		(_port (_int payload6 -5 0 5794(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5803(_arch(_uni((i 1))))))
		(_sig (_int payload6_ipd -5 0 5804(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5820(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5821(_prcs 0)))
		(_var (_int tviol_payload6_payload6 -8 0 5823(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload6 -9 0 5824(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5819(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 912548207)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151186 Structure
(_unit VHDL (payload_5_b 0 5864(structure 0 5884))
	(_version vc6)
	(_time 1463573151187 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 64646564613239723263223e346260613267616132)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151184)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5891(_ent (_out))))
				(_port (_int PAD -5 0 5891(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_5 0 5894(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload5_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5898
		(_object
			(_prcs
				(line__5900(_arch 0 0 5900(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5867 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5868 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5869 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5870(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5870(_ent(_string \"payload_5_B"\))))
		(_gen (_int tipd_payload5 -3 0 5872(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload5_PADDI -3 0 5873(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload5 -4 0 5874 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_posedge -4 0 5875 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_negedge -4 0 5876 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5878(_ent(_out)(_param_out))))
		(_port (_int payload5 -5 0 5878(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5887(_arch(_uni((i 1))))))
		(_sig (_int payload5_ipd -5 0 5888(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5904(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5905(_prcs 0)))
		(_var (_int tviol_payload5_payload5 -8 0 5907(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload5 -9 0 5908(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5903(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 895770991)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151196 Structure
(_unit VHDL (payload_4_b 0 5948(structure 0 5968))
	(_version vc6)
	(_time 1463573151197 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 74747575712229622273322e247270712277707122)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151194)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5975(_ent (_out))))
				(_port (_int PAD -5 0 5975(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_4 0 5978(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload4_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5982
		(_object
			(_prcs
				(line__5984(_arch 0 0 5984(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5951 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5952 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5953 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5954(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5954(_ent(_string \"payload_4_B"\))))
		(_gen (_int tipd_payload4 -3 0 5956(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload4_PADDI -3 0 5957(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload4 -4 0 5958 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_posedge -4 0 5959 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_negedge -4 0 5960 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5962(_ent(_out)(_param_out))))
		(_port (_int payload4 -5 0 5962(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5971(_arch(_uni((i 1))))))
		(_sig (_int payload4_ipd -5 0 5972(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5988(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5989(_prcs 0)))
		(_var (_int tviol_payload4_payload4 -8 0 5991(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload4 -9 0 5992(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5987(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 878993775)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151209 Structure
(_unit VHDL (payload_3_b 0 6032(structure 0 6052))
	(_version vc6)
	(_time 1463573151210 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8383828d81d5de95d584c5d9d3858786d5808086d5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151200)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6059(_ent (_out))))
				(_port (_int PAD -5 0 6059(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_3 0 6062(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload3_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6066
		(_object
			(_prcs
				(line__6068(_arch 0 0 6068(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6035 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6036 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6037 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6038(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6038(_ent(_string \"payload_3_B"\))))
		(_gen (_int tipd_payload3 -3 0 6040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload3_PADDI -3 0 6041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload3 -4 0 6042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_posedge -4 0 6043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_negedge -4 0 6044 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6046(_ent(_out)(_param_out))))
		(_port (_int payload3 -5 0 6046(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6055(_arch(_uni((i 1))))))
		(_sig (_int payload3_ipd -5 0 6056(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6072(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6073(_prcs 0)))
		(_var (_int tviol_payload3_payload3 -8 0 6075(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload3 -9 0 6076(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6071(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 862216559)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151215 Structure
(_unit VHDL (payload_2_b 0 6116(structure 0 6136))
	(_version vc6)
	(_time 1463573151216 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8383828d81d5de95d584c5d9d3858786d5808186d5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151213)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6143(_ent (_out))))
				(_port (_int PAD -5 0 6143(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_2 0 6146(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload2_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6150
		(_object
			(_prcs
				(line__6152(_arch 0 0 6152(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6119 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6120 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6121 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6122(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6122(_ent(_string \"payload_2_B"\))))
		(_gen (_int tipd_payload2 -3 0 6124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload2_PADDI -3 0 6125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload2 -4 0 6126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_posedge -4 0 6127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_negedge -4 0 6128 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6130(_ent(_out)(_param_out))))
		(_port (_int payload2 -5 0 6130(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6139(_arch(_uni((i 1))))))
		(_sig (_int payload2_ipd -5 0 6140(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6156(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6157(_prcs 0)))
		(_var (_int tviol_payload2_payload2 -8 0 6159(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload2 -9 0 6160(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6155(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 845439343)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151227 Structure
(_unit VHDL (payload_1_b 0 6200(structure 0 6220))
	(_version vc6)
	(_time 1463573151228 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9393929c91c5ce85c594d5c9c3959796c5909296c5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151225)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6227(_ent (_out))))
				(_port (_int PAD -5 0 6227(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_1 0 6230(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload1_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6234
		(_object
			(_prcs
				(line__6236(_arch 0 0 6236(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6203 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6204 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6205 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6206(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6206(_ent(_string \"payload_1_B"\))))
		(_gen (_int tipd_payload1 -3 0 6208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload1_PADDI -3 0 6209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload1 -4 0 6210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_posedge -4 0 6211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_negedge -4 0 6212 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6214(_ent(_out)(_param_out))))
		(_port (_int payload1 -5 0 6214(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6223(_arch(_uni((i 1))))))
		(_sig (_int payload1_ipd -5 0 6224(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6240(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6241(_prcs 0)))
		(_var (_int tviol_payload1_payload1 -8 0 6243(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload1 -9 0 6244(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6239(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3426          1463573151233 Structure
(_unit VHDL (payload_0_b 0 6284(structure 0 6304))
	(_version vc6)
	(_time 1463573151234 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9393929c91c5ce85c594d5c9c3959796c5909396c5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151231)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6311(_ent (_out))))
				(_port (_int PAD -5 0 6311(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_0 0 6314(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload0_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6318
		(_object
			(_prcs
				(line__6320(_arch 0 0 6320(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6287 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6288 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6289 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6290(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6290(_ent(_string \"payload_0_B"\))))
		(_gen (_int tipd_payload0 -3 0 6292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload0_PADDI -3 0 6293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload0 -4 0 6294 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_posedge -4 0 6295 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_negedge -4 0 6296 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6298(_ent(_out)(_param_out))))
		(_port (_int payload0 -5 0 6298(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6307(_arch(_uni((i 1))))))
		(_sig (_int payload0_ipd -5 0 6308(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6324(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6325(_prcs 0)))
		(_var (_int tviol_payload0_payload0 -8 0 6327(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload0 -9 0 6328(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6323(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 811884911)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1283          1463573151242 Structure
(_unit VHDL (gsr5mode 0 6368(structure 0 6375))
	(_version vc6)
	(_time 1463573151243 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a2a3a4f4a3f4f4b1a6a7e6f8a5a4a6a4a7a4a5a5a1)
	(_ent
		(_time 1463573151240)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 6378(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 6380(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 6369(_ent(_in))))
		(_sig (_int GSRMODE -1 0 6376(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1804          1463573151248 Structure
(_unit VHDL (gsr_instb 0 6390(structure 0 6406))
	(_version vc6)
	(_time 1463573151249 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a2a3a4f4a3f4f4b7f7a0bbf8a6a5a1a5a6a4a0a4a5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151246)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 6412(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 6415(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 6419
		(_object
			(_prcs
				(line__6421(_arch 0 0 6421(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6393 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6394 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 6395 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 6396(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6396(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 6398(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 6400(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 6409(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 6424(_prcs (_simple)(_sens(1)))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 25988         1463573151272 Structure
(_unit VHDL (lcd_sender 0 6445(structure 0 6456))
	(_version vc6)
	(_time 1463573151273 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c2c39097c39592d794c4c8c4d798c6c4c6c4c7c5c0c491)
	(_ent
		(_time 1463573151256)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D1 -1 0 6512(_ent (_in))))
				(_port (_int C1 -1 0 6512(_ent (_in))))
				(_port (_int B1 -1 0 6512(_ent (_in))))
				(_port (_int A1 -1 0 6513(_ent (_in))))
				(_port (_int D0 -1 0 6513(_ent (_in))))
				(_port (_int C0 -1 0 6513(_ent (_in))))
				(_port (_int B0 -1 0 6514(_ent (_in))))
				(_port (_int A0 -1 0 6514(_ent (_in))))
				(_port (_int DI1 -1 0 6514(_ent (_in))))
				(_port (_int DI0 -1 0 6515(_ent (_in))))
				(_port (_int CLK -1 0 6515(_ent (_in))))
				(_port (_int F0 -1 0 6515(_ent (_out))))
				(_port (_int Q0 -1 0 6516(_ent (_out))))
				(_port (_int F1 -1 0 6516(_ent (_out))))
				(_port (_int Q1 -1 0 6516(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D1 -1 0 6519(_ent (_in))))
				(_port (_int C1 -1 0 6519(_ent (_in))))
				(_port (_int A1 -1 0 6519(_ent (_in))))
				(_port (_int C0 -1 0 6520(_ent (_in))))
				(_port (_int B0 -1 0 6520(_ent (_in))))
				(_port (_int A0 -1 0 6520(_ent (_in))))
				(_port (_int DI0 -1 0 6521(_ent (_in))))
				(_port (_int CLK -1 0 6521(_ent (_in))))
				(_port (_int F0 -1 0 6521(_ent (_out))))
				(_port (_int Q0 -1 0 6522(_ent (_out))))
				(_port (_int F1 -1 0 6522(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int A0 -1 0 6525(_ent (_in))))
				(_port (_int DI0 -1 0 6525(_ent (_in))))
				(_port (_int CE -1 0 6525(_ent (_in))))
				(_port (_int CLK -1 0 6526(_ent (_in))))
				(_port (_int F0 -1 0 6526(_ent (_out))))
				(_port (_int Q0 -1 0 6526(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int M1 -1 0 6529(_ent (_in))))
				(_port (_int M0 -1 0 6529(_ent (_in))))
				(_port (_int CE -1 0 6529(_ent (_in))))
				(_port (_int CLK -1 0 6530(_ent (_in))))
				(_port (_int Q0 -1 0 6530(_ent (_out))))
				(_port (_int Q1 -1 0 6530(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int M1 -1 0 6533(_ent (_in))))
				(_port (_int M0 -1 0 6533(_ent (_in))))
				(_port (_int CE -1 0 6533(_ent (_in))))
				(_port (_int CLK -1 0 6534(_ent (_in))))
				(_port (_int Q0 -1 0 6534(_ent (_out))))
				(_port (_int Q1 -1 0 6534(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int M1 -1 0 6537(_ent (_in))))
				(_port (_int M0 -1 0 6537(_ent (_in))))
				(_port (_int CE -1 0 6537(_ent (_in))))
				(_port (_int CLK -1 0 6538(_ent (_in))))
				(_port (_int Q0 -1 0 6538(_ent (_out))))
				(_port (_int Q1 -1 0 6538(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int M1 -1 0 6541(_ent (_in))))
				(_port (_int M0 -1 0 6541(_ent (_in))))
				(_port (_int CE -1 0 6541(_ent (_in))))
				(_port (_int CLK -1 0 6542(_ent (_in))))
				(_port (_int Q0 -1 0 6542(_ent (_out))))
				(_port (_int Q1 -1 0 6542(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int M0 -1 0 6545(_ent (_in))))
				(_port (_int CE -1 0 6545(_ent (_in))))
				(_port (_int CLK -1 0 6545(_ent (_in))))
				(_port (_int Q0 -1 0 6546(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int C0 -1 0 6549(_ent (_in))))
				(_port (_int B0 -1 0 6549(_ent (_in))))
				(_port (_int DI0 -1 0 6549(_ent (_in))))
				(_port (_int CE -1 0 6550(_ent (_in))))
				(_port (_int CLK -1 0 6550(_ent (_in))))
				(_port (_int F0 -1 0 6550(_ent (_out))))
				(_port (_int Q0 -1 0 6551(_ent (_out))))
				(_port (_int F1 -1 0 6551(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 6554(_ent (_in))))
				(_port (_int B1 -1 0 6554(_ent (_in))))
				(_port (_int A1 -1 0 6554(_ent (_in))))
				(_port (_int D0 -1 0 6555(_ent (_in))))
				(_port (_int C0 -1 0 6555(_ent (_in))))
				(_port (_int B0 -1 0 6555(_ent (_in))))
				(_port (_int A0 -1 0 6556(_ent (_in))))
				(_port (_int M1 -1 0 6556(_ent (_in))))
				(_port (_int M0 -1 0 6556(_ent (_in))))
				(_port (_int CE -1 0 6557(_ent (_in))))
				(_port (_int CLK -1 0 6557(_ent (_in))))
				(_port (_int F0 -1 0 6557(_ent (_out))))
				(_port (_int Q0 -1 0 6558(_ent (_out))))
				(_port (_int F1 -1 0 6558(_ent (_out))))
				(_port (_int Q1 -1 0 6558(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D1 -1 0 6561(_ent (_in))))
				(_port (_int C1 -1 0 6561(_ent (_in))))
				(_port (_int B1 -1 0 6561(_ent (_in))))
				(_port (_int A1 -1 0 6562(_ent (_in))))
				(_port (_int D0 -1 0 6562(_ent (_in))))
				(_port (_int C0 -1 0 6562(_ent (_in))))
				(_port (_int B0 -1 0 6563(_ent (_in))))
				(_port (_int A0 -1 0 6563(_ent (_in))))
				(_port (_int M1 -1 0 6563(_ent (_in))))
				(_port (_int M0 -1 0 6564(_ent (_in))))
				(_port (_int CE -1 0 6564(_ent (_in))))
				(_port (_int CLK -1 0 6564(_ent (_in))))
				(_port (_int F0 -1 0 6565(_ent (_out))))
				(_port (_int Q0 -1 0 6565(_ent (_out))))
				(_port (_int F1 -1 0 6565(_ent (_out))))
				(_port (_int Q1 -1 0 6566(_ent (_out))))
			)
		)
		(SLICE_21
			(_object
				(_port (_int M1 -1 0 6569(_ent (_in))))
				(_port (_int M0 -1 0 6569(_ent (_in))))
				(_port (_int CE -1 0 6569(_ent (_in))))
				(_port (_int CLK -1 0 6570(_ent (_in))))
				(_port (_int Q0 -1 0 6570(_ent (_out))))
				(_port (_int Q1 -1 0 6570(_ent (_out))))
			)
		)
		(SLICE_22
			(_object
				(_port (_int M1 -1 0 6573(_ent (_in))))
				(_port (_int M0 -1 0 6573(_ent (_in))))
				(_port (_int CE -1 0 6573(_ent (_in))))
				(_port (_int CLK -1 0 6574(_ent (_in))))
				(_port (_int Q0 -1 0 6574(_ent (_out))))
				(_port (_int Q1 -1 0 6574(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 6577(_ent (_in))))
				(_port (_int lcdbus15 -1 0 6577(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 6580(_ent (_in))))
				(_port (_int lcdbus11 -1 0 6580(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 6583(_ent (_in))))
				(_port (_int lcdbus12 -1 0 6583(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 6586(_ent (_in))))
				(_port (_int lcdbus13 -1 0 6586(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 6589(_ent (_in))))
				(_port (_int lcdbus14 -1 0 6589(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 6592(_ent (_in))))
				(_port (_int lcdbus10 -1 0 6592(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 6595(_ent (_in))))
				(_port (_int lcdbus9 -1 0 6595(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 6598(_ent (_in))))
				(_port (_int lcdbus8 -1 0 6598(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 6601(_ent (_in))))
				(_port (_int lcdbus7 -1 0 6601(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 6604(_ent (_in))))
				(_port (_int lcdbus6 -1 0 6604(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 6607(_ent (_in))))
				(_port (_int lcdbus5 -1 0 6607(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 6610(_ent (_in))))
				(_port (_int lcdbus4 -1 0 6610(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 6613(_ent (_in))))
				(_port (_int lcdbus3 -1 0 6613(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 6616(_ent (_in))))
				(_port (_int lcdbus2 -1 0 6616(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 6619(_ent (_in))))
				(_port (_int lcdbus1 -1 0 6619(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 6622(_ent (_in))))
				(_port (_int lcdbus0 -1 0 6622(_ent (_out))))
			)
		)
		(lcd_writeB
			(_object
				(_port (_int PADDO -1 0 6625(_ent (_in))))
				(_port (_int lcdwrite -1 0 6625(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 6628(_ent (_in))))
				(_port (_int lcdreset -1 0 6628(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 6631(_ent (_in))))
				(_port (_int lcdrs -1 0 6631(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 6634(_ent (_in))))
				(_port (_int busyS -1 0 6634(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 6637(_ent (_out))))
				(_port (_int clkS -1 0 6637(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 6640(_ent (_out))))
				(_port (_int rstS -1 0 6640(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 6643(_ent (_out))))
				(_port (_int goS -1 0 6643(_ent (_in))))
			)
		)
		(data1Command0B
			(_object
				(_port (_int PADDI -1 0 6646(_ent (_out))))
				(_port (_int data1Command0S -1 0 6646(_ent (_in))))
			)
		)
		(payload_15_B
			(_object
				(_port (_int PADDI -1 0 6649(_ent (_out))))
				(_port (_int payload15 -1 0 6649(_ent (_in))))
			)
		)
		(payload_14_B
			(_object
				(_port (_int PADDI -1 0 6652(_ent (_out))))
				(_port (_int payload14 -1 0 6652(_ent (_in))))
			)
		)
		(payload_13_B
			(_object
				(_port (_int PADDI -1 0 6655(_ent (_out))))
				(_port (_int payload13 -1 0 6655(_ent (_in))))
			)
		)
		(payload_12_B
			(_object
				(_port (_int PADDI -1 0 6658(_ent (_out))))
				(_port (_int payload12 -1 0 6658(_ent (_in))))
			)
		)
		(payload_11_B
			(_object
				(_port (_int PADDI -1 0 6661(_ent (_out))))
				(_port (_int payload11 -1 0 6661(_ent (_in))))
			)
		)
		(payload_10_B
			(_object
				(_port (_int PADDI -1 0 6664(_ent (_out))))
				(_port (_int payload10 -1 0 6664(_ent (_in))))
			)
		)
		(payload_9_B
			(_object
				(_port (_int PADDI -1 0 6667(_ent (_out))))
				(_port (_int payload9 -1 0 6667(_ent (_in))))
			)
		)
		(payload_8_B
			(_object
				(_port (_int PADDI -1 0 6670(_ent (_out))))
				(_port (_int payload8 -1 0 6670(_ent (_in))))
			)
		)
		(payload_7_B
			(_object
				(_port (_int PADDI -1 0 6673(_ent (_out))))
				(_port (_int payload7 -1 0 6673(_ent (_in))))
			)
		)
		(payload_6_B
			(_object
				(_port (_int PADDI -1 0 6676(_ent (_out))))
				(_port (_int payload6 -1 0 6676(_ent (_in))))
			)
		)
		(payload_5_B
			(_object
				(_port (_int PADDI -1 0 6679(_ent (_out))))
				(_port (_int payload5 -1 0 6679(_ent (_in))))
			)
		)
		(payload_4_B
			(_object
				(_port (_int PADDI -1 0 6682(_ent (_out))))
				(_port (_int payload4 -1 0 6682(_ent (_in))))
			)
		)
		(payload_3_B
			(_object
				(_port (_int PADDI -1 0 6685(_ent (_out))))
				(_port (_int payload3 -1 0 6685(_ent (_in))))
			)
		)
		(payload_2_B
			(_object
				(_port (_int PADDI -1 0 6688(_ent (_out))))
				(_port (_int payload2 -1 0 6688(_ent (_in))))
			)
		)
		(payload_1_B
			(_object
				(_port (_int PADDI -1 0 6691(_ent (_out))))
				(_port (_int payload1 -1 0 6691(_ent (_in))))
			)
		)
		(payload_0_B
			(_object
				(_port (_int PADDI -1 0 6694(_ent (_out))))
				(_port (_int payload0 -1 0 6694(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 6697(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 6700(_comp SLICE_0)
		(_port
			((D1)(PS_vivaz_state_0))
			((C1)(n325))
			((B1)(PS_vivaz_state_1))
			((A1)(PS_vivaz_state_2))
			((D0)(PS_vivaz_state_2))
			((C0)(n325))
			((B0)(PS_vivaz_state_1))
			((A0)(PS_vivaz_state_0))
			((DI1)(n301))
			((DI0)(PS_vivaz_state_2_N_17_0))
			((CLK)(clk_c))
			((F0)(PS_vivaz_state_2_N_17_0))
			((Q0)(PS_vivaz_state_0))
			((F1)(n301))
			((Q1)(PS_vivaz_state_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 6707(_comp SLICE_1)
		(_port
			((D1)(PS_vivaz_state_1))
			((C1)(PS_vivaz_state_0))
			((A1)(PS_vivaz_state_2))
			((C0)(PS_vivaz_state_0))
			((B0)(PS_vivaz_state_1))
			((A0)(PS_vivaz_state_2))
			((DI0)(n305))
			((CLK)(clk_c))
			((F0)(n305))
			((Q0)(PS_vivaz_state_2))
			((F1)(clk_c_enable_19))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 6713(_comp SLICE_2)
		(_port
			((A0)(PS_vivaz_state_2))
			((DI0)(n324))
			((CE)(clk_c_enable_1))
			((CLK)(clk_c))
			((F0)(n324))
			((Q0)(busy_c))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_4I 0 6716(_comp SLICE_4)
		(_port
			((M1)(payload_c_1))
			((M0)(payload_c_2))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_2))
			((Q1)(lcd_bus_c_1))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 6719(_comp SLICE_5)
		(_port
			((M1)(payload_c_3))
			((M0)(payload_c_4))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_4))
			((Q1)(lcd_bus_c_3))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 6722(_comp SLICE_6)
		(_port
			((M1)(payload_c_5))
			((M0)(payload_c_6))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_6))
			((Q1)(lcd_bus_c_5))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 6725(_comp SLICE_7)
		(_port
			((M1)(payload_c_7))
			((M0)(payload_c_8))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_8))
			((Q1)(lcd_bus_c_7))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_11I 0 6728(_comp SLICE_11)
		(_port
			((M0)(data1Command0_c))
			((CE)(clk_c_enable_2))
			((CLK)(clk_c))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 6731(_comp SLICE_12)
		(_port
			((C0)(PS_vivaz_state_1))
			((B0)(PS_vivaz_state_2))
			((DI0)(lcd_write_N_23))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((F0)(lcd_write_N_23))
			((Q0)(lcd_write_c))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 6735(_comp SLICE_13)
		(_port
			((D1)(busy_c))
			((B1)(go_c))
			((A1)(rst_c))
			((D0)(PS_vivaz_state_1))
			((C0)(n325))
			((B0)(PS_vivaz_state_0))
			((A0)(PS_vivaz_state_2))
			((M1)(payload_c_9))
			((M0)(payload_c_0))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((F0)(clk_c_enable_18))
			((Q0)(lcd_bus_c_0))
			((F1)(n325))
			((Q1)(lcd_bus_c_9))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 6741(_comp SLICE_14)
		(_port
			((D1)(PS_vivaz_state_2))
			((C1)(n325))
			((B1)(PS_vivaz_state_1))
			((A1)(PS_vivaz_state_0))
			((D0)(n325))
			((C0)(PS_vivaz_state_0))
			((B0)(PS_vivaz_state_2))
			((A0)(PS_vivaz_state_1))
			((M1)(payload_c_11))
			((M0)(payload_c_10))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((F0)(clk_c_enable_2))
			((Q0)(lcd_bus_c_10))
			((F1)(clk_c_enable_1))
			((Q1)(lcd_bus_c_11))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_21I 0 6748(_comp SLICE_21)
		(_port
			((M1)(payload_c_12))
			((M0)(payload_c_13))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_13))
			((Q1)(lcd_bus_c_12))
		)
		(_use (_ent . SLICE_21)
		)
	)
	(_inst SLICE_22I 0 6751(_comp SLICE_22)
		(_port
			((M1)(payload_c_14))
			((M0)(payload_c_15))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_15))
			((Q1)(lcd_bus_c_14))
		)
		(_use (_ent . SLICE_22)
		)
	)
	(_inst lcd_bus_15_I 0 6754(_comp lcd_bus_15_B)
		(_port
			((PADDO)(lcd_bus_c_15))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_11_I 0 6756(_comp lcd_bus_11_B)
		(_port
			((PADDO)(lcd_bus_c_11))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_12_I 0 6758(_comp lcd_bus_12_B)
		(_port
			((PADDO)(lcd_bus_c_12))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_13_I 0 6760(_comp lcd_bus_13_B)
		(_port
			((PADDO)(lcd_bus_c_13))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 6762(_comp lcd_bus_14_B)
		(_port
			((PADDO)(lcd_bus_c_14))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_10_I 0 6764(_comp lcd_bus_10_B)
		(_port
			((PADDO)(lcd_bus_c_10))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_9_I 0 6766(_comp lcd_bus_9_B)
		(_port
			((PADDO)(lcd_bus_c_9))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_8_I 0 6768(_comp lcd_bus_8_B)
		(_port
			((PADDO)(lcd_bus_c_8))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_7_I 0 6770(_comp lcd_bus_7_B)
		(_port
			((PADDO)(lcd_bus_c_7))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_6_I 0 6772(_comp lcd_bus_6_B)
		(_port
			((PADDO)(lcd_bus_c_6))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_5_I 0 6774(_comp lcd_bus_5_B)
		(_port
			((PADDO)(lcd_bus_c_5))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_4_I 0 6776(_comp lcd_bus_4_B)
		(_port
			((PADDO)(lcd_bus_c_4))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_3_I 0 6778(_comp lcd_bus_3_B)
		(_port
			((PADDO)(lcd_bus_c_3))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 6780(_comp lcd_bus_2_B)
		(_port
			((PADDO)(lcd_bus_c_2))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_1_I 0 6782(_comp lcd_bus_1_B)
		(_port
			((PADDO)(lcd_bus_c_1))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 6784(_comp lcd_bus_0_B)
		(_port
			((PADDO)(lcd_bus_c_0))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_writeI 0 6786(_comp lcd_writeB)
		(_port
			((PADDO)(lcd_write_c))
			((lcdwrite)(lcd_write))
		)
		(_use (_ent . lcd_writeB)
		)
	)
	(_inst lcd_resetI 0 6788(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_rsI 0 6790(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst busyI 0 6792(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst clkI 0 6794(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 6796(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 6798(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst data1Command0I 0 6800(_comp data1Command0B)
		(_port
			((PADDI)(data1Command0_c))
			((data1Command0S)(data1Command0))
		)
		(_use (_ent . data1Command0B)
		)
	)
	(_inst payload_15_I 0 6802(_comp payload_15_B)
		(_port
			((PADDI)(payload_c_15))
			((payload15)(payload(15)))
		)
		(_use (_ent . payload_15_B)
		)
	)
	(_inst payload_14_I 0 6804(_comp payload_14_B)
		(_port
			((PADDI)(payload_c_14))
			((payload14)(payload(14)))
		)
		(_use (_ent . payload_14_B)
		)
	)
	(_inst payload_13_I 0 6806(_comp payload_13_B)
		(_port
			((PADDI)(payload_c_13))
			((payload13)(payload(13)))
		)
		(_use (_ent . payload_13_B)
		)
	)
	(_inst payload_12_I 0 6808(_comp payload_12_B)
		(_port
			((PADDI)(payload_c_12))
			((payload12)(payload(12)))
		)
		(_use (_ent . payload_12_B)
		)
	)
	(_inst payload_11_I 0 6810(_comp payload_11_B)
		(_port
			((PADDI)(payload_c_11))
			((payload11)(payload(11)))
		)
		(_use (_ent . payload_11_B)
		)
	)
	(_inst payload_10_I 0 6812(_comp payload_10_B)
		(_port
			((PADDI)(payload_c_10))
			((payload10)(payload(10)))
		)
		(_use (_ent . payload_10_B)
		)
	)
	(_inst payload_9_I 0 6814(_comp payload_9_B)
		(_port
			((PADDI)(payload_c_9))
			((payload9)(payload(9)))
		)
		(_use (_ent . payload_9_B)
		)
	)
	(_inst payload_8_I 0 6816(_comp payload_8_B)
		(_port
			((PADDI)(payload_c_8))
			((payload8)(payload(8)))
		)
		(_use (_ent . payload_8_B)
		)
	)
	(_inst payload_7_I 0 6818(_comp payload_7_B)
		(_port
			((PADDI)(payload_c_7))
			((payload7)(payload(7)))
		)
		(_use (_ent . payload_7_B)
		)
	)
	(_inst payload_6_I 0 6820(_comp payload_6_B)
		(_port
			((PADDI)(payload_c_6))
			((payload6)(payload(6)))
		)
		(_use (_ent . payload_6_B)
		)
	)
	(_inst payload_5_I 0 6822(_comp payload_5_B)
		(_port
			((PADDI)(payload_c_5))
			((payload5)(payload(5)))
		)
		(_use (_ent . payload_5_B)
		)
	)
	(_inst payload_4_I 0 6824(_comp payload_4_B)
		(_port
			((PADDI)(payload_c_4))
			((payload4)(payload(4)))
		)
		(_use (_ent . payload_4_B)
		)
	)
	(_inst payload_3_I 0 6826(_comp payload_3_B)
		(_port
			((PADDI)(payload_c_3))
			((payload3)(payload(3)))
		)
		(_use (_ent . payload_3_B)
		)
	)
	(_inst payload_2_I 0 6828(_comp payload_2_B)
		(_port
			((PADDI)(payload_c_2))
			((payload2)(payload(2)))
		)
		(_use (_ent . payload_2_B)
		)
	)
	(_inst payload_1_I 0 6830(_comp payload_1_B)
		(_port
			((PADDI)(payload_c_1))
			((payload1)(payload(1)))
		)
		(_use (_ent . payload_1_B)
		)
	)
	(_inst payload_0_I 0 6832(_comp payload_0_B)
		(_port
			((PADDI)(payload_c_0))
			((payload0)(payload(0)))
		)
		(_use (_ent . payload_0_B)
		)
	)
	(_inst GSR_INST 0 6834(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 6836(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 6838(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 6446(_ent(_in))))
		(_port (_int rst -1 0 6446(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6447(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 6447(_ent(_out))))
		(_port (_int lcd_write -1 0 6448(_ent(_out))))
		(_port (_int lcd_reset -1 0 6448(_ent(_out))))
		(_port (_int lcd_rs -1 0 6449(_ent(_out))))
		(_port (_int go -1 0 6449(_ent(_in))))
		(_port (_int data1Command0 -1 0 6449(_ent(_in))))
		(_port (_int busy -1 0 6450(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6450(_array -1 ((_dto i 15 i 0)))))
		(_port (_int payload 1 0 6450(_ent(_in))))
		(_sig (_int PS_vivaz_state_0 -1 0 6457(_arch(_uni))))
		(_sig (_int n325 -1 0 6458(_arch(_uni))))
		(_sig (_int PS_vivaz_state_1 -1 0 6459(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2 -1 0 6460(_arch(_uni))))
		(_sig (_int n301 -1 0 6461(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_17_0 -1 0 6462(_arch(_uni))))
		(_sig (_int clk_c -1 0 6463(_arch(_uni))))
		(_sig (_int n305 -1 0 6464(_arch(_uni))))
		(_sig (_int clk_c_enable_19 -1 0 6465(_arch(_uni))))
		(_sig (_int n324 -1 0 6466(_arch(_uni))))
		(_sig (_int clk_c_enable_1 -1 0 6467(_arch(_uni))))
		(_sig (_int busy_c -1 0 6468(_arch(_uni))))
		(_sig (_int payload_c_1 -1 0 6469(_arch(_uni))))
		(_sig (_int payload_c_2 -1 0 6470(_arch(_uni))))
		(_sig (_int lcd_bus_c_2 -1 0 6471(_arch(_uni))))
		(_sig (_int lcd_bus_c_1 -1 0 6472(_arch(_uni))))
		(_sig (_int payload_c_3 -1 0 6473(_arch(_uni))))
		(_sig (_int payload_c_4 -1 0 6474(_arch(_uni))))
		(_sig (_int lcd_bus_c_4 -1 0 6475(_arch(_uni))))
		(_sig (_int lcd_bus_c_3 -1 0 6476(_arch(_uni))))
		(_sig (_int payload_c_5 -1 0 6477(_arch(_uni))))
		(_sig (_int payload_c_6 -1 0 6478(_arch(_uni))))
		(_sig (_int lcd_bus_c_6 -1 0 6479(_arch(_uni))))
		(_sig (_int lcd_bus_c_5 -1 0 6480(_arch(_uni))))
		(_sig (_int payload_c_7 -1 0 6481(_arch(_uni))))
		(_sig (_int payload_c_8 -1 0 6482(_arch(_uni))))
		(_sig (_int lcd_bus_c_8 -1 0 6483(_arch(_uni))))
		(_sig (_int lcd_bus_c_7 -1 0 6484(_arch(_uni))))
		(_sig (_int data1Command0_c -1 0 6485(_arch(_uni))))
		(_sig (_int clk_c_enable_2 -1 0 6486(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 6487(_arch(_uni))))
		(_sig (_int lcd_write_N_23 -1 0 6488(_arch(_uni))))
		(_sig (_int clk_c_enable_18 -1 0 6489(_arch(_uni))))
		(_sig (_int lcd_write_c -1 0 6490(_arch(_uni))))
		(_sig (_int GND_net -1 0 6491(_arch(_uni))))
		(_sig (_int go_c -1 0 6492(_arch(_uni))))
		(_sig (_int rst_c -1 0 6493(_arch(_uni))))
		(_sig (_int payload_c_9 -1 0 6494(_arch(_uni))))
		(_sig (_int payload_c_0 -1 0 6495(_arch(_uni))))
		(_sig (_int lcd_bus_c_0 -1 0 6496(_arch(_uni))))
		(_sig (_int lcd_bus_c_9 -1 0 6497(_arch(_uni))))
		(_sig (_int payload_c_11 -1 0 6498(_arch(_uni))))
		(_sig (_int payload_c_10 -1 0 6499(_arch(_uni))))
		(_sig (_int lcd_bus_c_10 -1 0 6500(_arch(_uni))))
		(_sig (_int lcd_bus_c_11 -1 0 6501(_arch(_uni))))
		(_sig (_int payload_c_12 -1 0 6502(_arch(_uni))))
		(_sig (_int payload_c_13 -1 0 6503(_arch(_uni))))
		(_sig (_int lcd_bus_c_13 -1 0 6504(_arch(_uni))))
		(_sig (_int lcd_bus_c_12 -1 0 6505(_arch(_uni))))
		(_sig (_int payload_c_14 -1 0 6506(_arch(_uni))))
		(_sig (_int payload_c_15 -1 0 6507(_arch(_uni))))
		(_sig (_int lcd_bus_c_15 -1 0 6508(_arch(_uni))))
		(_sig (_int lcd_bus_c_14 -1 0 6509(_arch(_uni))))
		(_sig (_int VCCI -1 0 6510(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 385 0 structure_con
(_configuration VHDL (structure_con 0 6845 (lcd_sender))
	(_version vc6)
	(_time 1463573151276 2016.05.18 14:05:51)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code c2c2c096c49494d5c7c1d19997c5c7c5c0c4c7c794)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2580          1463573151740 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463573151741 2016.05.18 14:05:51)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters dbg tan)
	(_code 9696919995c0c18196c284ccc290c39095909e9192)
	(_ent
		(_time 1463573151724)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 61(_comp lcd_sender)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_sender)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 56(_arch(_uni((i 2))))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_trgt(9))(_sens(9)))))
			(tb(_arch 1 0 77(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000049 55 2651          1463573715281 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463573715282 2016.05.18 14:15:15)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code d8df8f8ad58e8fcfd9ddca828cde8ddedbded0dfdc)
	(_ent
		(_time 1463573151723)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 61(_comp lcd_sender)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_sender)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 56(_arch(_uni((i 2))))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_trgt(9))(_sens(9)))))
			(line__76(_arch 1 0 76(_prcs (_simple)(_trgt(5)(8))(_sens(0))(_mon))))
			(tb(_arch 2 0 85(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 2642          1463573769945 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463573769946 2016.05.18 14:16:09)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code 5f0d595c0c0908485e5b4d050b590a595c5957585b)
	(_ent
		(_time 1463573151723)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 61(_comp lcd_sender)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_sender)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 56(_arch(_uni((i 2))))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_trgt(9))(_sens(9)))))
			(line__76(_arch 1 0 76(_prcs (_simple)(_trgt(5))(_sens(0)))))
			(tb(_arch 2 0 84(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 2576          1463573811332 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463573811333 2016.05.18 14:16:51)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code 0a050a0c5e5c5d1d0a5f18505e0c5f0c090c020d0e)
	(_ent
		(_time 1463573151723)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 61(_comp lcd_sender)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_sender)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 56(_arch(_uni((i 2))))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_trgt(9))(_sens(9)))))
			(tb(_arch 1 0 78(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000049 55 2576          1463573867261 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463573867262 2016.05.18 14:17:47)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code 8082d18e85d6d79780d592dad486d5868386888784)
	(_ent
		(_time 1463573151723)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 61(_comp lcd_sender)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_sender)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 56(_arch(_uni((i 2))))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_trgt(9))(_sens(9)))))
			(tb(_arch 1 0 78(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000050 55 1702          1463573952660 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463573952661 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 134413151545430016175048471417101715401416)
	(_ent
		(_time 1463573150553)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111001111000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111001111000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 841           1463573952689 Structure
(_unit VHDL (gnd 0 100(structure 0 45))
	(_version vc6)
	(_time 1463573952690 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 326566376565622434347768673435346734363435)
	(_ent
		(_time 1463573150584)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 47(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 101(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1706          1463573952695 Structure
(_unit VHDL (lut40001 0 38(structure 0 65))
	(_version vc6)
	(_time 1463573952696 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 32653236356462213733226d633132313334613537)
	(_ent
		(_time 1463573150559)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 67(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 39(_ent(_in))))
		(_port (_int B -1 0 39(_ent(_in))))
		(_port (_int C -1 0 39(_ent(_in))))
		(_port (_int D -1 0 39(_ent(_in))))
		(_port (_int Z -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1907          1463573952701 Structure
(_unit VHDL (vmuxregsre 0 59(structure 0 87))
	(_version vc6)
	(_time 1463573952702 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 32646737646463253b362068663435353135303437)
	(_ent
		(_time 1463573150569)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 89(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int D1 -1 0 60(_ent(_in))))
		(_port (_int SD -1 0 60(_ent(_in))))
		(_port (_int SP -1 0 61(_ent(_in))))
		(_port (_int CK -1 0 61(_ent(_in))))
		(_port (_int LSR -1 0 61(_ent(_in))))
		(_port (_int Q -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 841           1463573952707 Structure
(_unit VHDL (vcc 0 81(structure 0 107))
	(_version vc6)
	(_time 1463573952708 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 421417404315155545445118104544444144414544)
	(_ent
		(_time 1463573150575)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 109(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 82(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1921          1463573952720 Structure
(_unit VHDL (vmuxregsre0002 0 119(structure 0 128))
	(_version vc6)
	(_time 1463573952721 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 51070452040700465855430b055756565256535754)
	(_ent
		(_time 1463573150590)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 130(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 120(_ent(_in))))
		(_port (_int D1 -1 0 120(_ent(_in))))
		(_port (_int SD -1 0 120(_ent(_in))))
		(_port (_int SP -1 0 121(_ent(_in))))
		(_port (_int CK -1 0 121(_ent(_in))))
		(_port (_int LSR -1 0 121(_ent(_in))))
		(_port (_int Q -1 0 122(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 9741          1463573952736 Structure
(_unit VHDL (slice_0 0 141(structure 0 184))
	(_version vc6)
	(_time 1463573952737 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6137316133363c7734607438666261666267326768)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573952724)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 206(_ent (_in))))
				(_port (_int B -5 0 206(_ent (_in))))
				(_port (_int C -5 0 206(_ent (_in))))
				(_port (_int D -5 0 206(_ent (_in))))
				(_port (_int Z -5 0 207(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 210(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 213(_ent (_in))))
				(_port (_int B -5 0 213(_ent (_in))))
				(_port (_int C -5 0 213(_ent (_in))))
				(_port (_int D -5 0 213(_ent (_in))))
				(_port (_int Z -5 0 214(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 217(_ent (_in))))
				(_port (_int D1 -5 0 217(_ent (_in))))
				(_port (_int SD -5 0 217(_ent (_in))))
				(_port (_int SP -5 0 218(_ent (_in))))
				(_port (_int CK -5 0 218(_ent (_in))))
				(_port (_int LSR -5 0 218(_ent (_in))))
				(_port (_int Q -5 0 219(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 222(_ent (_out))))
			)
		)
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 225(_ent (_in))))
				(_port (_int D1 -5 0 225(_ent (_in))))
				(_port (_int SD -5 0 225(_ent (_in))))
				(_port (_int SP -5 0 226(_ent (_in))))
				(_port (_int CK -5 0 226(_ent (_in))))
				(_port (_int LSR -5 0 226(_ent (_in))))
				(_port (_int Q -5 0 227(_ent (_out))))
			)
		)
	)
	(_inst i331_3_lut 0 230(_comp lut4)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 232(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i429_2_lut 0 234(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst PS_vivaz_state_i1 0 236(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 239(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst PS_vivaz_state_i0 0 241(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_block WireDelay 0 246
		(_object
			(_prcs
				(line__248(_arch 0 0 248(_procedure_call (_trgt(12))(_sens(0)))))
				(line__249(_arch 1 0 249(_procedure_call (_trgt(13))(_sens(1)))))
				(line__250(_arch 2 0 250(_procedure_call (_trgt(14))(_sens(2)))))
				(line__251(_arch 3 0 251(_procedure_call (_trgt(15))(_sens(3)))))
				(line__252(_arch 4 0 252(_procedure_call (_trgt(16))(_sens(4)))))
				(line__253(_arch 5 0 253(_procedure_call (_trgt(17))(_sens(5)))))
				(line__254(_arch 6 0 254(_procedure_call (_trgt(19))(_sens(6)))))
				(line__255(_arch 7 0 255(_procedure_call (_trgt(21))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 259
		(_object
			(_prcs
				(line__261(_arch 8 0 261(_procedure_call (_trgt(18))(_sens(17)))))
				(line__262(_arch 9 0 262(_procedure_call (_trgt(20))(_sens(19)))))
				(line__263(_arch 10 0 263(_procedure_call (_trgt(22))(_sens(21)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 144 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 145 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 146 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 147(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 147(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D1 -3 0 149(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 150(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 151(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 152(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 153(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 154(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 155(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 156(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 163(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 164 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 165 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 166 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 167 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 168 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 169 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 170 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 171 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 172 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 173 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 175(_ent(_in))))
		(_port (_int C1 -5 0 175(_ent(_in))))
		(_port (_int B1 -5 0 175(_ent(_in))))
		(_port (_int D0 -5 0 176(_ent(_in))))
		(_port (_int C0 -5 0 176(_ent(_in))))
		(_port (_int DI1 -5 0 176(_ent(_in))))
		(_port (_int DI0 -5 0 177(_ent(_in))))
		(_port (_int CLK -5 0 177(_ent(_in))))
		(_port (_int F0 -5 0 177(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 178(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 178(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 178(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 187(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 188(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 189(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 190(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 191(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 192(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 193(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 194(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 195(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 196(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 198(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 199(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 200(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 201(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 203(_arch(_uni))))
		(_sig (_int VCCI -5 0 204(_arch(_uni))))
		(_var (_int F0_zd -5 0 268(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 269(_prcs 0)))
		(_var (_int Q0_zd -5 0 270(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 271(_prcs 0)))
		(_var (_int F1_zd -5 0 272(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 273(_prcs 0)))
		(_var (_int Q1_zd -5 0 274(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 275(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 277(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 278(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 279(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 280(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 281(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 282(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 266(_prcs (_simple)(_trgt(8)(9)(10)(11))(_sens(12)(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 12 -1)
)
I 000050 55 7776          1463573952753 Structure
(_unit VHDL (slice_1 0 391(structure 0 427))
	(_version vc6)
	(_time 1463573952754 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7127217023262c6721226428767270767277227778)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573952751)
	)
	(_vital vital_level0)
	(_comp
		(lut40001
			(_object
				(_port (_int A -5 0 448(_ent (_in))))
				(_port (_int B -5 0 448(_ent (_in))))
				(_port (_int C -5 0 448(_ent (_in))))
				(_port (_int D -5 0 448(_ent (_in))))
				(_port (_int Z -5 0 449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 445(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 452(_ent (_in))))
				(_port (_int D1 -5 0 452(_ent (_in))))
				(_port (_int SD -5 0 452(_ent (_in))))
				(_port (_int SP -5 0 453(_ent (_in))))
				(_port (_int CK -5 0 453(_ent (_in))))
				(_port (_int LSR -5 0 453(_ent (_in))))
				(_port (_int Q -5 0 454(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 457(_ent (_out))))
			)
		)
	)
	(_inst i424_2_lut 0 460(_comp lut40001)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst DRIVEGND 0 462(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_rs_143 0 464(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 467(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst PS_vivaz_state_i2 0 469(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 474
		(_object
			(_prcs
				(line__476(_arch 0 0 476(_procedure_call (_trgt(8))(_sens(0)))))
				(line__477(_arch 1 0 477(_procedure_call (_trgt(9))(_sens(1)))))
				(line__478(_arch 2 0 478(_procedure_call (_trgt(10))(_sens(2)))))
				(line__479(_arch 3 0 479(_procedure_call (_trgt(12))(_sens(3)))))
				(line__480(_arch 4 0 480(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 484
		(_object
			(_prcs
				(line__486(_arch 5 0 486(_procedure_call (_trgt(11))(_sens(10)))))
				(line__487(_arch 6 0 487(_procedure_call (_trgt(13))(_sens(12)))))
				(line__488(_arch 7 0 488(_procedure_call (_trgt(15))(_sens(14)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 394 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 395 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 396 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 397(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 397(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D0 -3 0 399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 407(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 409 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 410 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 411 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 412 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 413 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 414 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 415 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 416 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 417 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 419(_ent(_in))))
		(_port (_int C0 -5 0 419(_ent(_in))))
		(_port (_int DI0 -5 0 419(_ent(_in))))
		(_port (_int M1 -5 0 420(_ent(_in))))
		(_port (_int CLK -5 0 420(_ent(_in))))
		(_port (_int F0 -5 0 420(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 421(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 421(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 430(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 431(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 432(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 433(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 434(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 435(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 436(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 437(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 438(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 439(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 440(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 442(_arch(_uni))))
		(_sig (_int VCCI -5 0 443(_arch(_uni))))
		(_var (_int F0_zd -5 0 493(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 494(_prcs 0)))
		(_var (_int Q0_zd -5 0 495(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 496(_prcs 0)))
		(_var (_int Q1_zd -5 0 497(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 498(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 500(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 501(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 502(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 503(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 504(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 505(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 491(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(11)(13)(15)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1714          1463573952769 Structure
(_unit VHDL (lut40003 0 414(structure 0 608))
	(_version vc6)
	(_time 1463573952770 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 80d7808f85d6d093858190dfd18380838386d38785)
	(_ent
		(_time 1463573150615)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 610(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101000010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101000010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 415(_ent(_in))))
		(_port (_int B -1 0 415(_ent(_in))))
		(_port (_int C -1 0 415(_ent(_in))))
		(_port (_int D -1 0 415(_ent(_in))))
		(_port (_int Z -1 0 416(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463573952784 Structure
(_unit VHDL (lut40004 0 435(structure 0 629))
	(_version vc6)
	(_time 1463573952785 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 90c7909e95c6c083959180cfc19390939496c39795)
	(_ent
		(_time 1463573150621)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 631(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110110011011100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110110011011100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 436(_ent(_in))))
		(_port (_int B -1 0 436(_ent(_in))))
		(_port (_int C -1 0 436(_ent(_in))))
		(_port (_int D -1 0 436(_ent(_in))))
		(_port (_int Z -1 0 437(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1923          1463573952798 Structure
(_unit VHDL (vmuxregsre0005 0 642(structure 0 651))
	(_version vc6)
	(_time 1463573952799 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9fc9ca909dc9ce88969b8dc5cb9998989c989d999a)
	(_ent
		(_time 1463573952788)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 653(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 643(_ent(_in))))
		(_port (_int D1 -1 0 643(_ent(_in))))
		(_port (_int SD -1 0 643(_ent(_in))))
		(_port (_int SP -1 0 644(_ent(_in))))
		(_port (_int CK -1 0 644(_ent(_in))))
		(_port (_int LSR -1 0 644(_ent(_in))))
		(_port (_int Q -1 0 645(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 11211         1463573952829 Structure
(_unit VHDL (slice_2 0 664(structure 0 721))
	(_version vc6)
	(_time 1463573952830 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code bfe9efebbae8e2a9bcb8b9bdf9e0ecb8bcb9ecb9b6b9bc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573952814)
	)
	(_vital vital_level0)
	(_comp
		(lut40003
			(_object
				(_port (_int A -5 0 753(_ent (_in))))
				(_port (_int B -5 0 753(_ent (_in))))
				(_port (_int C -5 0 753(_ent (_in))))
				(_port (_int D -5 0 753(_ent (_in))))
				(_port (_int Z -5 0 754(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 747(_ent (_out))))
			)
		)
		(lut40004
			(_object
				(_port (_int A -5 0 757(_ent (_in))))
				(_port (_int B -5 0 757(_ent (_in))))
				(_port (_int C -5 0 757(_ent (_in))))
				(_port (_int D -5 0 757(_ent (_in))))
				(_port (_int Z -5 0 758(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 761(_ent (_in))))
				(_port (_int D1 -5 0 761(_ent (_in))))
				(_port (_int SD -5 0 761(_ent (_in))))
				(_port (_int SP -5 0 762(_ent (_in))))
				(_port (_int CK -5 0 762(_ent (_in))))
				(_port (_int LSR -5 0 762(_ent (_in))))
				(_port (_int Q -5 0 763(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 750(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_adj_1 0 766(_comp lut40003)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst DRIVEGND 0 768(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_4_lut 0 770(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst lcd_write_111_125_325_326_reset 0 772(_comp vmuxregsre0005)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 775(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst busy_113_126 0 777(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_block WireDelay 0 782
		(_object
			(_prcs
				(line__784(_arch 0 0 784(_procedure_call (_trgt(15))(_sens(0)))))
				(line__785(_arch 1 0 785(_procedure_call (_trgt(16))(_sens(1)))))
				(line__786(_arch 2 0 786(_procedure_call (_trgt(17))(_sens(2)))))
				(line__787(_arch 3 0 787(_procedure_call (_trgt(18))(_sens(3)))))
				(line__788(_arch 4 0 788(_procedure_call (_trgt(19))(_sens(4)))))
				(line__789(_arch 5 0 789(_procedure_call (_trgt(20))(_sens(5)))))
				(line__790(_arch 6 0 790(_procedure_call (_trgt(21))(_sens(6)))))
				(line__791(_arch 7 0 791(_procedure_call (_trgt(22))(_sens(7)))))
				(line__792(_arch 8 0 792(_procedure_call (_trgt(24))(_sens(8)))))
				(line__793(_arch 9 0 793(_procedure_call (_trgt(26))(_sens(9)))))
				(line__794(_arch 10 0 794(_procedure_call (_trgt(28))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 798
		(_object
			(_prcs
				(line__800(_arch 11 0 800(_procedure_call (_trgt(23))(_sens(22)))))
				(line__801(_arch 12 0 801(_procedure_call (_trgt(25))(_sens(24)))))
				(line__802(_arch 13 0 802(_procedure_call (_trgt(27))(_sens(26)))))
				(line__803(_arch 14 0 803(_procedure_call (_trgt(29))(_sens(28)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 667 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 668 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 669 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 670(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 670(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_D1 -3 0 672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 673(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 674(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 675(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 676(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 677(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 678(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 679(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 680(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 681(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 682(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 683(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 684(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 685(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 686(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 687(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 688(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 690(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q1 -3 0 691(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 692(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 693(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 694 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 695 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 696 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 697 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 698 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 700 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 701 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 702 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 703 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 709 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 711(_ent(_in))))
		(_port (_int C1 -5 0 711(_ent(_in))))
		(_port (_int A1 -5 0 711(_ent(_in))))
		(_port (_int D0 -5 0 712(_ent(_in))))
		(_port (_int C0 -5 0 712(_ent(_in))))
		(_port (_int B0 -5 0 712(_ent(_in))))
		(_port (_int A0 -5 0 713(_ent(_in))))
		(_port (_int DI0 -5 0 713(_ent(_in))))
		(_port (_int M1 -5 0 713(_ent(_in))))
		(_port (_int LSR -5 0 714(_ent(_in))))
		(_port (_int CLK -5 0 714(_ent(_in))))
		(_port (_int F0 -5 0 714(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 715(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 715(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 715(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 724(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 725(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 726(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 727(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 728(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 729(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 730(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 731(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 734(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 736(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 737(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 738(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 739(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 740(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 741(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 742(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 744(_arch(_uni))))
		(_sig (_int VCCI -5 0 745(_arch(_uni))))
		(_var (_int F0_zd -5 0 809(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 810(_prcs 0)))
		(_var (_int Q0_zd -5 0 811(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 812(_prcs 0)))
		(_var (_int F1_zd -5 0 813(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 814(_prcs 0)))
		(_var (_int Q1_zd -5 0 815(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 816(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 818(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 819(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 820(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 821(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 822(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 823(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 824(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 825(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 826(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 827(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 15 0 806(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 16 -1)
)
I 000050 55 7280          1463573952847 Structure
(_unit VHDL (slice_5 0 1078(structure 0 1013))
	(_version vc6)
	(_time 1463573952848 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code ce989e9bc89993d89e9bdb97c9cdcbc9cdc89dc8c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150725)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1033(_ent (_in))))
				(_port (_int D1 -5 0 1033(_ent (_in))))
				(_port (_int SD -5 0 1033(_ent (_in))))
				(_port (_int SP -5 0 1034(_ent (_in))))
				(_port (_int CK -5 0 1034(_ent (_in))))
				(_port (_int LSR -5 0 1034(_ent (_in))))
				(_port (_int Q -5 0 1035(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1038(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1030(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i2 0 1041(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1044(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1046(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i3 0 1048(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1053
		(_object
			(_prcs
				(line__1055(_arch 0 0 1055(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1056(_arch 1 0 1056(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1057(_arch 2 0 1057(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1058(_arch 3 0 1058(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1062
		(_object
			(_prcs
				(line__1064(_arch 4 0 1064(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1065(_arch 5 0 1065(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1066(_arch 6 0 1066(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1067(_arch 7 0 1067(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1081 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1082 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1083 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1084(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1084(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_M1 -3 0 1086(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1087(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1089(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1090(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1091(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1092 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1093 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1094 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1095 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1096 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1097 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1098 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1099 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1100 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1101 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1102 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1103 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1104 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1106(_ent(_in))))
		(_port (_int M0 -5 0 1106(_ent(_in))))
		(_port (_int CE -5 0 1106(_ent(_in))))
		(_port (_int CLK -5 0 1107(_ent(_in))))
		(_port (_int Q0 -5 0 1107(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1107(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1017(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1018(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1019(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1020(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1021(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1022(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1023(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1024(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1025(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1027(_arch(_uni))))
		(_sig (_int GNDI -5 0 1028(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1071(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1072(_prcs 0)))
		(_var (_int Q1_zd -5 0 1073(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1074(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1076(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1077(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1078(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1079(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1080(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1081(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1082(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1083(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1070(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7280          1463573952862 Structure
(_unit VHDL (slice_6 0 1285(structure 0 1220))
	(_version vc6)
	(_time 1463573952863 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code de888e8cd88983c88e8bcb87d9ddd8d9ddd88dd8d7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150740)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1240(_ent (_in))))
				(_port (_int D1 -5 0 1240(_ent (_in))))
				(_port (_int SD -5 0 1240(_ent (_in))))
				(_port (_int SP -5 0 1241(_ent (_in))))
				(_port (_int CK -5 0 1241(_ent (_in))))
				(_port (_int LSR -5 0 1241(_ent (_in))))
				(_port (_int Q -5 0 1242(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1245(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1237(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i4 0 1248(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1251(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1253(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i5 0 1255(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1260
		(_object
			(_prcs
				(line__1262(_arch 0 0 1262(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1263(_arch 1 0 1263(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1264(_arch 2 0 1264(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1265(_arch 3 0 1265(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1269
		(_object
			(_prcs
				(line__1271(_arch 4 0 1271(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1272(_arch 5 0 1272(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1273(_arch 6 0 1273(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1274(_arch 7 0 1274(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1288 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1289 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1290 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1291(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1291(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_M1 -3 0 1293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1296(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1297(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1298(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1304 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1305 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1306 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1307 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1308 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1309 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1310 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1311 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1313(_ent(_in))))
		(_port (_int M0 -5 0 1313(_ent(_in))))
		(_port (_int CE -5 0 1313(_ent(_in))))
		(_port (_int CLK -5 0 1314(_ent(_in))))
		(_port (_int Q0 -5 0 1314(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1314(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1223(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1224(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1225(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1226(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1227(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1228(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1229(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1231(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1232(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1234(_arch(_uni))))
		(_sig (_int GNDI -5 0 1235(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1278(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1279(_prcs 0)))
		(_var (_int Q1_zd -5 0 1280(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1281(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1283(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1284(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1285(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1286(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1287(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1288(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1289(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1290(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1277(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7280          1463573952878 Structure
(_unit VHDL (slice_7 0 1492(structure 0 1427))
	(_version vc6)
	(_time 1463573952879 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code edbbbdbeeabab0fbbdb8f8b4eaeeeaeaeeebbeebe4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150756)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1447(_ent (_in))))
				(_port (_int D1 -5 0 1447(_ent (_in))))
				(_port (_int SD -5 0 1447(_ent (_in))))
				(_port (_int SP -5 0 1448(_ent (_in))))
				(_port (_int CK -5 0 1448(_ent (_in))))
				(_port (_int LSR -5 0 1448(_ent (_in))))
				(_port (_int Q -5 0 1449(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1452(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1444(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i6 0 1455(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1458(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1460(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i7 0 1462(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1467
		(_object
			(_prcs
				(line__1469(_arch 0 0 1469(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1470(_arch 1 0 1470(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1471(_arch 2 0 1471(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1472(_arch 3 0 1472(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1476
		(_object
			(_prcs
				(line__1478(_arch 4 0 1478(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1479(_arch 5 0 1479(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1480(_arch 6 0 1480(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1481(_arch 7 0 1481(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1495 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1496 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1497 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1498(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1498(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_M1 -3 0 1500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1505(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1518 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1520(_ent(_in))))
		(_port (_int M0 -5 0 1520(_ent(_in))))
		(_port (_int CE -5 0 1520(_ent(_in))))
		(_port (_int CLK -5 0 1521(_ent(_in))))
		(_port (_int Q0 -5 0 1521(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1521(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1430(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1431(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1432(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1433(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1434(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1435(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1436(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1437(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1438(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1439(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1441(_arch(_uni))))
		(_sig (_int GNDI -5 0 1442(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1485(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1486(_prcs 0)))
		(_var (_int Q1_zd -5 0 1487(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1488(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1490(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1491(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1492(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1493(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1494(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1495(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1496(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1497(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1484(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7280          1463573952895 Structure
(_unit VHDL (slice_8 0 1599(structure 0 1634))
	(_version vc6)
	(_time 1463573952906 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0d5b5a0b0a5a501b5d5818540a0e050a0e0b5e0b04)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573952893)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1654(_ent (_in))))
				(_port (_int D1 -5 0 1654(_ent (_in))))
				(_port (_int SD -5 0 1654(_ent (_in))))
				(_port (_int SP -5 0 1655(_ent (_in))))
				(_port (_int CK -5 0 1655(_ent (_in))))
				(_port (_int LSR -5 0 1655(_ent (_in))))
				(_port (_int Q -5 0 1656(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1659(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1651(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i8 0 1662(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1665(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1667(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i9 0 1669(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1674
		(_object
			(_prcs
				(line__1676(_arch 0 0 1676(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1677(_arch 1 0 1677(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1678(_arch 2 0 1678(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1679(_arch 3 0 1679(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1683
		(_object
			(_prcs
				(line__1685(_arch 4 0 1685(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1686(_arch 5 0 1686(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1687(_arch 6 0 1687(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1688(_arch 7 0 1688(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1602 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1603 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1604 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1605(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1605(_ent gms(_string \"SLICE_8"\))))
		(_gen (_int tipd_M1 -3 0 1607(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1612(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1613 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1614 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1615 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1616 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1617 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1618 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1619 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1620 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1621 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1624 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1625 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1627(_ent(_in))))
		(_port (_int M0 -5 0 1627(_ent(_in))))
		(_port (_int CE -5 0 1627(_ent(_in))))
		(_port (_int CLK -5 0 1628(_ent(_in))))
		(_port (_int Q0 -5 0 1628(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1628(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1637(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1638(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1639(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1640(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1641(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1642(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1643(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1645(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1646(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1648(_arch(_uni))))
		(_sig (_int GNDI -5 0 1649(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1692(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1693(_prcs 0)))
		(_var (_int Q1_zd -5 0 1694(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1695(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1697(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1698(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1699(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1700(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1701(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1702(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1703(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1704(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1691(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1722          1463573952911 Structure
(_unit VHDL (lut40006 0 1863(structure 0 1814))
	(_version vc6)
	(_time 1463573952912 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0d5a0a0a5c5b5d1e080c1d525c0e0d0e0b0b5e0a08)
	(_ent
		(_time 1463573150771)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1816(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111010111110101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111010111110101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1864(_ent(_in))))
		(_port (_int B -1 0 1864(_ent(_in))))
		(_port (_int C -1 0 1864(_ent(_in))))
		(_port (_int D -1 0 1864(_ent(_in))))
		(_port (_int Z -1 0 1865(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1722          1463573952925 Structure
(_unit VHDL (lut40007 0 1884(structure 0 1835))
	(_version vc6)
	(_time 1463573952926 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1c4b1b1a4a4a4c0f191d0c434d1f1c1f1b1a4f1b19)
	(_ent
		(_time 1463573150777)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1837(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101110101000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101110101000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1885(_ent(_in))))
		(_port (_int B -1 0 1885(_ent(_in))))
		(_port (_int C -1 0 1885(_ent(_in))))
		(_port (_int D -1 0 1885(_ent(_in))))
		(_port (_int Z -1 0 1886(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8595          1463573952940 Structure
(_unit VHDL (slice_12 0 1848(structure 0 1888))
	(_version vc6)
	(_time 1463573952941 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 2c7a7b282c7b713a7c7f39752b2f2d2f2e2b2f2a7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573952938)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1919(_ent (_in))))
				(_port (_int B -5 0 1919(_ent (_in))))
				(_port (_int C -5 0 1919(_ent (_in))))
				(_port (_int D -5 0 1919(_ent (_in))))
				(_port (_int Z -5 0 1920(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1908(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -5 0 1923(_ent (_in))))
				(_port (_int B -5 0 1923(_ent (_in))))
				(_port (_int C -5 0 1923(_ent (_in))))
				(_port (_int D -5 0 1923(_ent (_in))))
				(_port (_int Z -5 0 1924(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 1914(_ent (_in))))
				(_port (_int D1 -5 0 1914(_ent (_in))))
				(_port (_int SD -5 0 1914(_ent (_in))))
				(_port (_int SP -5 0 1915(_ent (_in))))
				(_port (_int CK -5 0 1915(_ent (_in))))
				(_port (_int LSR -5 0 1915(_ent (_in))))
				(_port (_int Q -5 0 1916(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1911(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_rep_7 0 1927(_comp lut40006)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 1929(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i428_4_lut 0 1931(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst lcd_rs_115_127 0 1933(_comp vmuxregsre0005)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 1936(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1940
		(_object
			(_prcs
				(line__1942(_arch 0 0 1942(_procedure_call (_trgt(11))(_sens(0)))))
				(line__1943(_arch 1 0 1943(_procedure_call (_trgt(12))(_sens(1)))))
				(line__1944(_arch 2 0 1944(_procedure_call (_trgt(13))(_sens(2)))))
				(line__1945(_arch 3 0 1945(_procedure_call (_trgt(14))(_sens(3)))))
				(line__1946(_arch 4 0 1946(_procedure_call (_trgt(15))(_sens(4)))))
				(line__1947(_arch 5 0 1947(_procedure_call (_trgt(16))(_sens(5)))))
				(line__1948(_arch 6 0 1948(_procedure_call (_trgt(17))(_sens(6)))))
				(line__1949(_arch 7 0 1949(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 1953
		(_object
			(_prcs
				(line__1955(_arch 8 0 1955(_procedure_call (_trgt(18))(_sens(17)))))
				(line__1956(_arch 9 0 1956(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1851 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1852 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1853 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1854(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1854(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_C1 -3 0 1856(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1857(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 1858(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 1859(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1860(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1861(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1862(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1863(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 1864(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1866(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1867(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1868(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1869(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1870(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1871 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1872 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1873 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1874 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1875 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1876 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1877 \0 ns\ (_ent((ns 0)))))
		(_port (_int C1 -5 0 1879(_ent(_in))))
		(_port (_int A1 -5 0 1879(_ent(_in))))
		(_port (_int D0 -5 0 1879(_ent(_in))))
		(_port (_int C0 -5 0 1880(_ent(_in))))
		(_port (_int B0 -5 0 1880(_ent(_in))))
		(_port (_int A0 -5 0 1880(_ent(_in))))
		(_port (_int DI0 -5 0 1881(_ent(_in))))
		(_port (_int CLK -5 0 1881(_ent(_in))))
		(_port (_int F0 -5 0 1881(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1882(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1882(_ent(_out)(_param_out))))
		(_sig (_int C1_ipd -5 0 1891(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 1892(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 1893(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 1894(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1895(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1896(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1897(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1898(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1899(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1900(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1901(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1902(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1903(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1905(_arch(_uni))))
		(_sig (_int VCCI -5 0 1906(_arch(_uni))))
		(_var (_int F0_zd -5 0 1961(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1962(_prcs 0)))
		(_var (_int Q0_zd -5 0 1963(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1964(_prcs 0)))
		(_var (_int F1_zd -5 0 1965(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1966(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1968(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1969(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1970(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1971(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 1959(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1722          1463573952956 Structure
(_unit VHDL (lut40008 0 2107(structure 0 2065))
	(_version vc6)
	(_time 1463573952957 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3b6c3c3f6c6d6b283e3a2b646a383b38333d683c3e)
	(_ent
		(_time 1463573150793)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2067(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2108(_ent(_in))))
		(_port (_int B -1 0 2108(_ent(_in))))
		(_port (_int C -1 0 2108(_ent(_in))))
		(_port (_int D -1 0 2108(_ent(_in))))
		(_port (_int Z -1 0 2109(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8191          1463573952972 Structure
(_unit VHDL (slice_14 0 2078(structure 0 2116))
	(_version vc6)
	(_time 1463573952973 2016.05.18 14:19:12)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4b1d1c494a1c165d1c485e124c484a484f4c484d18)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573952970)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 2146(_ent (_in))))
				(_port (_int B -5 0 2146(_ent (_in))))
				(_port (_int C -5 0 2146(_ent (_in))))
				(_port (_int D -5 0 2146(_ent (_in))))
				(_port (_int Z -5 0 2147(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2135(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2138(_ent (_in))))
				(_port (_int D1 -5 0 2138(_ent (_in))))
				(_port (_int SD -5 0 2138(_ent (_in))))
				(_port (_int SP -5 0 2139(_ent (_in))))
				(_port (_int CK -5 0 2139(_ent (_in))))
				(_port (_int LSR -5 0 2139(_ent (_in))))
				(_port (_int Q -5 0 2140(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2143(_ent (_out))))
			)
		)
	)
	(_inst i327_3_lut 0 2150(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 2152(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst busy_142 0 2154(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2157(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst lcd_write_141 0 2159(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2164
		(_object
			(_prcs
				(line__2166(_arch 0 0 2166(_procedure_call (_trgt(9))(_sens(0)))))
				(line__2167(_arch 1 0 2167(_procedure_call (_trgt(10))(_sens(1)))))
				(line__2168(_arch 2 0 2168(_procedure_call (_trgt(11))(_sens(2)))))
				(line__2169(_arch 3 0 2169(_procedure_call (_trgt(12))(_sens(3)))))
				(line__2170(_arch 4 0 2170(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2171(_arch 5 0 2171(_procedure_call (_trgt(16))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 2175
		(_object
			(_prcs
				(line__2177(_arch 6 0 2177(_procedure_call (_trgt(13))(_sens(12)))))
				(line__2178(_arch 7 0 2178(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2179(_arch 8 0 2179(_procedure_call (_trgt(17))(_sens(16)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2081 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2082 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2083 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2084(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2084(_ent gms(_string \"SLICE_14"\))))
		(_gen (_int tipd_D0 -3 0 2086(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2087(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2089(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2090(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2091(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2092(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2093(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2094(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2095(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2096(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2097 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2098 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2099 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2100 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2101 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2102 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2103 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2104 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2105 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2106 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 2108(_ent(_in))))
		(_port (_int C0 -5 0 2108(_ent(_in))))
		(_port (_int B0 -5 0 2108(_ent(_in))))
		(_port (_int DI0 -5 0 2109(_ent(_in))))
		(_port (_int M1 -5 0 2109(_ent(_in))))
		(_port (_int CLK -5 0 2109(_ent(_in))))
		(_port (_int F0 -5 0 2110(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2110(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2110(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 2119(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2120(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2121(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2122(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2123(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 2124(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2125(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2126(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2127(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2128(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2129(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2130(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2132(_arch(_uni))))
		(_sig (_int VCCI -5 0 2133(_arch(_uni))))
		(_var (_int F0_zd -5 0 2184(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2185(_prcs 0)))
		(_var (_int Q0_zd -5 0 2186(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2187(_prcs 0)))
		(_var (_int Q1_zd -5 0 2188(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2189(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2191(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2192(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2193(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2194(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2195(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2196(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 2182(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(13)(15)(17)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1722          1463573952987 Structure
(_unit VHDL (lut40009 0 2128(structure 0 2302))
	(_version vc6)
	(_time 1463573953000 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6a3d6d6b3e3c3a796f6b7a353b696a69636c396d6f)
	(_ent
		(_time 1463573150803)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2304(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2129(_ent(_in))))
		(_port (_int B -1 0 2129(_ent(_in))))
		(_port (_int C -1 0 2129(_ent(_in))))
		(_port (_int D -1 0 2129(_ent(_in))))
		(_port (_int Z -1 0 2130(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 2310          1463573953016 Structure
(_unit VHDL (vmuxregsre0010 0 2315(structure 0 2324))
	(_version vc6)
	(_time 1463573953017 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 7a2c287b7f2c2b6d737b68202e7c7d7d797d787c7f)
	(_ent
		(_time 1463573953003)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 2327(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 2329(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2316(_ent(_in))))
		(_port (_int D1 -1 0 2316(_ent(_in))))
		(_port (_int SD -1 0 2316(_ent(_in))))
		(_port (_int SP -1 0 2317(_ent(_in))))
		(_port (_int CK -1 0 2317(_ent(_in))))
		(_port (_int LSR -1 0 2317(_ent(_in))))
		(_port (_int Q -1 0 2318(_ent(_out))))
		(_sig (_int GATE -1 0 2325(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 6985          1463573953032 Structure
(_unit VHDL (slice_15 0 2340(structure 0 2374))
	(_version vc6)
	(_time 1463573953033 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 89dfde87d3ded49fd8da9cd08e8a888a8c8e8a8fda)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953020)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -5 0 2395(_ent (_in))))
				(_port (_int B -5 0 2395(_ent (_in))))
				(_port (_int C -5 0 2395(_ent (_in))))
				(_port (_int D -5 0 2395(_ent (_in))))
				(_port (_int Z -5 0 2396(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2389(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 2399(_ent (_in))))
				(_port (_int D1 -5 0 2399(_ent (_in))))
				(_port (_int SD -5 0 2399(_ent (_in))))
				(_port (_int SP -5 0 2400(_ent (_in))))
				(_port (_int CK -5 0 2400(_ent (_in))))
				(_port (_int LSR -5 0 2400(_ent (_in))))
				(_port (_int Q -5 0 2401(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2392(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 2404(_comp lut40009)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst DRIVEGND 0 2406(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i320 0 2408(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 2411(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 2415
		(_object
			(_prcs
				(line__2417(_arch 0 0 2417(_procedure_call (_trgt(5))(_sens(0)))))
				(line__2418(_arch 1 0 2418(_procedure_call (_trgt(7))(_sens(1)))))
				(line__2419(_arch 2 0 2419(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 2423
		(_object
			(_prcs
				(line__2425(_arch 3 0 2425(_procedure_call (_trgt(6))(_sens(5)))))
				(line__2426(_arch 4 0 2426(_procedure_call (_trgt(8))(_sens(7)))))
				(line__2427(_arch 5 0 2427(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2343 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2344 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2345 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2346(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2346(_ent gms(_string \"SLICE_15"\))))
		(_gen (_int tipd_DI0 -3 0 2348(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2349(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2350(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 2351(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2352(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2353 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2354 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2355 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2356 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2357 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2358 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2359 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2360 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2361 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2362 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2365 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 2367(_ent(_in))))
		(_port (_int LSR -5 0 2367(_ent(_in))))
		(_port (_int CLK -5 0 2367(_ent(_in))))
		(_port (_int F0 -5 0 2368(_ent(_out))))
		(_port (_int Q0 -5 0 2368(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2377(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2378(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2379(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2380(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 2381(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2382(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2383(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2384(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2386(_arch(_uni))))
		(_sig (_int VCCI -5 0 2387(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2431(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2432(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2434(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2435(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2436(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2437(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2438(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2439(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2440(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2441(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 2430(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 6997          1463573953048 Structure
(_unit VHDL (slice_17 0 2533(structure 0 2567))
	(_version vc6)
	(_time 1463573953049 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 99cfce96c3cec48fc8ca8cc09e9a989a9e9e9a9fca)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953036)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -5 0 2588(_ent (_in))))
				(_port (_int B -5 0 2588(_ent (_in))))
				(_port (_int C -5 0 2588(_ent (_in))))
				(_port (_int D -5 0 2588(_ent (_in))))
				(_port (_int Z -5 0 2589(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2582(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 2592(_ent (_in))))
				(_port (_int D1 -5 0 2592(_ent (_in))))
				(_port (_int SD -5 0 2592(_ent (_in))))
				(_port (_int SP -5 0 2593(_ent (_in))))
				(_port (_int CK -5 0 2593(_ent (_in))))
				(_port (_int LSR -5 0 2593(_ent (_in))))
				(_port (_int Q -5 0 2594(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2585(_ent (_out))))
			)
		)
	)
	(_inst n585_002_BUF1_BUF1 0 2597(_comp lut40009)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst DRIVEGND 0 2599(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i324 0 2601(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 2604(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 2608
		(_object
			(_prcs
				(line__2610(_arch 0 0 2610(_procedure_call (_trgt(5))(_sens(0)))))
				(line__2611(_arch 1 0 2611(_procedure_call (_trgt(7))(_sens(1)))))
				(line__2612(_arch 2 0 2612(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 2616
		(_object
			(_prcs
				(line__2618(_arch 3 0 2618(_procedure_call (_trgt(6))(_sens(5)))))
				(line__2619(_arch 4 0 2619(_procedure_call (_trgt(8))(_sens(7)))))
				(line__2620(_arch 5 0 2620(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2536 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2537 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2538 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2539(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2539(_ent gms(_string \"SLICE_17"\))))
		(_gen (_int tipd_DI0 -3 0 2541(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2542(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2543(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 2544(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2545(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2546 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2547 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2548 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2549 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2550 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2551 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2552 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2553 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2554 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2555 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2556 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2557 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2558 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 2560(_ent(_in))))
		(_port (_int LSR -5 0 2560(_ent(_in))))
		(_port (_int CLK -5 0 2560(_ent(_in))))
		(_port (_int F0 -5 0 2561(_ent(_out))))
		(_port (_int Q0 -5 0 2561(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2570(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2571(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2572(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2573(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 2574(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2575(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2576(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2577(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2579(_arch(_uni))))
		(_sig (_int VCCI -5 0 2580(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2624(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2625(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2627(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2628(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2629(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2630(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2631(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2632(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2633(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2634(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 2623(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1722          1463573953063 Structure
(_unit VHDL (lut40011 0 2458(structure 0 2734))
	(_version vc6)
	(_time 1463573953064 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a9feaeffa5fff9baaca8b9f6f8aaa8aaa8affaaeac)
	(_ent
		(_time 1463573150834)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2736(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011110011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011110011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2459(_ent(_in))))
		(_port (_int B -1 0 2459(_ent(_in))))
		(_port (_int C -1 0 2459(_ent(_in))))
		(_port (_int D -1 0 2459(_ent(_in))))
		(_port (_int Z -1 0 2460(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463573953069 Structure
(_unit VHDL (lut40012 0 2747(structure 0 2755))
	(_version vc6)
	(_time 1463573953070 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a9feaeffa5fff9baaca8b9f6f8aaa8aaabaffaaeac)
	(_ent
		(_time 1463573953067)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2757(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100111100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100111100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2748(_ent(_in))))
		(_port (_int B -1 0 2748(_ent(_in))))
		(_port (_int C -1 0 2748(_ent(_in))))
		(_port (_int D -1 0 2748(_ent(_in))))
		(_port (_int Z -1 0 2749(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1933          1463573953081 Structure
(_unit VHDL (vmuxregsre0013 0 2768(structure 0 2777))
	(_version vc6)
	(_time 1463573953082 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b8eeeaece4eee9afb1bcaae2ecbebfbfbbbfbabebd)
	(_ent
		(_time 1463573953079)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2779(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2769(_ent(_in))))
		(_port (_int D1 -1 0 2769(_ent(_in))))
		(_port (_int SD -1 0 2769(_ent(_in))))
		(_port (_int SP -1 0 2770(_ent(_in))))
		(_port (_int CK -1 0 2770(_ent(_in))))
		(_port (_int LSR -1 0 2770(_ent(_in))))
		(_port (_int Q -1 0 2771(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 10071         1463573953112 Structure
(_unit VHDL (slice_18 0 2790(structure 0 2841))
	(_version vc6)
	(_time 1463573953113 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d781808583808ac1d4d0d2d5918887d4dfd0d4d184d1de)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953110)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 2870(_ent (_in))))
				(_port (_int B -5 0 2870(_ent (_in))))
				(_port (_int C -5 0 2870(_ent (_in))))
				(_port (_int D -5 0 2870(_ent (_in))))
				(_port (_int Z -5 0 2871(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2864(_ent (_out))))
			)
		)
		(lut40012
			(_object
				(_port (_int A -5 0 2874(_ent (_in))))
				(_port (_int B -5 0 2874(_ent (_in))))
				(_port (_int C -5 0 2874(_ent (_in))))
				(_port (_int D -5 0 2874(_ent (_in))))
				(_port (_int Z -5 0 2875(_ent (_out))))
			)
		)
		(vmuxregsre0013
			(_object
				(_port (_int D0 -5 0 2878(_ent (_in))))
				(_port (_int D1 -5 0 2878(_ent (_in))))
				(_port (_int SD -5 0 2878(_ent (_in))))
				(_port (_int SP -5 0 2879(_ent (_in))))
				(_port (_int CK -5 0 2879(_ent (_in))))
				(_port (_int LSR -5 0 2879(_ent (_in))))
				(_port (_int Q -5 0 2880(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2867(_ent (_out))))
			)
		)
	)
	(_inst PS_vivaz_state_2_bdd_3_lut 0 2883(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 2885(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_3_lut_4_lut 0 2887(_comp lut40012)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_inst lcd_write_111_125_325_326_set 0 2889(_comp vmuxregsre0013)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0013)
		)
	)
	(_inst DRIVEVCC 0 2892(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 2896
		(_object
			(_prcs
				(line__2898(_arch 0 0 2898(_procedure_call (_trgt(13))(_sens(0)))))
				(line__2899(_arch 1 0 2899(_procedure_call (_trgt(14))(_sens(1)))))
				(line__2900(_arch 2 0 2900(_procedure_call (_trgt(15))(_sens(2)))))
				(line__2901(_arch 3 0 2901(_procedure_call (_trgt(16))(_sens(3)))))
				(line__2902(_arch 4 0 2902(_procedure_call (_trgt(17))(_sens(4)))))
				(line__2903(_arch 5 0 2903(_procedure_call (_trgt(18))(_sens(5)))))
				(line__2904(_arch 6 0 2904(_procedure_call (_trgt(19))(_sens(6)))))
				(line__2905(_arch 7 0 2905(_procedure_call (_trgt(20))(_sens(7)))))
				(line__2906(_arch 8 0 2906(_procedure_call (_trgt(22))(_sens(8)))))
				(line__2907(_arch 9 0 2907(_procedure_call (_trgt(24))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 2911
		(_object
			(_prcs
				(line__2913(_arch 10 0 2913(_procedure_call (_trgt(21))(_sens(20)))))
				(line__2914(_arch 11 0 2914(_procedure_call (_trgt(23))(_sens(22)))))
				(line__2915(_arch 12 0 2915(_procedure_call (_trgt(25))(_sens(24)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2793 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2794 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2795 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2796(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2796(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_D1 -3 0 2798(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2799(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2800(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2801(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2802(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2803(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2804(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2805(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2806(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2807(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2808(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2809(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2810(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2813(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2814(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 2815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2816(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2817 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2818 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2819 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2820 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2821 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2822 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2823 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2824 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2825 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2826 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2827 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2828 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2829 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2831(_ent(_in))))
		(_port (_int C1 -5 0 2831(_ent(_in))))
		(_port (_int B1 -5 0 2831(_ent(_in))))
		(_port (_int D0 -5 0 2832(_ent(_in))))
		(_port (_int C0 -5 0 2832(_ent(_in))))
		(_port (_int B0 -5 0 2832(_ent(_in))))
		(_port (_int A0 -5 0 2833(_ent(_in))))
		(_port (_int DI0 -5 0 2833(_ent(_in))))
		(_port (_int LSR -5 0 2833(_ent(_in))))
		(_port (_int CLK -5 0 2834(_ent(_in))))
		(_port (_int F0 -5 0 2834(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2834(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2835(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2844(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2845(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2846(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2847(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2848(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2849(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2850(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2851(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2852(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2853(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2854(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 2855(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2856(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2857(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2858(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2859(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2861(_arch(_uni))))
		(_sig (_int VCCI -5 0 2862(_arch(_uni))))
		(_var (_int F0_zd -5 0 2920(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2921(_prcs 0)))
		(_var (_int Q0_zd -5 0 2922(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2923(_prcs 0)))
		(_var (_int F1_zd -5 0 2924(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2925(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2927(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2928(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2929(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2930(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2931(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2932(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2933(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2934(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 13 0 2918(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 14 -1)
)
V 000050 55 6997          1463573953143 Structure
(_unit VHDL (slice_20 0 3056(structure 0 3090))
	(_version vc6)
	(_time 1463573953144 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f7a1a0a7a3a0aae1a6a4e2aef0f4f5f4f7f0f4f1a4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953141)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -5 0 3111(_ent (_in))))
				(_port (_int B -5 0 3111(_ent (_in))))
				(_port (_int C -5 0 3111(_ent (_in))))
				(_port (_int D -5 0 3111(_ent (_in))))
				(_port (_int Z -5 0 3112(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3105(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 3115(_ent (_in))))
				(_port (_int D1 -5 0 3115(_ent (_in))))
				(_port (_int SD -5 0 3115(_ent (_in))))
				(_port (_int SP -5 0 3116(_ent (_in))))
				(_port (_int CK -5 0 3116(_ent (_in))))
				(_port (_int LSR -5 0 3116(_ent (_in))))
				(_port (_int Q -5 0 3117(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3108(_ent (_out))))
			)
		)
	)
	(_inst n585_001_BUF1_BUF1 0 3120(_comp lut40009)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst DRIVEGND 0 3122(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i328 0 3124(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 3127(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3131
		(_object
			(_prcs
				(line__3133(_arch 0 0 3133(_procedure_call (_trgt(5))(_sens(0)))))
				(line__3134(_arch 1 0 3134(_procedure_call (_trgt(7))(_sens(1)))))
				(line__3135(_arch 2 0 3135(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 3139
		(_object
			(_prcs
				(line__3141(_arch 3 0 3141(_procedure_call (_trgt(6))(_sens(5)))))
				(line__3142(_arch 4 0 3142(_procedure_call (_trgt(8))(_sens(7)))))
				(line__3143(_arch 5 0 3143(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3059 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3060 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3061 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3062(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3062(_ent gms(_string \"SLICE_20"\))))
		(_gen (_int tipd_DI0 -3 0 3064(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3065(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3066(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3067(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3068(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3069 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3070 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3071 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3072 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3073 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3074 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3075 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3076 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3077 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3078 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3079 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3080 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3081 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 3083(_ent(_in))))
		(_port (_int LSR -5 0 3083(_ent(_in))))
		(_port (_int CLK -5 0 3083(_ent(_in))))
		(_port (_int F0 -5 0 3084(_ent(_out))))
		(_port (_int Q0 -5 0 3084(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3093(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3094(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3095(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3096(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3097(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3098(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3099(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3100(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3102(_arch(_uni))))
		(_sig (_int VCCI -5 0 3103(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3147(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3148(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3150(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3151(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3152(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3153(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3154(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3155(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3156(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3157(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3146(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 1722          1463573953159 Structure
(_unit VHDL (lut40014 0 3249(structure 0 3257))
	(_version vc6)
	(_time 1463573953160 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 065100010550561503071659570507050200550103)
	(_ent
		(_time 1463573953157)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3259(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111010101010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111010101010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3250(_ent(_in))))
		(_port (_int B -1 0 3250(_ent(_in))))
		(_port (_int C -1 0 3250(_ent(_in))))
		(_port (_int D -1 0 3250(_ent(_in))))
		(_port (_int Z -1 0 3251(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463573953174 Structure
(_unit VHDL (lut40015 0 3270(structure 0 3278))
	(_version vc6)
	(_time 1463573953175 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 164110101540460513170649471517151310451113)
	(_ent
		(_time 1463573953172)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3280(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3271(_ent(_in))))
		(_port (_int B -1 0 3271(_ent(_in))))
		(_port (_int C -1 0 3271(_ent(_in))))
		(_port (_int D -1 0 3271(_ent(_in))))
		(_port (_int Z -1 0 3272(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 9744          1463573953204 Structure
(_unit VHDL (slice_21 0 3291(structure 0 3339))
	(_version vc6)
	(_time 1463573953205 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 35636330636268236065206c323637363432363366)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953178)
	)
	(_vital vital_level0)
	(_comp
		(lut40014
			(_object
				(_port (_int A -5 0 3372(_ent (_in))))
				(_port (_int B -5 0 3372(_ent (_in))))
				(_port (_int C -5 0 3372(_ent (_in))))
				(_port (_int D -5 0 3372(_ent (_in))))
				(_port (_int Z -5 0 3373(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3361(_ent (_out))))
			)
		)
		(lut40015
			(_object
				(_port (_int A -5 0 3376(_ent (_in))))
				(_port (_int B -5 0 3376(_ent (_in))))
				(_port (_int C -5 0 3376(_ent (_in))))
				(_port (_int D -5 0 3376(_ent (_in))))
				(_port (_int Z -5 0 3377(_ent (_out))))
			)
		)
		(vmuxregsre0013
			(_object
				(_port (_int D0 -5 0 3367(_ent (_in))))
				(_port (_int D1 -5 0 3367(_ent (_in))))
				(_port (_int SD -5 0 3367(_ent (_in))))
				(_port (_int SP -5 0 3368(_ent (_in))))
				(_port (_int CK -5 0 3368(_ent (_in))))
				(_port (_int LSR -5 0 3368(_ent (_in))))
				(_port (_int Q -5 0 3369(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3364(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_4_lut_3_lut 0 3380(_comp lut40014)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_inst DRIVEGND 0 3382(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_3_lut_adj_2 0 3384(_comp lut40015)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40015)
		)
	)
	(_inst PS_vivaz_state_117_i1_329_330_set 0 3386(_comp vmuxregsre0013)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0013)
		)
	)
	(_inst DRIVEVCC 0 3389(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3393
		(_object
			(_prcs
				(line__3395(_arch 0 0 3395(_procedure_call (_trgt(12))(_sens(0)))))
				(line__3396(_arch 1 0 3396(_procedure_call (_trgt(13))(_sens(1)))))
				(line__3397(_arch 2 0 3397(_procedure_call (_trgt(14))(_sens(2)))))
				(line__3398(_arch 3 0 3398(_procedure_call (_trgt(15))(_sens(3)))))
				(line__3399(_arch 4 0 3399(_procedure_call (_trgt(16))(_sens(4)))))
				(line__3400(_arch 5 0 3400(_procedure_call (_trgt(17))(_sens(5)))))
				(line__3401(_arch 6 0 3401(_procedure_call (_trgt(18))(_sens(6)))))
				(line__3402(_arch 7 0 3402(_procedure_call (_trgt(20))(_sens(7)))))
				(line__3403(_arch 8 0 3403(_procedure_call (_trgt(22))(_sens(8)))))
			)
		)
	)
	(_block SignalDelay 0 3407
		(_object
			(_prcs
				(line__3409(_arch 9 0 3409(_procedure_call (_trgt(19))(_sens(18)))))
				(line__3410(_arch 10 0 3410(_procedure_call (_trgt(21))(_sens(20)))))
				(line__3411(_arch 11 0 3411(_procedure_call (_trgt(23))(_sens(22)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3294 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3295 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3296 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3297(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3297(_ent gms(_string \"SLICE_21"\))))
		(_gen (_int tipd_D1 -3 0 3299(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3300(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 3301(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3302(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3303(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3304(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3306(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3308(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3309(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 3310(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3311(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3313(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3314(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3315(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3316 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3317 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3318 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3319 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3320 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3321 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3322 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3323 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3324 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3325 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3326 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3327 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3328 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 3330(_ent(_in))))
		(_port (_int C1 -5 0 3330(_ent(_in))))
		(_port (_int A1 -5 0 3330(_ent(_in))))
		(_port (_int D0 -5 0 3331(_ent(_in))))
		(_port (_int C0 -5 0 3331(_ent(_in))))
		(_port (_int A0 -5 0 3331(_ent(_in))))
		(_port (_int DI0 -5 0 3332(_ent(_in))))
		(_port (_int LSR -5 0 3332(_ent(_in))))
		(_port (_int CLK -5 0 3332(_ent(_in))))
		(_port (_int F0 -5 0 3333(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3333(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3333(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 3342(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 3343(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 3344(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 3345(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3346(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3347(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3348(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3349(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3350(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3351(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3352(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3353(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3354(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3355(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3356(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3358(_arch(_uni))))
		(_sig (_int VCCI -5 0 3359(_arch(_uni))))
		(_var (_int F0_zd -5 0 3416(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3417(_prcs 0)))
		(_var (_int Q0_zd -5 0 3418(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3419(_prcs 0)))
		(_var (_int F1_zd -5 0 3420(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3421(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3423(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3424(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3425(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3426(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3427(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3428(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3429(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3430(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 3414(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 6997          1463573953221 Structure
(_unit VHDL (slice_23 0 3549(structure 0 3583))
	(_version vc6)
	(_time 1463573953222 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 45131347131218531416501c424647464642464316)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953219)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -5 0 3604(_ent (_in))))
				(_port (_int B -5 0 3604(_ent (_in))))
				(_port (_int C -5 0 3604(_ent (_in))))
				(_port (_int D -5 0 3604(_ent (_in))))
				(_port (_int Z -5 0 3605(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3598(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 3608(_ent (_in))))
				(_port (_int D1 -5 0 3608(_ent (_in))))
				(_port (_int SD -5 0 3608(_ent (_in))))
				(_port (_int SP -5 0 3609(_ent (_in))))
				(_port (_int CK -5 0 3609(_ent (_in))))
				(_port (_int LSR -5 0 3609(_ent (_in))))
				(_port (_int Q -5 0 3610(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3601(_ent (_out))))
			)
		)
	)
	(_inst n585_000_BUF1_BUF1 0 3613(_comp lut40009)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst DRIVEGND 0 3615(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i332 0 3617(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 3620(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3624
		(_object
			(_prcs
				(line__3626(_arch 0 0 3626(_procedure_call (_trgt(5))(_sens(0)))))
				(line__3627(_arch 1 0 3627(_procedure_call (_trgt(7))(_sens(1)))))
				(line__3628(_arch 2 0 3628(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 3632
		(_object
			(_prcs
				(line__3634(_arch 3 0 3634(_procedure_call (_trgt(6))(_sens(5)))))
				(line__3635(_arch 4 0 3635(_procedure_call (_trgt(8))(_sens(7)))))
				(line__3636(_arch 5 0 3636(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3552 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3553 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3554 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3555(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3555(_ent gms(_string \"SLICE_23"\))))
		(_gen (_int tipd_DI0 -3 0 3557(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3558(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3559(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3560(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3561(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3562 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3563 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3564 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3565 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3566 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3567 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3568 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3569 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3570 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3571 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3572 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3573 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3574 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 3576(_ent(_in))))
		(_port (_int LSR -5 0 3576(_ent(_in))))
		(_port (_int CLK -5 0 3576(_ent(_in))))
		(_port (_int F0 -5 0 3577(_ent(_out))))
		(_port (_int Q0 -5 0 3577(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3586(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3587(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3588(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3589(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3590(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3591(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3592(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3593(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3595(_arch(_uni))))
		(_sig (_int VCCI -5 0 3596(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3640(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3641(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3643(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3644(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3645(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3646(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3647(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3648(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3649(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3650(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3639(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 1722          1463573953238 Structure
(_unit VHDL (lut40016 0 3742(structure 0 3750))
	(_version vc6)
	(_time 1463573953239 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 54035256550204475155440b055755575252075351)
	(_ent
		(_time 1463573953236)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3752(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3743(_ent(_in))))
		(_port (_int B -1 0 3743(_ent(_in))))
		(_port (_int C -1 0 3743(_ent(_in))))
		(_port (_int D -1 0 3743(_ent(_in))))
		(_port (_int Z -1 0 3744(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463573953252 Structure
(_unit VHDL (lut40017 0 3763(structure 0 3771))
	(_version vc6)
	(_time 1463573953253 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 64336265653234776165743b356765676362376361)
	(_ent
		(_time 1463573953250)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3773(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3764(_ent(_in))))
		(_port (_int B -1 0 3764(_ent(_in))))
		(_port (_int C -1 0 3764(_ent(_in))))
		(_port (_int D -1 0 3764(_ent(_in))))
		(_port (_int Z -1 0 3765(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7893          1463573953268 Structure
(_unit VHDL (slice_24 0 3784(structure 0 3821))
	(_version vc6)
	(_time 1463573953269 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7325257223242e652372662a747071707774707520)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953266)
	)
	(_vital vital_level0)
	(_comp
		(lut40016
			(_object
				(_port (_int A -5 0 3849(_ent (_in))))
				(_port (_int B -5 0 3849(_ent (_in))))
				(_port (_int C -5 0 3849(_ent (_in))))
				(_port (_int D -5 0 3849(_ent (_in))))
				(_port (_int Z -5 0 3850(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3838(_ent (_out))))
			)
		)
		(lut40017
			(_object
				(_port (_int A -5 0 3853(_ent (_in))))
				(_port (_int B -5 0 3853(_ent (_in))))
				(_port (_int C -5 0 3853(_ent (_in))))
				(_port (_int D -5 0 3853(_ent (_in))))
				(_port (_int Z -5 0 3854(_ent (_out))))
			)
		)
		(vmuxregsre0013
			(_object
				(_port (_int D0 -5 0 3844(_ent (_in))))
				(_port (_int D1 -5 0 3844(_ent (_in))))
				(_port (_int SD -5 0 3844(_ent (_in))))
				(_port (_int SP -5 0 3845(_ent (_in))))
				(_port (_int CK -5 0 3845(_ent (_in))))
				(_port (_int LSR -5 0 3845(_ent (_in))))
				(_port (_int Q -5 0 3846(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3841(_ent (_out))))
			)
		)
	)
	(_inst i1 0 3857(_comp lut40016)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40016)
		)
	)
	(_inst DRIVEGND 0 3859(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_3_lut 0 3861(_comp lut40017)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst PS_vivaz_state_117_i2_333_334_set 0 3863(_comp vmuxregsre0013)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0013)
		)
	)
	(_inst DRIVEVCC 0 3866(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3870
		(_object
			(_prcs
				(line__3872(_arch 0 0 3872(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3873(_arch 1 0 3873(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3874(_arch 2 0 3874(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3875(_arch 3 0 3875(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3876(_arch 4 0 3876(_procedure_call (_trgt(13))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 3880
		(_object
			(_prcs
				(line__3882(_arch 5 0 3882(_procedure_call (_trgt(12))(_sens(11)))))
				(line__3883(_arch 6 0 3883(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3787 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3788 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3789 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3790(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3790(_ent gms(_string \"SLICE_24"\))))
		(_gen (_int tipd_D0 -3 0 3792(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3793(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3794(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3795(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3796(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3797(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3798(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3799(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3800(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3801(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3802 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3803 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3804 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3805 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3806 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3807 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3808 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3809 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3810 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3811 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 3813(_ent(_in))))
		(_port (_int C0 -5 0 3813(_ent(_in))))
		(_port (_int B0 -5 0 3813(_ent(_in))))
		(_port (_int LSR -5 0 3814(_ent(_in))))
		(_port (_int CLK -5 0 3814(_ent(_in))))
		(_port (_int F0 -5 0 3814(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3815(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3815(_ent(_out))))
		(_sig (_int D0_ipd -5 0 3824(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3825(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 3827(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3828(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3829(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3831(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3832(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3833(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3835(_arch(_uni))))
		(_sig (_int VCCI -5 0 3836(_arch(_uni))))
		(_var (_int F0_zd -5 0 3888(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3889(_prcs 0)))
		(_var (_int Q0_zd -5 0 3890(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3891(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3893(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3894(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3895(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3896(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3897(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3898(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 3886(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(10)(12)(14)(15)(16)(17))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(4934723)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
V 000050 55 1722          1463573953284 Structure
(_unit VHDL (lut40018 0 3986(structure 0 3994))
	(_version vc6)
	(_time 1463573953285 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 83d4858c85d5d390868293dcd28082808b85d08486)
	(_ent
		(_time 1463573953282)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3996(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011110000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011110000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3987(_ent(_in))))
		(_port (_int B -1 0 3987(_ent(_in))))
		(_port (_int C -1 0 3987(_ent(_in))))
		(_port (_int D -1 0 3987(_ent(_in))))
		(_port (_int Z -1 0 3988(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463573953299 Structure
(_unit VHDL (lut40019 0 4007(structure 0 4015))
	(_version vc6)
	(_time 1463573953300 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 93c4959d95c5c380969283ccc29092909a95c09496)
	(_ent
		(_time 1463573953297)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4017(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4008(_ent(_in))))
		(_port (_int B -1 0 4008(_ent(_in))))
		(_port (_int C -1 0 4008(_ent(_in))))
		(_port (_int D -1 0 4008(_ent(_in))))
		(_port (_int Z -1 0 4009(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9021          1463573953313 Structure
(_unit VHDL (slice_25 0 4028(structure 0 4072))
	(_version vc6)
	(_time 1463573953314 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a2f4f4f5f3f5ffb4f4a7b7fba5a1a0a1a7a5a1a4f1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953303)
	)
	(_vital vital_level0)
	(_comp
		(lut40018
			(_object
				(_port (_int A -5 0 4103(_ent (_in))))
				(_port (_int B -5 0 4103(_ent (_in))))
				(_port (_int C -5 0 4103(_ent (_in))))
				(_port (_int D -5 0 4103(_ent (_in))))
				(_port (_int Z -5 0 4104(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4092(_ent (_out))))
			)
		)
		(lut40019
			(_object
				(_port (_int A -5 0 4107(_ent (_in))))
				(_port (_int B -5 0 4107(_ent (_in))))
				(_port (_int C -5 0 4107(_ent (_in))))
				(_port (_int D -5 0 4107(_ent (_in))))
				(_port (_int Z -5 0 4108(_ent (_out))))
			)
		)
		(vmuxregsre0013
			(_object
				(_port (_int D0 -5 0 4098(_ent (_in))))
				(_port (_int D1 -5 0 4098(_ent (_in))))
				(_port (_int SD -5 0 4098(_ent (_in))))
				(_port (_int SP -5 0 4099(_ent (_in))))
				(_port (_int CK -5 0 4099(_ent (_in))))
				(_port (_int LSR -5 0 4099(_ent (_in))))
				(_port (_int Q -5 0 4100(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4095(_ent (_out))))
			)
		)
	)
	(_inst PS_vivaz_state_0_bdd_3_lut 0 4111(_comp lut40018)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_inst DRIVEGND 0 4113(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_3_lut 0 4115(_comp lut40019)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst PS_vivaz_state_117_i0_321_322_set 0 4117(_comp vmuxregsre0013)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0013)
		)
	)
	(_inst DRIVEVCC 0 4120(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4124
		(_object
			(_prcs
				(line__4126(_arch 0 0 4126(_procedure_call (_trgt(11))(_sens(0)))))
				(line__4127(_arch 1 0 4127(_procedure_call (_trgt(12))(_sens(1)))))
				(line__4128(_arch 2 0 4128(_procedure_call (_trgt(13))(_sens(2)))))
				(line__4129(_arch 3 0 4129(_procedure_call (_trgt(14))(_sens(3)))))
				(line__4130(_arch 4 0 4130(_procedure_call (_trgt(15))(_sens(4)))))
				(line__4131(_arch 5 0 4131(_procedure_call (_trgt(16))(_sens(5)))))
				(line__4132(_arch 6 0 4132(_procedure_call (_trgt(17))(_sens(6)))))
				(line__4133(_arch 7 0 4133(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 4137
		(_object
			(_prcs
				(line__4139(_arch 8 0 4139(_procedure_call (_trgt(18))(_sens(17)))))
				(line__4140(_arch 9 0 4140(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4031 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4032 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4033 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4034(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4034(_ent gms(_string \"SLICE_25"\))))
		(_gen (_int tipd_D1 -3 0 4036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 4037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 4038(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 4039(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 4040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 4041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4042(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4043(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 4044(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 4045(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 4046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 4047(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 4048(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 4049(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4050(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4051(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4052 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4053 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4054 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4055 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4056 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4057 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4058 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4059 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4060 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4061 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 4063(_ent(_in))))
		(_port (_int C1 -5 0 4063(_ent(_in))))
		(_port (_int B1 -5 0 4063(_ent(_in))))
		(_port (_int D0 -5 0 4064(_ent(_in))))
		(_port (_int C0 -5 0 4064(_ent(_in))))
		(_port (_int B0 -5 0 4064(_ent(_in))))
		(_port (_int LSR -5 0 4065(_ent(_in))))
		(_port (_int CLK -5 0 4065(_ent(_in))))
		(_port (_int F0 -5 0 4065(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 4066(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4066(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 4075(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 4076(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 4077(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 4078(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 4079(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 4080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 4081(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4082(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4083(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4084(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4085(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4086(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4087(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4089(_arch(_uni))))
		(_sig (_int VCCI -5 0 4090(_arch(_uni))))
		(_var (_int F0_zd -5 0 4145(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 4146(_prcs 0)))
		(_var (_int Q0_zd -5 0 4147(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4148(_prcs 0)))
		(_var (_int F1_zd -5 0 4149(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 4150(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4152(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4153(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4154(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4155(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4156(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4157(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 4143(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
V 000050 55 1722          1463573953330 Structure
(_unit VHDL (lut40020 0 4258(structure 0 4266))
	(_version vc6)
	(_time 1463573953331 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b2e5b4e7b5e4e2a1b7b3a2ede3b1b0b1b2b4e1b5b7)
	(_ent
		(_time 1463573953328)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4268(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4259(_ent(_in))))
		(_port (_int B -1 0 4259(_ent(_in))))
		(_port (_int C -1 0 4259(_ent(_in))))
		(_port (_int D -1 0 4259(_ent(_in))))
		(_port (_int Z -1 0 4260(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463573953336 Structure
(_unit VHDL (lut40021 0 4279(structure 0 4287))
	(_version vc6)
	(_time 1463573953337 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b2e5b4e7b5e4e2a1b7b3a2ede3b1b0b1b3b4e1b5b7)
	(_ent
		(_time 1463573953334)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4289(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010010110100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010010110100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4280(_ent(_in))))
		(_port (_int B -1 0 4280(_ent(_in))))
		(_port (_int C -1 0 4280(_ent(_in))))
		(_port (_int D -1 0 4280(_ent(_in))))
		(_port (_int Z -1 0 4281(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 10549         1463573953360 Structure
(_unit VHDL (slice_26 0 4300(structure 0 4350))
	(_version vc6)
	(_time 1463573953361 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d187878383868cc7d2d6d5d2978e82d2d7d6d2d782d7d8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953345)
	)
	(_vital vital_level0)
	(_comp
		(lut40020
			(_object
				(_port (_int A -5 0 4386(_ent (_in))))
				(_port (_int B -5 0 4386(_ent (_in))))
				(_port (_int C -5 0 4386(_ent (_in))))
				(_port (_int D -5 0 4386(_ent (_in))))
				(_port (_int Z -5 0 4387(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4375(_ent (_out))))
			)
		)
		(lut40021
			(_object
				(_port (_int A -5 0 4390(_ent (_in))))
				(_port (_int B -5 0 4390(_ent (_in))))
				(_port (_int C -5 0 4390(_ent (_in))))
				(_port (_int D -5 0 4390(_ent (_in))))
				(_port (_int Z -5 0 4391(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 4378(_ent (_in))))
				(_port (_int D1 -5 0 4378(_ent (_in))))
				(_port (_int SD -5 0 4378(_ent (_in))))
				(_port (_int SP -5 0 4379(_ent (_in))))
				(_port (_int CK -5 0 4379(_ent (_in))))
				(_port (_int LSR -5 0 4379(_ent (_in))))
				(_port (_int Q -5 0 4380(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4383(_ent (_out))))
			)
		)
	)
	(_inst i2_3_lut_rep_6 0 4394(_comp lut40020)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst DRIVEGND 0 4396(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i378_3_lut_3_lut 0 4398(_comp lut40021)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40021)
		)
	)
	(_inst lcd_bus_i10 0 4400(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 4403(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst lcd_bus_i1 0 4405(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 4410
		(_object
			(_prcs
				(line__4412(_arch 0 0 4412(_procedure_call (_trgt(14))(_sens(0)))))
				(line__4413(_arch 1 0 4413(_procedure_call (_trgt(15))(_sens(1)))))
				(line__4414(_arch 2 0 4414(_procedure_call (_trgt(16))(_sens(2)))))
				(line__4415(_arch 3 0 4415(_procedure_call (_trgt(17))(_sens(3)))))
				(line__4416(_arch 4 0 4416(_procedure_call (_trgt(18))(_sens(4)))))
				(line__4417(_arch 5 0 4417(_procedure_call (_trgt(19))(_sens(5)))))
				(line__4418(_arch 6 0 4418(_procedure_call (_trgt(20))(_sens(6)))))
				(line__4419(_arch 7 0 4419(_procedure_call (_trgt(22))(_sens(7)))))
				(line__4420(_arch 8 0 4420(_procedure_call (_trgt(24))(_sens(8)))))
				(line__4421(_arch 9 0 4421(_procedure_call (_trgt(26))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 4425
		(_object
			(_prcs
				(line__4427(_arch 10 0 4427(_procedure_call (_trgt(21))(_sens(20)))))
				(line__4428(_arch 11 0 4428(_procedure_call (_trgt(23))(_sens(22)))))
				(line__4429(_arch 12 0 4429(_procedure_call (_trgt(25))(_sens(24)))))
				(line__4430(_arch 13 0 4430(_procedure_call (_trgt(27))(_sens(26)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4303 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4304 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4305 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4306(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4306(_ent gms(_string \"SLICE_26"\))))
		(_gen (_int tipd_D1 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 4309(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 4310(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 4311(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 4312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 4313(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 4314(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 4315(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 4316(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4317(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 4318(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 4319(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 4320(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 4321(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 4322(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 4323(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4324(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 4325(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4326 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 4327 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 4328 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 4329 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 4330 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 4331 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 4332 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 4333 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 4334 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 4335 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4336 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4337 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4338 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 4340(_ent(_in))))
		(_port (_int C1 -5 0 4340(_ent(_in))))
		(_port (_int A1 -5 0 4340(_ent(_in))))
		(_port (_int D0 -5 0 4341(_ent(_in))))
		(_port (_int C0 -5 0 4341(_ent(_in))))
		(_port (_int A0 -5 0 4341(_ent(_in))))
		(_port (_int M1 -5 0 4342(_ent(_in))))
		(_port (_int M0 -5 0 4342(_ent(_in))))
		(_port (_int CE -5 0 4342(_ent(_in))))
		(_port (_int CLK -5 0 4343(_ent(_in))))
		(_port (_int F0 -5 0 4343(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 4343(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4344(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 4344(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 4353(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 4354(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 4355(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 4356(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 4357(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 4358(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 4359(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 4360(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 4361(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 4362(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 4363(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 4364(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 4365(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4366(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4367(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4368(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4369(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 4370(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4372(_arch(_uni))))
		(_sig (_int VCCI -5 0 4373(_arch(_uni))))
		(_var (_int F0_zd -5 0 4435(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 4436(_prcs 0)))
		(_var (_int Q0_zd -5 0 4437(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4438(_prcs 0)))
		(_var (_int F1_zd -5 0 4439(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 4440(_prcs 0)))
		(_var (_int Q1_zd -5 0 4441(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 4442(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 4444(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 4445(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 4446(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 4447(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 4448(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 4449(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4450(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4451(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 4433(_prcs (_simple)(_trgt(10)(11)(12)(13))(_sens(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
V 000050 55 1722          1463573953366 Structure
(_unit VHDL (lut40022 0 4581(structure 0 4589))
	(_version vc6)
	(_time 1463573953367 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d186d782d58781c2d4d0c18e80d2d3d2d3d782d6d4)
	(_ent
		(_time 1463573953364)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4591(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4582(_ent(_in))))
		(_port (_int B -1 0 4582(_ent(_in))))
		(_port (_int C -1 0 4582(_ent(_in))))
		(_port (_int D -1 0 4582(_ent(_in))))
		(_port (_int Z -1 0 4583(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463573953377 Structure
(_unit VHDL (lut40023 0 4602(structure 0 4610))
	(_version vc6)
	(_time 1463573953378 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e1b6e7b3e5b7b1f2e4e0f1beb0e2e3e2e2e7b2e6e4)
	(_ent
		(_time 1463573953375)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4612(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000001000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000001000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4603(_ent(_in))))
		(_port (_int B -1 0 4603(_ent(_in))))
		(_port (_int C -1 0 4603(_ent(_in))))
		(_port (_int D -1 0 4603(_ent(_in))))
		(_port (_int Z -1 0 4604(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9734          1463573953406 Structure
(_unit VHDL (slice_27 0 4623(structure 0 4671))
	(_version vc6)
	(_time 1463573953407 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0056550653575d1655501559070302030707030653)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953391)
	)
	(_vital vital_level0)
	(_comp
		(lut40022
			(_object
				(_port (_int A -5 0 4704(_ent (_in))))
				(_port (_int B -5 0 4704(_ent (_in))))
				(_port (_int C -5 0 4704(_ent (_in))))
				(_port (_int D -5 0 4704(_ent (_in))))
				(_port (_int Z -5 0 4705(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4693(_ent (_out))))
			)
		)
		(lut40023
			(_object
				(_port (_int A -5 0 4708(_ent (_in))))
				(_port (_int B -5 0 4708(_ent (_in))))
				(_port (_int C -5 0 4708(_ent (_in))))
				(_port (_int D -5 0 4708(_ent (_in))))
				(_port (_int Z -5 0 4709(_ent (_out))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_int D0 -5 0 4699(_ent (_in))))
				(_port (_int D1 -5 0 4699(_ent (_in))))
				(_port (_int SD -5 0 4699(_ent (_in))))
				(_port (_int SP -5 0 4700(_ent (_in))))
				(_port (_int CK -5 0 4700(_ent (_in))))
				(_port (_int LSR -5 0 4700(_ent (_in))))
				(_port (_int Q -5 0 4701(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4696(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut 0 4712(_comp lut40022)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40022)
		)
	)
	(_inst DRIVEGND 0 4714(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut_rep_5_3_lut 0 4716(_comp lut40023)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40023)
		)
	)
	(_inst PS_vivaz_state_117_i1_329_330_reset 0 4718(_comp vmuxregsre0005)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0005)
		)
	)
	(_inst DRIVEVCC 0 4721(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4725
		(_object
			(_prcs
				(line__4727(_arch 0 0 4727(_procedure_call (_trgt(12))(_sens(0)))))
				(line__4728(_arch 1 0 4728(_procedure_call (_trgt(13))(_sens(1)))))
				(line__4729(_arch 2 0 4729(_procedure_call (_trgt(14))(_sens(2)))))
				(line__4730(_arch 3 0 4730(_procedure_call (_trgt(15))(_sens(3)))))
				(line__4731(_arch 4 0 4731(_procedure_call (_trgt(16))(_sens(4)))))
				(line__4732(_arch 5 0 4732(_procedure_call (_trgt(17))(_sens(5)))))
				(line__4733(_arch 6 0 4733(_procedure_call (_trgt(18))(_sens(6)))))
				(line__4734(_arch 7 0 4734(_procedure_call (_trgt(20))(_sens(7)))))
				(line__4735(_arch 8 0 4735(_procedure_call (_trgt(22))(_sens(8)))))
			)
		)
	)
	(_block SignalDelay 0 4739
		(_object
			(_prcs
				(line__4741(_arch 9 0 4741(_procedure_call (_trgt(19))(_sens(18)))))
				(line__4742(_arch 10 0 4742(_procedure_call (_trgt(21))(_sens(20)))))
				(line__4743(_arch 11 0 4743(_procedure_call (_trgt(23))(_sens(22)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4626 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4627 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4628 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4629(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4629(_ent gms(_string \"SLICE_27"\))))
		(_gen (_int tipd_D1 -3 0 4631(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 4632(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 4633(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 4634(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 4635(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 4636(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 4637(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4638(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4639(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 4640(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 4641(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 4642(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 4643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 4644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 4645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4647(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4648 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 4649 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 4650 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 4651 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4652 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4653 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4654 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4655 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4656 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4657 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4658 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4659 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4660 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 4662(_ent(_in))))
		(_port (_int C1 -5 0 4662(_ent(_in))))
		(_port (_int B1 -5 0 4662(_ent(_in))))
		(_port (_int C0 -5 0 4663(_ent(_in))))
		(_port (_int B0 -5 0 4663(_ent(_in))))
		(_port (_int A0 -5 0 4663(_ent(_in))))
		(_port (_int M0 -5 0 4664(_ent(_in))))
		(_port (_int LSR -5 0 4664(_ent(_in))))
		(_port (_int CLK -5 0 4664(_ent(_in))))
		(_port (_int F0 -5 0 4665(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 4665(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4665(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 4674(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 4675(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 4676(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 4677(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 4678(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 4679(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 4680(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 4681(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4682(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4683(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4684(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4685(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4686(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4687(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4688(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4690(_arch(_uni))))
		(_sig (_int VCCI -5 0 4691(_arch(_uni))))
		(_var (_int F0_zd -5 0 4748(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 4749(_prcs 0)))
		(_var (_int Q0_zd -5 0 4750(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4751(_prcs 0)))
		(_var (_int F1_zd -5 0 4752(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 4753(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 4755(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 4756(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4757(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4758(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4759(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4760(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4761(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4762(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 4746(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 7284          1463573953424 Structure
(_unit VHDL (slice_33 0 4881(structure 0 4916))
	(_version vc6)
	(_time 1463573953425 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0f595a090a5852195f5a1a56080c0c0c0c080c095c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953422)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 4936(_ent (_in))))
				(_port (_int D1 -5 0 4936(_ent (_in))))
				(_port (_int SD -5 0 4936(_ent (_in))))
				(_port (_int SP -5 0 4937(_ent (_in))))
				(_port (_int CK -5 0 4937(_ent (_in))))
				(_port (_int LSR -5 0 4937(_ent (_in))))
				(_port (_int Q -5 0 4938(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4941(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4933(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i11 0 4944(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 4947(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 4949(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i12 0 4951(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 4956
		(_object
			(_prcs
				(line__4958(_arch 0 0 4958(_procedure_call (_trgt(6))(_sens(0)))))
				(line__4959(_arch 1 0 4959(_procedure_call (_trgt(8))(_sens(1)))))
				(line__4960(_arch 2 0 4960(_procedure_call (_trgt(10))(_sens(2)))))
				(line__4961(_arch 3 0 4961(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 4965
		(_object
			(_prcs
				(line__4967(_arch 4 0 4967(_procedure_call (_trgt(7))(_sens(6)))))
				(line__4968(_arch 5 0 4968(_procedure_call (_trgt(9))(_sens(8)))))
				(line__4969(_arch 6 0 4969(_procedure_call (_trgt(11))(_sens(10)))))
				(line__4970(_arch 7 0 4970(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4884 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4885 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4886 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4887(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4887(_ent gms(_string \"SLICE_33"\))))
		(_gen (_int tipd_M1 -3 0 4889(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 4890(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 4891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4892(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4893(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 4894(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4895 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 4896 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 4897 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 4898 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 4899 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 4900 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 4901 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 4902 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 4903 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 4904 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4905 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4906 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4907 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 4909(_ent(_in))))
		(_port (_int M0 -5 0 4909(_ent(_in))))
		(_port (_int CE -5 0 4909(_ent(_in))))
		(_port (_int CLK -5 0 4910(_ent(_in))))
		(_port (_int Q0 -5 0 4910(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 4910(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 4919(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 4920(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 4921(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 4922(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 4923(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 4924(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 4925(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4926(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 4927(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 4928(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 4930(_arch(_uni))))
		(_sig (_int GNDI -5 0 4931(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4974(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4975(_prcs 0)))
		(_var (_int Q1_zd -5 0 4976(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 4977(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 4979(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 4980(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 4981(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 4982(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 4983(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 4984(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4985(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4986(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 4973(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7284          1463573953453 Structure
(_unit VHDL (slice_34 0 5088(structure 0 5123))
	(_version vc6)
	(_time 1463573953454 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 2f797a2b2a7872397f7a3a76282c2c2c2b282c297c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953439)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 5143(_ent (_in))))
				(_port (_int D1 -5 0 5143(_ent (_in))))
				(_port (_int SD -5 0 5143(_ent (_in))))
				(_port (_int SP -5 0 5144(_ent (_in))))
				(_port (_int CK -5 0 5144(_ent (_in))))
				(_port (_int LSR -5 0 5144(_ent (_in))))
				(_port (_int Q -5 0 5145(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5148(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5140(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i13 0 5151(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 5154(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 5156(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i14 0 5158(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 5163
		(_object
			(_prcs
				(line__5165(_arch 0 0 5165(_procedure_call (_trgt(6))(_sens(0)))))
				(line__5166(_arch 1 0 5166(_procedure_call (_trgt(8))(_sens(1)))))
				(line__5167(_arch 2 0 5167(_procedure_call (_trgt(10))(_sens(2)))))
				(line__5168(_arch 3 0 5168(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 5172
		(_object
			(_prcs
				(line__5174(_arch 4 0 5174(_procedure_call (_trgt(7))(_sens(6)))))
				(line__5175(_arch 5 0 5175(_procedure_call (_trgt(9))(_sens(8)))))
				(line__5176(_arch 6 0 5176(_procedure_call (_trgt(11))(_sens(10)))))
				(line__5177(_arch 7 0 5177(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5091 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5092 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5093 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5094(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5094(_ent gms(_string \"SLICE_34"\))))
		(_gen (_int tipd_M1 -3 0 5096(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5097(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 5098(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 5099(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 5100(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 5101(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 5102 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 5103 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 5104 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 5105 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 5106 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 5107 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 5108 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 5109 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 5110 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 5111 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 5112 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 5113 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 5114 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 5116(_ent(_in))))
		(_port (_int M0 -5 0 5116(_ent(_in))))
		(_port (_int CE -5 0 5116(_ent(_in))))
		(_port (_int CLK -5 0 5117(_ent(_in))))
		(_port (_int Q0 -5 0 5117(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 5117(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 5126(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 5127(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 5128(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 5129(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 5130(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 5131(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 5132(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 5133(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 5134(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 5135(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 5137(_arch(_uni))))
		(_sig (_int GNDI -5 0 5138(_arch(_uni))))
		(_var (_int Q0_zd -5 0 5181(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 5182(_prcs 0)))
		(_var (_int Q1_zd -5 0 5183(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 5184(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 5186(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 5187(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 5188(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 5189(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 5190(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 5191(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 5192(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 5193(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 5180(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7284          1463573953469 Structure
(_unit VHDL (slice_35 0 5295(structure 0 5330))
	(_version vc6)
	(_time 1463573953470 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 3e686b3b386963286e6b2b67393d3d3d3b393d386d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573953457)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 5350(_ent (_in))))
				(_port (_int D1 -5 0 5350(_ent (_in))))
				(_port (_int SD -5 0 5350(_ent (_in))))
				(_port (_int SP -5 0 5351(_ent (_in))))
				(_port (_int CK -5 0 5351(_ent (_in))))
				(_port (_int LSR -5 0 5351(_ent (_in))))
				(_port (_int Q -5 0 5352(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5355(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5347(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i15 0 5358(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 5361(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 5363(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i16 0 5365(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 5370
		(_object
			(_prcs
				(line__5372(_arch 0 0 5372(_procedure_call (_trgt(6))(_sens(0)))))
				(line__5373(_arch 1 0 5373(_procedure_call (_trgt(8))(_sens(1)))))
				(line__5374(_arch 2 0 5374(_procedure_call (_trgt(10))(_sens(2)))))
				(line__5375(_arch 3 0 5375(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 5379
		(_object
			(_prcs
				(line__5381(_arch 4 0 5381(_procedure_call (_trgt(7))(_sens(6)))))
				(line__5382(_arch 5 0 5382(_procedure_call (_trgt(9))(_sens(8)))))
				(line__5383(_arch 6 0 5383(_procedure_call (_trgt(11))(_sens(10)))))
				(line__5384(_arch 7 0 5384(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5298 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5299 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5300 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5301(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5301(_ent gms(_string \"SLICE_35"\))))
		(_gen (_int tipd_M1 -3 0 5303(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5304(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 5305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 5306(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 5307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 5308(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 5309 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 5310 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 5311 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 5312 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 5313 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 5314 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 5315 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 5316 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 5317 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 5318 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 5319 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 5320 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 5321 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 5323(_ent(_in))))
		(_port (_int M0 -5 0 5323(_ent(_in))))
		(_port (_int CE -5 0 5323(_ent(_in))))
		(_port (_int CLK -5 0 5324(_ent(_in))))
		(_port (_int Q0 -5 0 5324(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 5324(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 5333(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 5334(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 5335(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 5336(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 5337(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 5338(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 5339(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 5340(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 5341(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 5342(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 5344(_arch(_uni))))
		(_sig (_int GNDI -5 0 5345(_arch(_uni))))
		(_var (_int Q0_zd -5 0 5388(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 5389(_prcs 0)))
		(_var (_int Q1_zd -5 0 5390(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 5391(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 5393(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 5394(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 5395(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 5396(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 5397(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 5398(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 5399(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 5400(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 5387(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1118          1463573953486 Structure
(_unit VHDL (xo2iobuf 0 3190(structure 0 5509))
	(_version vc6)
	(_time 1463573953487 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4e18104c4d1c1858464808141d494b484849464818)
	(_ent
		(_time 1463573150871)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 5511(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3191(_ent(_in))))
		(_port (_int T -1 0 3191(_ent(_in))))
		(_port (_int PAD -1 0 3191(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3030          1463573953500 Structure
(_unit VHDL (lcd_bus_14_b 0 3501(structure 0 5538))
	(_version vc6)
	(_time 1463573953501 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 5d0a585e0a0a0d480f5d4f06095a5e580b5e5c5e59)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150912)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5549(_ent (_in))))
				(_port (_int T -4 0 5549(_ent (_in))))
				(_port (_int PAD -4 0 5549(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5546(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 5552(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5554(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5558
		(_object
			(_prcs
				(line__5560(_arch 0 0 5560(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3504 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3505 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3506 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3507(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3507(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 3509(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 3510(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3512(_ent(_in))))
		(_port (_int lcdbus14 -4 0 3512(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5541(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 5542(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5544(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 5564(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 5565(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5563(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463573953506 Structure
(_unit VHDL (lcd_bus_15_b 0 3209(structure 0 5611))
	(_version vc6)
	(_time 1463573953507 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 5d0a585e0a0a0d480f5d4f06095a5e580b5e5c5e58)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150881)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5622(_ent (_in))))
				(_port (_int T -4 0 5622(_ent (_in))))
				(_port (_int PAD -4 0 5622(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5619(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 5625(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5627(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5631
		(_object
			(_prcs
				(line__5633(_arch 0 0 5633(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3212 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3213 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3214 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3215(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3215(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 3217(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 3218(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3220(_ent(_in))))
		(_port (_int lcdbus15 -4 0 3220(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5614(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 5615(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5617(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 5637(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 5638(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5636(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953519 Structure
(_unit VHDL (lcd_bus_7_b 0 3793(structure 0 5684))
	(_version vc6)
	(_time 1463573953520 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6d3a686d3a3a3d783f6d7f36396a6e683b6e6a683b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150943)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5695(_ent (_in))))
				(_port (_int T -4 0 5695(_ent (_in))))
				(_port (_int PAD -4 0 5695(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5692(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 5698(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5700(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5704
		(_object
			(_prcs
				(line__5706(_arch 0 0 5706(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3796 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3797 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3798 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3799(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3799(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 3801(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 3802(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3804(_ent(_in))))
		(_port (_int lcdbus7 -4 0 3804(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5687(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 5688(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5690(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 5710(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 5711(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5709(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953533 Structure
(_unit VHDL (lcd_bus_8_b 0 3720(structure 0 5757))
	(_version vc6)
	(_time 1463573953534 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7d2a787c2a2a2d682f7d6f26297a7e782b7e75782b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150933)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5768(_ent (_in))))
				(_port (_int T -4 0 5768(_ent (_in))))
				(_port (_int PAD -4 0 5768(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5765(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 5771(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5773(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5777
		(_object
			(_prcs
				(line__5779(_arch 0 0 5779(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3723 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3724 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3725 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3726(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3726(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 3728(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 3729(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3731(_ent(_in))))
		(_port (_int lcdbus8 -4 0 3731(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5760(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 5761(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5763(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 5783(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 5784(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5782(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953549 Structure
(_unit VHDL (lcd_bus_9_b 0 3647(structure 0 5830))
	(_version vc6)
	(_time 1463573953550 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 8cdb8982dcdbdc99de8c9ed7d88b8f89da8f8589da)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150927)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5841(_ent (_in))))
				(_port (_int T -4 0 5841(_ent (_in))))
				(_port (_int PAD -4 0 5841(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5838(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 5844(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5846(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5850
		(_object
			(_prcs
				(line__5852(_arch 0 0 5852(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3650 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3651 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3652 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3653(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3653(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 3655(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 3656(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3658(_ent(_in))))
		(_port (_int lcdbus9 -4 0 3658(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5833(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 5834(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5836(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 5856(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 5857(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5855(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463573953564 Structure
(_unit VHDL (lcd_bus_10_b 0 3574(structure 0 5903))
	(_version vc6)
	(_time 1463573953565 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9ccb9993cccbcc89ce9c8ec7c89b9f99ca9f9d9f9c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150918)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5914(_ent (_in))))
				(_port (_int T -4 0 5914(_ent (_in))))
				(_port (_int PAD -4 0 5914(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5911(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 5917(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5919(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5923
		(_object
			(_prcs
				(line__5925(_arch 0 0 5925(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3577 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3578 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3579 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3580(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3580(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 3582(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 3583(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3585(_ent(_in))))
		(_port (_int lcdbus10 -4 0 3585(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5906(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 5907(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5909(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 5929(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 5930(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5928(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463573953578 Structure
(_unit VHDL (lcd_bus_11_b 0 3282(structure 0 5976))
	(_version vc6)
	(_time 1463573953579 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code abfcaefcfafcfbbef9abb9f0ffaca8aefda8aaa8aa)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 5987(_ent (_in))))
				(_port (_int T -4 0 5987(_ent (_in))))
				(_port (_int PAD -4 0 5987(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5984(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 5990(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 5992(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5996
		(_object
			(_prcs
				(line__5998(_arch 0 0 5998(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3285 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3286 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3287 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3288(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3288(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 3290(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 3291(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3293(_ent(_in))))
		(_port (_int lcdbus11 -4 0 3293(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 5979(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 5980(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5982(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 6002(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 6003(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6001(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463573953584 Structure
(_unit VHDL (lcd_bus_12_b 0 3355(structure 0 6049))
	(_version vc6)
	(_time 1463573953585 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code abfcaefcfafcfbbef9abb9f0ffaca8aefda8aaa8a9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150896)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6060(_ent (_in))))
				(_port (_int T -4 0 6060(_ent (_in))))
				(_port (_int PAD -4 0 6060(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6057(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 6063(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6065(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6069
		(_object
			(_prcs
				(line__6071(_arch 0 0 6071(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3358 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3359 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3360 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3361(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3361(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 3363(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 3364(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3366(_ent(_in))))
		(_port (_int lcdbus12 -4 0 3366(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6052(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 6053(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6055(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 6075(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 6076(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6074(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463573953596 Structure
(_unit VHDL (lcd_bus_13_b 0 3428(structure 0 6122))
	(_version vc6)
	(_time 1463573953597 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code bbecbeefeaecebaee9bba9e0efbcb8beedb8bab8b8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150902)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6133(_ent (_in))))
				(_port (_int T -4 0 6133(_ent (_in))))
				(_port (_int PAD -4 0 6133(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6130(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 6136(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6138(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6142
		(_object
			(_prcs
				(line__6144(_arch 0 0 6144(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3431 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3432 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3433 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3434(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3434(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 3436(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 3437(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3439(_ent(_in))))
		(_port (_int lcdbus13 -4 0 3439(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6125(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 6126(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6128(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 6148(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 6149(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6147(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953611 Structure
(_unit VHDL (lcd_bus_6_b 0 3866(structure 0 6195))
	(_version vc6)
	(_time 1463573953612 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code cb9cce9e9a9c9bde99cbd9909fccc8ce9dc8cdce9d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150949)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6206(_ent (_in))))
				(_port (_int T -4 0 6206(_ent (_in))))
				(_port (_int PAD -4 0 6206(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6203(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 6209(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6211(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6215
		(_object
			(_prcs
				(line__6217(_arch 0 0 6217(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3869 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3870 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3871 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3872(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3872(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 3874(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 3875(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3877(_ent(_in))))
		(_port (_int lcdbus6 -4 0 3877(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6198(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 6199(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6201(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 6221(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 6222(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6220(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953640 Structure
(_unit VHDL (lcd_bus_5_b 0 3939(structure 0 6268))
	(_version vc6)
	(_time 1463573953641 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code eabdefb9b8bdbaffb8eaf8b1beede9efbce9efefbc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150959)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6279(_ent (_in))))
				(_port (_int T -4 0 6279(_ent (_in))))
				(_port (_int PAD -4 0 6279(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6276(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 6282(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6284(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6288
		(_object
			(_prcs
				(line__6290(_arch 0 0 6290(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3942 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3943 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3944 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3945(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3945(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 3947(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 3948(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3950(_ent(_in))))
		(_port (_int lcdbus5 -4 0 3950(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 6272(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6274(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 6294(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 6295(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6293(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953658 Structure
(_unit VHDL (lcd_bus_4_b 0 4012(structure 0 6341))
	(_version vc6)
	(_time 1463573953659 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f9aefca9f3aea9ecabf9eba2adfefafcaffafdfcaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6352(_ent (_in))))
				(_port (_int T -4 0 6352(_ent (_in))))
				(_port (_int PAD -4 0 6352(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6349(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 6355(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6357(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6361
		(_object
			(_prcs
				(line__6363(_arch 0 0 6363(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4015 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4016 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4017 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4018(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4018(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4020(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 4021(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4023(_ent(_in))))
		(_port (_int lcdbus4 -4 0 4023(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6344(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 6345(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6347(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 6367(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 6368(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6366(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953674 Structure
(_unit VHDL (lcd_bus_3_b 0 4085(structure 0 6414))
	(_version vc6)
	(_time 1463573953675 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 095d5a0f035e591c5b091b525d0e0a0c5f0a0a0c5f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150974)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6425(_ent (_in))))
				(_port (_int T -4 0 6425(_ent (_in))))
				(_port (_int PAD -4 0 6425(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6422(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 6428(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6430(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6434
		(_object
			(_prcs
				(line__6436(_arch 0 0 6436(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4088 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4089 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4090 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4091(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4091(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4093(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 4094(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4096(_ent(_in))))
		(_port (_int lcdbus3 -4 0 4096(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6417(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 6418(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6420(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 6440(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 6441(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6439(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953687 Structure
(_unit VHDL (lcd_bus_2_b 0 4158(structure 0 6487))
	(_version vc6)
	(_time 1463573953688 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 194d4a1e134e490c4b190b424d1e1a1c4f1a1b1c4f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150980)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6498(_ent (_in))))
				(_port (_int T -4 0 6498(_ent (_in))))
				(_port (_int PAD -4 0 6498(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6495(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 6501(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6503(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6507
		(_object
			(_prcs
				(line__6509(_arch 0 0 6509(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4161 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4162 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4163 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4164(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4164(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 4166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 4167(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4169(_ent(_in))))
		(_port (_int lcdbus2 -4 0 4169(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6490(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 6491(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6493(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 6513(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 6514(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6512(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953693 Structure
(_unit VHDL (lcd_bus_1_b 0 4231(structure 0 6560))
	(_version vc6)
	(_time 1463573953694 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 194d4a1e134e490c4b190b424d1e1a1c4f1a181c4f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150994)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6571(_ent (_in))))
				(_port (_int T -4 0 6571(_ent (_in))))
				(_port (_int PAD -4 0 6571(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6568(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 6574(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6576(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6580
		(_object
			(_prcs
				(line__6582(_arch 0 0 6582(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4234 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4235 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4236 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4237(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4237(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 4239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 4240(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4242(_ent(_in))))
		(_port (_int lcdbus1 -4 0 4242(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6563(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 6564(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6566(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 6586(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 6587(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6585(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463573953717 Structure
(_unit VHDL (lcd_bus_0_b 0 4304(structure 0 6633))
	(_version vc6)
	(_time 1463573953718 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 386c6b3d336f682d6a382a636c3f3b3d6e3b383d6e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151000)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6644(_ent (_in))))
				(_port (_int T -4 0 6644(_ent (_in))))
				(_port (_int PAD -4 0 6644(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6641(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 6647(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6649(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6653
		(_object
			(_prcs
				(line__6655(_arch 0 0 6655(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4307 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4308 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4309 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4310(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4310(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 4312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 4313(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4315(_ent(_in))))
		(_port (_int lcdbus0 -4 0 4315(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6636(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 6637(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6639(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 6659(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 6660(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6658(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463573953736 Structure
(_unit VHDL (lcd_writeb 0 4377(structure 0 6706))
	(_version vc6)
	(_time 1463573953737 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 47131445431017521546501c14414e404341424145)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151009)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6717(_ent (_in))))
				(_port (_int T -4 0 6717(_ent (_in))))
				(_port (_int PAD -4 0 6717(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6714(_ent (_out))))
			)
		)
	)
	(_inst lcd_write_pad 0 6720(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwrite_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6722(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6726
		(_object
			(_prcs
				(line__6728(_arch 0 0 6728(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4381 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4382 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4383(_ent(_string \"lcd_writeB"\))))
		(_gen (_int tipd_PADDO -3 0 4385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwrite -3 0 4386(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4388(_ent(_in))))
		(_port (_int lcdwrite -4 0 4388(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6709(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwrite_out -4 0 6710(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6712(_arch(_uni))))
		(_var (_int lcdwrite_zd -4 0 6732(_prcs 0((i 1)))))
		(_var (_int lcdwrite_GlitchData -6 0 6733(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6731(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 1702127986)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463573953764 Structure
(_unit VHDL (lcd_resetb 0 4450(structure 0 6779))
	(_version vc6)
	(_time 1463573953765 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 67333467633037723566753d336064616260636165)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151015)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6790(_ent (_in))))
				(_port (_int T -4 0 6790(_ent (_in))))
				(_port (_int PAD -4 0 6790(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6787(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 6793(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6795(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6799
		(_object
			(_prcs
				(line__6801(_arch 0 0 6801(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4453 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4454 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4455 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4456(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4456(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 4458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 4459(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4461(_ent(_in))))
		(_port (_int lcdreset -4 0 4461(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6782(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 6783(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6785(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 6805(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 6806(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6804(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2992          1463573953770 Structure
(_unit VHDL (lcd_rsb 0 4523(structure 0 6852))
	(_version vc6)
	(_time 1463573953771 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 67333467633037723566753c356165613461646163)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151025)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6863(_ent (_in))))
				(_port (_int T -4 0 6863(_ent (_in))))
				(_port (_int PAD -4 0 6863(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6860(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 6866(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6868(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6872
		(_object
			(_prcs
				(line__6874(_arch 0 0 6874(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4526 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4527 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4528 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4529(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4529(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4532(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4534(_ent(_in))))
		(_port (_int lcdrs -4 0 4534(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6855(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 6856(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6858(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 6878(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 6879(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6877(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463573953783 Structure
(_unit VHDL (busyb 0 4596(structure 0 6925))
	(_version vc6)
	(_time 1463573953784 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 76227476752021617b76642c2571737175717f7074)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151037)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 6936(_ent (_in))))
				(_port (_int T -4 0 6936(_ent (_in))))
				(_port (_int PAD -4 0 6936(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 6933(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 6939(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 6941(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6945
		(_object
			(_prcs
				(line__6947(_arch 0 0 6947(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4599 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4600 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4601 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4602(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4602(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 4604(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 4605(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4607(_ent(_in))))
		(_port (_int busyS -4 0 4607(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 6928(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 6929(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 6931(_arch(_uni))))
		(_var (_int busyS_zd -4 0 6951(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 6952(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6950(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1000          1463573953798 Structure
(_unit VHDL (xo2iobuf0024 0 6981(structure 0 6988))
	(_version vc6)
	(_time 1463573953799 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 86d38e88d6d4d0908e80c0dcd58183808085868586)
	(_ent
		(_time 1463573953796)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 6990(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 6982(_ent(_out))))
		(_port (_int PAD -1 0 6982(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3348          1463573953814 Structure
(_unit VHDL (clkb 0 4688(structure 0 7020))
	(_version vc6)
	(_time 1463573953815 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 95c1969ac3c29383929286cf9793c79397939693c6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151058)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7027(_ent (_out))))
				(_port (_int PAD -5 0 7027(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 7030(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7034
		(_object
			(_prcs
				(line__7036(_arch 0 0 7036(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4691 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4692 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4693 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4694(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4694(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 4696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 4697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 4698 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 4699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 4700 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4702(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 4702(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7023(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 7024(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7040(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7041(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 7043(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 7044(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7039(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3348          1463573953820 Structure
(_unit VHDL (rstb 0 4772(structure 0 7104))
	(_version vc6)
	(_time 1463573953821 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 95c0979b93c3c583929387cec79291939792979296)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151068)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7111(_ent (_out))))
				(_port (_int PAD -5 0 7111(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 7114(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7118
		(_object
			(_prcs
				(line__7120(_arch 0 0 7120(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4775 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4776 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4777 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4778(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4778(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 4780(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 4781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 4782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 4783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 4784 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4786(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 4786(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7107(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 7108(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7124(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7125(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 7127(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 7128(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7123(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3331          1463573953830 Structure
(_unit VHDL (gob 0 4856(structure 0 7188))
	(_version vc6)
	(_time 1463573953831 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a5f1a2f2f6f2f3b3a7a2e3fff6a3a2a3f3a3a7a3a2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151074)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7195(_ent (_out))))
				(_port (_int PAD -5 0 7195(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 7198(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7202
		(_object
			(_prcs
				(line__7204(_arch 0 0 7204(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4859 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4860 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4861 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4862(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4862(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 4864(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 4865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 4866 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 4867 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 4868 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4870(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 4870(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7191(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 7192(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7208(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7209(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 7211(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 7212(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7207(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3516          1463573953836 Structure
(_unit VHDL (data1command0b 0 4940(structure 0 7272))
	(_version vc6)
	(_time 1463573953837 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a5f1a1f2a1f3f5b3a1a7b4fff7a3f3a3f1a3f1a3a4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151085)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7279(_ent (_out))))
				(_port (_int PAD -5 0 7279(_ent (_in))))
			)
		)
	)
	(_inst data1Command0_pad 0 7282(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(data1Command0S_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7286
		(_object
			(_prcs
				(line__7288(_arch 0 0 7288(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4943 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4944 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4945 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4946(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4946(_ent(_string \"data1Command0B"\))))
		(_gen (_int tipd_data1Command0S -3 0 4948(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_data1Command0S_PADDI -3 0 4949(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_data1Command0S -4 0 4950 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_posedge -4 0 4951 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_negedge -4 0 4952 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4954(_ent(_out)(_param_out))))
		(_port (_int data1Command0S -5 0 4954(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7275(_arch(_uni((i 1))))))
		(_sig (_int data1Command0S_ipd -5 0 7276(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7292(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7293(_prcs 0)))
		(_var (_int tviol_data1Command0S_data1Command0S -8 0 7295(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_data1Command0S -9 0 7296(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7291(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 1836008241 1684955501 21296)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463573953845 Structure
(_unit VHDL (payload_15_b 0 5024(structure 0 7356))
	(_version vc6)
	(_time 1463573953846 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b5e0b5e1b1e3e8a3e3b2f3efe5b3b1b0e3b6b4b6b0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151091)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7363(_ent (_out))))
				(_port (_int PAD -5 0 7363(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_15 0 7366(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload15_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7370
		(_object
			(_prcs
				(line__7372(_arch 0 0 7372(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5027 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5028 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5029 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5030(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5030(_ent(_string \"payload_15_B"\))))
		(_gen (_int tipd_payload15 -3 0 5032(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload15_PADDI -3 0 5033(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload15 -4 0 5034 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_posedge -4 0 5035 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_negedge -4 0 5036 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5038(_ent(_out)(_param_out))))
		(_port (_int payload15 -5 0 5038(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7359(_arch(_uni((i 1))))))
		(_sig (_int payload15_ipd -5 0 7360(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7376(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7377(_prcs 0)))
		(_var (_int tviol_payload15_payload15 -8 0 7379(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload15 -9 0 7380(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7375(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 53)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463573953861 Structure
(_unit VHDL (payload_14_b 0 5108(structure 0 7440))
	(_version vc6)
	(_time 1463573953862 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c491c491c19299d292c3829e94c2c0c192c7c5c7c0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151103)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7447(_ent (_out))))
				(_port (_int PAD -5 0 7447(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_14 0 7450(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload14_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7454
		(_object
			(_prcs
				(line__7456(_arch 0 0 7456(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5111 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5112 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5113 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5114(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5114(_ent(_string \"payload_14_B"\))))
		(_gen (_int tipd_payload14 -3 0 5116(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload14_PADDI -3 0 5117(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload14 -4 0 5118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_posedge -4 0 5119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_negedge -4 0 5120 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5122(_ent(_out)(_param_out))))
		(_port (_int payload14 -5 0 5122(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7443(_arch(_uni((i 1))))))
		(_sig (_int payload14_ipd -5 0 7444(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7460(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7461(_prcs 0)))
		(_var (_int tviol_payload14_payload14 -8 0 7463(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload14 -9 0 7464(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7459(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 52)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463573953876 Structure
(_unit VHDL (payload_13_b 0 5192(structure 0 7524))
	(_version vc6)
	(_time 1463573953877 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d481d486d18289c282d3928e84d2d0d182d7d5d7d7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151115)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7531(_ent (_out))))
				(_port (_int PAD -5 0 7531(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_13 0 7534(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload13_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7538
		(_object
			(_prcs
				(line__7540(_arch 0 0 7540(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5195 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5196 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5197 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5198(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5198(_ent(_string \"payload_13_B"\))))
		(_gen (_int tipd_payload13 -3 0 5200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload13_PADDI -3 0 5201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload13 -4 0 5202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_posedge -4 0 5203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_negedge -4 0 5204 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5206(_ent(_out)(_param_out))))
		(_port (_int payload13 -5 0 5206(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7527(_arch(_uni((i 1))))))
		(_sig (_int payload13_ipd -5 0 7528(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7544(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7545(_prcs 0)))
		(_var (_int tviol_payload13_payload13 -8 0 7547(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload13 -9 0 7548(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7543(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 51)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463573953890 Structure
(_unit VHDL (payload_12_b 0 5276(structure 0 7608))
	(_version vc6)
	(_time 1463573953891 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e3b6e3b0e1b5bef5b5e4a5b9b3e5e7e6b5e0e2e0e1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151121)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7615(_ent (_out))))
				(_port (_int PAD -5 0 7615(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_12 0 7618(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload12_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7622
		(_object
			(_prcs
				(line__7624(_arch 0 0 7624(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5279 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5280 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5281 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5282(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5282(_ent(_string \"payload_12_B"\))))
		(_gen (_int tipd_payload12 -3 0 5284(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload12_PADDI -3 0 5285(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload12 -4 0 5286 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_posedge -4 0 5287 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_negedge -4 0 5288 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5290(_ent(_out)(_param_out))))
		(_port (_int payload12 -5 0 5290(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7611(_arch(_uni((i 1))))))
		(_sig (_int payload12_ipd -5 0 7612(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7628(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7629(_prcs 0)))
		(_var (_int tviol_payload12_payload12 -8 0 7631(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload12 -9 0 7632(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7627(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 50)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463573953906 Structure
(_unit VHDL (payload_11_b 0 5360(structure 0 7692))
	(_version vc6)
	(_time 1463573953907 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f3a6f3a3f1a5aee5a5f4b5a9a3f5f7f6a5f0f2f0f2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151130)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7699(_ent (_out))))
				(_port (_int PAD -5 0 7699(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_11 0 7702(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload11_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7706
		(_object
			(_prcs
				(line__7708(_arch 0 0 7708(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5363 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5364 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5365 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5366(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5366(_ent(_string \"payload_11_B"\))))
		(_gen (_int tipd_payload11 -3 0 5368(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload11_PADDI -3 0 5369(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload11 -4 0 5370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_posedge -4 0 5371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_negedge -4 0 5372 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5374(_ent(_out)(_param_out))))
		(_port (_int payload11 -5 0 5374(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7695(_arch(_uni((i 1))))))
		(_sig (_int payload11_ipd -5 0 7696(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7712(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7713(_prcs 0)))
		(_var (_int tviol_payload11_payload11 -8 0 7715(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload11 -9 0 7716(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7711(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 49)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463573953921 Structure
(_unit VHDL (payload_10_b 0 5444(structure 0 7776))
	(_version vc6)
	(_time 1463573953922 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0356020501555e1555044559530507065500020003)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151146)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7783(_ent (_out))))
				(_port (_int PAD -5 0 7783(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_10 0 7786(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload10_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7790
		(_object
			(_prcs
				(line__7792(_arch 0 0 7792(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5448 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5449 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5450(_ent(_string \"payload_10_B"\))))
		(_gen (_int tipd_payload10 -3 0 5452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload10_PADDI -3 0 5453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload10 -4 0 5454 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_posedge -4 0 5455 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_negedge -4 0 5456 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5458(_ent(_out)(_param_out))))
		(_port (_int payload10 -5 0 5458(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7779(_arch(_uni((i 1))))))
		(_sig (_int payload10_ipd -5 0 7780(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7796(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7797(_prcs 0)))
		(_var (_int tviol_payload10_payload10 -8 0 7799(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload10 -9 0 7800(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7795(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 48)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573953927 Structure
(_unit VHDL (payload_9_b 0 5528(structure 0 7860))
	(_version vc6)
	(_time 1463573953928 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0356020501555e15550445595305070655000a0655)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151152)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7867(_ent (_out))))
				(_port (_int PAD -5 0 7867(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_9 0 7870(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload9_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7874
		(_object
			(_prcs
				(line__7876(_arch 0 0 7876(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5531 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5532 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5533 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5534(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5534(_ent(_string \"payload_9_B"\))))
		(_gen (_int tipd_payload9 -3 0 5536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload9_PADDI -3 0 5537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload9 -4 0 5538 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_posedge -4 0 5539 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_negedge -4 0 5540 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5542(_ent(_out)(_param_out))))
		(_port (_int payload9 -5 0 5542(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7863(_arch(_uni((i 1))))))
		(_sig (_int payload9_ipd -5 0 7864(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7880(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7881(_prcs 0)))
		(_var (_int tviol_payload9_payload9 -8 0 7883(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload9 -9 0 7884(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7879(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 962879855)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573953940 Structure
(_unit VHDL (payload_8_b 0 5612(structure 0 7944))
	(_version vc6)
	(_time 1463573953941 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 1247131511444f04441554484214161744111a1744)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151161)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 7951(_ent (_out))))
				(_port (_int PAD -5 0 7951(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_8 0 7954(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload8_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 7958
		(_object
			(_prcs
				(line__7960(_arch 0 0 7960(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5615 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5616 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5617 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5618(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5618(_ent(_string \"payload_8_B"\))))
		(_gen (_int tipd_payload8 -3 0 5620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload8_PADDI -3 0 5621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload8 -4 0 5622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_posedge -4 0 5623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_negedge -4 0 5624 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5626(_ent(_out)(_param_out))))
		(_port (_int payload8 -5 0 5626(_ent(_in))))
		(_sig (_int PADDI_out -5 0 7947(_arch(_uni((i 1))))))
		(_sig (_int payload8_ipd -5 0 7948(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 7964(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 7965(_prcs 0)))
		(_var (_int tviol_payload8_payload8 -8 0 7967(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload8 -9 0 7968(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7963(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 946102639)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573953954 Structure
(_unit VHDL (payload_7_b 0 5696(structure 0 8028))
	(_version vc6)
	(_time 1463573953955 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 2277232621747f3474256478722426277421252774)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151167)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 8035(_ent (_out))))
				(_port (_int PAD -5 0 8035(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_7 0 8038(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload7_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 8042
		(_object
			(_prcs
				(line__8044(_arch 0 0 8044(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5699 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5700 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5701 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5702(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5702(_ent(_string \"payload_7_B"\))))
		(_gen (_int tipd_payload7 -3 0 5704(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload7_PADDI -3 0 5705(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload7 -4 0 5706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_posedge -4 0 5707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_negedge -4 0 5708 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5710(_ent(_out)(_param_out))))
		(_port (_int payload7 -5 0 5710(_ent(_in))))
		(_sig (_int PADDI_out -5 0 8031(_arch(_uni((i 1))))))
		(_sig (_int payload7_ipd -5 0 8032(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 8048(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 8049(_prcs 0)))
		(_var (_int tviol_payload7_payload7 -8 0 8051(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload7 -9 0 8052(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8047(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 929325423)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573953970 Structure
(_unit VHDL (payload_6_b 0 5780(structure 0 8112))
	(_version vc6)
	(_time 1463573953971 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 3164303431676c276736776b613735346732373467)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151177)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 8119(_ent (_out))))
				(_port (_int PAD -5 0 8119(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_6 0 8122(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload6_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 8126
		(_object
			(_prcs
				(line__8128(_arch 0 0 8128(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5783 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5784 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5785 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5786(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5786(_ent(_string \"payload_6_B"\))))
		(_gen (_int tipd_payload6 -3 0 5788(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload6_PADDI -3 0 5789(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload6 -4 0 5790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_posedge -4 0 5791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_negedge -4 0 5792 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5794(_ent(_out)(_param_out))))
		(_port (_int payload6 -5 0 5794(_ent(_in))))
		(_sig (_int PADDI_out -5 0 8115(_arch(_uni((i 1))))))
		(_sig (_int payload6_ipd -5 0 8116(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 8132(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 8133(_prcs 0)))
		(_var (_int tviol_payload6_payload6 -8 0 8135(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload6 -9 0 8136(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8131(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 912548207)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573953976 Structure
(_unit VHDL (payload_5_b 0 5864(structure 0 8196))
	(_version vc6)
	(_time 1463573953977 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 3164303431676c276736776b613735346732343467)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151183)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 8203(_ent (_out))))
				(_port (_int PAD -5 0 8203(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_5 0 8206(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload5_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 8210
		(_object
			(_prcs
				(line__8212(_arch 0 0 8212(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5867 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5868 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5869 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5870(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5870(_ent(_string \"payload_5_B"\))))
		(_gen (_int tipd_payload5 -3 0 5872(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload5_PADDI -3 0 5873(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload5 -4 0 5874 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_posedge -4 0 5875 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_negedge -4 0 5876 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5878(_ent(_out)(_param_out))))
		(_port (_int payload5 -5 0 5878(_ent(_in))))
		(_sig (_int PADDI_out -5 0 8199(_arch(_uni((i 1))))))
		(_sig (_int payload5_ipd -5 0 8200(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 8216(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 8217(_prcs 0)))
		(_var (_int tviol_payload5_payload5 -8 0 8219(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload5 -9 0 8220(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8215(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 895770991)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573953986 Structure
(_unit VHDL (payload_4_b 0 5948(structure 0 8280))
	(_version vc6)
	(_time 1463573953987 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4114404341171c571746071b114745441742454417)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151193)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 8287(_ent (_out))))
				(_port (_int PAD -5 0 8287(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_4 0 8290(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload4_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 8294
		(_object
			(_prcs
				(line__8296(_arch 0 0 8296(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5951 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5952 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5953 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5954(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5954(_ent(_string \"payload_4_B"\))))
		(_gen (_int tipd_payload4 -3 0 5956(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload4_PADDI -3 0 5957(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload4 -4 0 5958 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_posedge -4 0 5959 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_negedge -4 0 5960 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5962(_ent(_out)(_param_out))))
		(_port (_int payload4 -5 0 5962(_ent(_in))))
		(_sig (_int PADDI_out -5 0 8283(_arch(_uni((i 1))))))
		(_sig (_int payload4_ipd -5 0 8284(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 8300(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 8301(_prcs 0)))
		(_var (_int tviol_payload4_payload4 -8 0 8303(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload4 -9 0 8304(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8299(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 878993775)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573953992 Structure
(_unit VHDL (payload_3_b 0 6032(structure 0 8364))
	(_version vc6)
	(_time 1463573953993 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4114404341171c571746071b114745441742424417)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151199)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 8371(_ent (_out))))
				(_port (_int PAD -5 0 8371(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_3 0 8374(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload3_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 8378
		(_object
			(_prcs
				(line__8380(_arch 0 0 8380(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6035 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6036 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6037 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6038(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6038(_ent(_string \"payload_3_B"\))))
		(_gen (_int tipd_payload3 -3 0 6040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload3_PADDI -3 0 6041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload3 -4 0 6042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_posedge -4 0 6043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_negedge -4 0 6044 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6046(_ent(_out)(_param_out))))
		(_port (_int payload3 -5 0 6046(_ent(_in))))
		(_sig (_int PADDI_out -5 0 8367(_arch(_uni((i 1))))))
		(_sig (_int payload3_ipd -5 0 8368(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 8384(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 8385(_prcs 0)))
		(_var (_int tviol_payload3_payload3 -8 0 8387(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload3 -9 0 8388(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8383(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 862216559)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573954001 Structure
(_unit VHDL (payload_2_b 0 6116(structure 0 8448))
	(_version vc6)
	(_time 1463573954002 2016.05.18 14:19:13)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 5104505251070c470756170b015755540752535407)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151212)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 8455(_ent (_out))))
				(_port (_int PAD -5 0 8455(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_2 0 8458(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload2_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 8462
		(_object
			(_prcs
				(line__8464(_arch 0 0 8464(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6119 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6120 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6121 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6122(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6122(_ent(_string \"payload_2_B"\))))
		(_gen (_int tipd_payload2 -3 0 6124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload2_PADDI -3 0 6125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload2 -4 0 6126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_posedge -4 0 6127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_negedge -4 0 6128 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6130(_ent(_out)(_param_out))))
		(_port (_int payload2 -5 0 6130(_ent(_in))))
		(_sig (_int PADDI_out -5 0 8451(_arch(_uni((i 1))))))
		(_sig (_int payload2_ipd -5 0 8452(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 8468(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 8469(_prcs 0)))
		(_var (_int tviol_payload2_payload2 -8 0 8471(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload2 -9 0 8472(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8467(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 845439343)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573954017 Structure
(_unit VHDL (payload_1_b 0 6200(structure 0 8532))
	(_version vc6)
	(_time 1463573954018 2016.05.18 14:19:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6035616061363d763667263a306664653663616536)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151224)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 8539(_ent (_out))))
				(_port (_int PAD -5 0 8539(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_1 0 8542(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload1_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 8546
		(_object
			(_prcs
				(line__8548(_arch 0 0 8548(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6203 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6204 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6205 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6206(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6206(_ent(_string \"payload_1_B"\))))
		(_gen (_int tipd_payload1 -3 0 6208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload1_PADDI -3 0 6209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload1 -4 0 6210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_posedge -4 0 6211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_negedge -4 0 6212 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6214(_ent(_out)(_param_out))))
		(_port (_int payload1 -5 0 6214(_ent(_in))))
		(_sig (_int PADDI_out -5 0 8535(_arch(_uni((i 1))))))
		(_sig (_int payload1_ipd -5 0 8536(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 8552(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 8553(_prcs 0)))
		(_var (_int tviol_payload1_payload1 -8 0 8555(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload1 -9 0 8556(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8551(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463573954032 Structure
(_unit VHDL (payload_0_b 0 6284(structure 0 8616))
	(_version vc6)
	(_time 1463573954033 2016.05.18 14:19:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7025717171262d662677362a207674752673707526)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151230)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0024
			(_object
				(_port (_int Z -5 0 8623(_ent (_out))))
				(_port (_int PAD -5 0 8623(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_0 0 8626(_comp xo2iobuf0024)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload0_ipd))
		)
		(_use (_ent . xo2iobuf0024)
		)
	)
	(_block WireDelay 0 8630
		(_object
			(_prcs
				(line__8632(_arch 0 0 8632(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6287 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6288 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6289 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6290(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6290(_ent(_string \"payload_0_B"\))))
		(_gen (_int tipd_payload0 -3 0 6292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload0_PADDI -3 0 6293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload0 -4 0 6294 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_posedge -4 0 6295 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_negedge -4 0 6296 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6298(_ent(_out)(_param_out))))
		(_port (_int payload0 -5 0 6298(_ent(_in))))
		(_sig (_int PADDI_out -5 0 8619(_arch(_uni((i 1))))))
		(_sig (_int payload0_ipd -5 0 8620(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 8636(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 8637(_prcs 0)))
		(_var (_int tviol_payload0_payload0 -8 0 8639(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload0 -9 0 8640(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8635(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 811884911)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1279          1463573954048 Structure
(_unit VHDL (gsr5mode 0 6368(structure 0 8687))
	(_version vc6)
	(_time 1463573954061 2016.05.18 14:19:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8fdb8980dad9d99c8b8acbd588898b898a8988888c)
	(_ent
		(_time 1463573151239)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 8690(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 8692(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 6369(_ent(_in))))
		(_sig (_int GSRMODE -1 0 8688(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1790          1463573954066 Structure
(_unit VHDL (gsr_instb 0 6390(structure 0 8718))
	(_version vc6)
	(_time 1463573954067 2016.05.18 14:19:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 8fdb8980dad9d99ada8d96d58b888c888b898d8988)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151245)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 8724(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 8727(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 8731
		(_object
			(_prcs
				(line__8733(_arch 0 0 8733(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6393 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6394 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 6395 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 6396(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6396(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 6398(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 6400(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 8721(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 8736(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 33997         1463573954093 Structure
(_unit VHDL (lcd_sender 0 6445(structure 0 8768))
	(_version vc6)
	(_time 1463573954094 2016.05.18 14:19:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aefafcf9f8f9febbf8a8fbfdbbf4aaa8aaa8aba9aca8fd)
	(_ent
		(_time 1463573151255)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D1 -1 0 8849(_ent (_in))))
				(_port (_int C1 -1 0 8849(_ent (_in))))
				(_port (_int B1 -1 0 8849(_ent (_in))))
				(_port (_int D0 -1 0 8850(_ent (_in))))
				(_port (_int C0 -1 0 8850(_ent (_in))))
				(_port (_int DI1 -1 0 8850(_ent (_in))))
				(_port (_int DI0 -1 0 8851(_ent (_in))))
				(_port (_int CLK -1 0 8851(_ent (_in))))
				(_port (_int F0 -1 0 8851(_ent (_out))))
				(_port (_int Q0 -1 0 8852(_ent (_out))))
				(_port (_int F1 -1 0 8852(_ent (_out))))
				(_port (_int Q1 -1 0 8852(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D0 -1 0 8855(_ent (_in))))
				(_port (_int C0 -1 0 8855(_ent (_in))))
				(_port (_int DI0 -1 0 8855(_ent (_in))))
				(_port (_int M1 -1 0 8856(_ent (_in))))
				(_port (_int CLK -1 0 8856(_ent (_in))))
				(_port (_int F0 -1 0 8856(_ent (_out))))
				(_port (_int Q0 -1 0 8857(_ent (_out))))
				(_port (_int Q1 -1 0 8857(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int D1 -1 0 8860(_ent (_in))))
				(_port (_int C1 -1 0 8860(_ent (_in))))
				(_port (_int A1 -1 0 8860(_ent (_in))))
				(_port (_int D0 -1 0 8861(_ent (_in))))
				(_port (_int C0 -1 0 8861(_ent (_in))))
				(_port (_int B0 -1 0 8861(_ent (_in))))
				(_port (_int A0 -1 0 8862(_ent (_in))))
				(_port (_int DI0 -1 0 8862(_ent (_in))))
				(_port (_int M1 -1 0 8862(_ent (_in))))
				(_port (_int LSR -1 0 8863(_ent (_in))))
				(_port (_int CLK -1 0 8863(_ent (_in))))
				(_port (_int F0 -1 0 8863(_ent (_out))))
				(_port (_int Q0 -1 0 8864(_ent (_out))))
				(_port (_int F1 -1 0 8864(_ent (_out))))
				(_port (_int Q1 -1 0 8864(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int M1 -1 0 8867(_ent (_in))))
				(_port (_int M0 -1 0 8867(_ent (_in))))
				(_port (_int CE -1 0 8867(_ent (_in))))
				(_port (_int CLK -1 0 8868(_ent (_in))))
				(_port (_int Q0 -1 0 8868(_ent (_out))))
				(_port (_int Q1 -1 0 8868(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int M1 -1 0 8871(_ent (_in))))
				(_port (_int M0 -1 0 8871(_ent (_in))))
				(_port (_int CE -1 0 8871(_ent (_in))))
				(_port (_int CLK -1 0 8872(_ent (_in))))
				(_port (_int Q0 -1 0 8872(_ent (_out))))
				(_port (_int Q1 -1 0 8872(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int M1 -1 0 8875(_ent (_in))))
				(_port (_int M0 -1 0 8875(_ent (_in))))
				(_port (_int CE -1 0 8875(_ent (_in))))
				(_port (_int CLK -1 0 8876(_ent (_in))))
				(_port (_int Q0 -1 0 8876(_ent (_out))))
				(_port (_int Q1 -1 0 8876(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int M1 -1 0 8879(_ent (_in))))
				(_port (_int M0 -1 0 8879(_ent (_in))))
				(_port (_int CE -1 0 8879(_ent (_in))))
				(_port (_int CLK -1 0 8880(_ent (_in))))
				(_port (_int Q0 -1 0 8880(_ent (_out))))
				(_port (_int Q1 -1 0 8880(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int C1 -1 0 8883(_ent (_in))))
				(_port (_int A1 -1 0 8883(_ent (_in))))
				(_port (_int D0 -1 0 8883(_ent (_in))))
				(_port (_int C0 -1 0 8884(_ent (_in))))
				(_port (_int B0 -1 0 8884(_ent (_in))))
				(_port (_int A0 -1 0 8884(_ent (_in))))
				(_port (_int DI0 -1 0 8885(_ent (_in))))
				(_port (_int CLK -1 0 8885(_ent (_in))))
				(_port (_int F0 -1 0 8885(_ent (_out))))
				(_port (_int Q0 -1 0 8886(_ent (_out))))
				(_port (_int F1 -1 0 8886(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D0 -1 0 8889(_ent (_in))))
				(_port (_int C0 -1 0 8889(_ent (_in))))
				(_port (_int B0 -1 0 8889(_ent (_in))))
				(_port (_int DI0 -1 0 8890(_ent (_in))))
				(_port (_int M1 -1 0 8890(_ent (_in))))
				(_port (_int CLK -1 0 8890(_ent (_in))))
				(_port (_int F0 -1 0 8891(_ent (_out))))
				(_port (_int Q0 -1 0 8891(_ent (_out))))
				(_port (_int Q1 -1 0 8891(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int DI0 -1 0 8894(_ent (_in))))
				(_port (_int LSR -1 0 8894(_ent (_in))))
				(_port (_int CLK -1 0 8894(_ent (_in))))
				(_port (_int F0 -1 0 8895(_ent (_out))))
				(_port (_int Q0 -1 0 8895(_ent (_out))))
			)
		)
		(SLICE_17
			(_object
				(_port (_int DI0 -1 0 8898(_ent (_in))))
				(_port (_int LSR -1 0 8898(_ent (_in))))
				(_port (_int CLK -1 0 8898(_ent (_in))))
				(_port (_int F0 -1 0 8899(_ent (_out))))
				(_port (_int Q0 -1 0 8899(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int D1 -1 0 8902(_ent (_in))))
				(_port (_int C1 -1 0 8902(_ent (_in))))
				(_port (_int B1 -1 0 8902(_ent (_in))))
				(_port (_int D0 -1 0 8903(_ent (_in))))
				(_port (_int C0 -1 0 8903(_ent (_in))))
				(_port (_int B0 -1 0 8903(_ent (_in))))
				(_port (_int A0 -1 0 8904(_ent (_in))))
				(_port (_int DI0 -1 0 8904(_ent (_in))))
				(_port (_int LSR -1 0 8904(_ent (_in))))
				(_port (_int CLK -1 0 8905(_ent (_in))))
				(_port (_int F0 -1 0 8905(_ent (_out))))
				(_port (_int Q0 -1 0 8905(_ent (_out))))
				(_port (_int F1 -1 0 8906(_ent (_out))))
			)
		)
		(SLICE_20
			(_object
				(_port (_int DI0 -1 0 8909(_ent (_in))))
				(_port (_int LSR -1 0 8909(_ent (_in))))
				(_port (_int CLK -1 0 8909(_ent (_in))))
				(_port (_int F0 -1 0 8910(_ent (_out))))
				(_port (_int Q0 -1 0 8910(_ent (_out))))
			)
		)
		(SLICE_21
			(_object
				(_port (_int D1 -1 0 8913(_ent (_in))))
				(_port (_int C1 -1 0 8913(_ent (_in))))
				(_port (_int A1 -1 0 8913(_ent (_in))))
				(_port (_int D0 -1 0 8914(_ent (_in))))
				(_port (_int C0 -1 0 8914(_ent (_in))))
				(_port (_int A0 -1 0 8914(_ent (_in))))
				(_port (_int DI0 -1 0 8915(_ent (_in))))
				(_port (_int LSR -1 0 8915(_ent (_in))))
				(_port (_int CLK -1 0 8915(_ent (_in))))
				(_port (_int F0 -1 0 8916(_ent (_out))))
				(_port (_int Q0 -1 0 8916(_ent (_out))))
				(_port (_int F1 -1 0 8916(_ent (_out))))
			)
		)
		(SLICE_23
			(_object
				(_port (_int DI0 -1 0 8919(_ent (_in))))
				(_port (_int LSR -1 0 8919(_ent (_in))))
				(_port (_int CLK -1 0 8919(_ent (_in))))
				(_port (_int F0 -1 0 8920(_ent (_out))))
				(_port (_int Q0 -1 0 8920(_ent (_out))))
			)
		)
		(SLICE_24
			(_object
				(_port (_int D0 -1 0 8923(_ent (_in))))
				(_port (_int C0 -1 0 8923(_ent (_in))))
				(_port (_int B0 -1 0 8923(_ent (_in))))
				(_port (_int LSR -1 0 8924(_ent (_in))))
				(_port (_int CLK -1 0 8924(_ent (_in))))
				(_port (_int F0 -1 0 8924(_ent (_out))))
				(_port (_int Q0 -1 0 8925(_ent (_out))))
				(_port (_int F1 -1 0 8925(_ent (_out))))
			)
		)
		(SLICE_25
			(_object
				(_port (_int D1 -1 0 8928(_ent (_in))))
				(_port (_int C1 -1 0 8928(_ent (_in))))
				(_port (_int B1 -1 0 8928(_ent (_in))))
				(_port (_int D0 -1 0 8929(_ent (_in))))
				(_port (_int C0 -1 0 8929(_ent (_in))))
				(_port (_int B0 -1 0 8929(_ent (_in))))
				(_port (_int LSR -1 0 8930(_ent (_in))))
				(_port (_int CLK -1 0 8930(_ent (_in))))
				(_port (_int F0 -1 0 8930(_ent (_out))))
				(_port (_int Q0 -1 0 8931(_ent (_out))))
				(_port (_int F1 -1 0 8931(_ent (_out))))
			)
		)
		(SLICE_26
			(_object
				(_port (_int D1 -1 0 8934(_ent (_in))))
				(_port (_int C1 -1 0 8934(_ent (_in))))
				(_port (_int A1 -1 0 8934(_ent (_in))))
				(_port (_int D0 -1 0 8935(_ent (_in))))
				(_port (_int C0 -1 0 8935(_ent (_in))))
				(_port (_int A0 -1 0 8935(_ent (_in))))
				(_port (_int M1 -1 0 8936(_ent (_in))))
				(_port (_int M0 -1 0 8936(_ent (_in))))
				(_port (_int CE -1 0 8936(_ent (_in))))
				(_port (_int CLK -1 0 8937(_ent (_in))))
				(_port (_int F0 -1 0 8937(_ent (_out))))
				(_port (_int Q0 -1 0 8937(_ent (_out))))
				(_port (_int F1 -1 0 8938(_ent (_out))))
				(_port (_int Q1 -1 0 8938(_ent (_out))))
			)
		)
		(SLICE_27
			(_object
				(_port (_int D1 -1 0 8941(_ent (_in))))
				(_port (_int C1 -1 0 8941(_ent (_in))))
				(_port (_int B1 -1 0 8941(_ent (_in))))
				(_port (_int C0 -1 0 8942(_ent (_in))))
				(_port (_int B0 -1 0 8942(_ent (_in))))
				(_port (_int A0 -1 0 8942(_ent (_in))))
				(_port (_int M0 -1 0 8943(_ent (_in))))
				(_port (_int LSR -1 0 8943(_ent (_in))))
				(_port (_int CLK -1 0 8943(_ent (_in))))
				(_port (_int F0 -1 0 8944(_ent (_out))))
				(_port (_int Q0 -1 0 8944(_ent (_out))))
				(_port (_int F1 -1 0 8944(_ent (_out))))
			)
		)
		(SLICE_33
			(_object
				(_port (_int M1 -1 0 8947(_ent (_in))))
				(_port (_int M0 -1 0 8947(_ent (_in))))
				(_port (_int CE -1 0 8947(_ent (_in))))
				(_port (_int CLK -1 0 8948(_ent (_in))))
				(_port (_int Q0 -1 0 8948(_ent (_out))))
				(_port (_int Q1 -1 0 8948(_ent (_out))))
			)
		)
		(SLICE_34
			(_object
				(_port (_int M1 -1 0 8951(_ent (_in))))
				(_port (_int M0 -1 0 8951(_ent (_in))))
				(_port (_int CE -1 0 8951(_ent (_in))))
				(_port (_int CLK -1 0 8952(_ent (_in))))
				(_port (_int Q0 -1 0 8952(_ent (_out))))
				(_port (_int Q1 -1 0 8952(_ent (_out))))
			)
		)
		(SLICE_35
			(_object
				(_port (_int M1 -1 0 8955(_ent (_in))))
				(_port (_int M0 -1 0 8955(_ent (_in))))
				(_port (_int CE -1 0 8955(_ent (_in))))
				(_port (_int CLK -1 0 8956(_ent (_in))))
				(_port (_int Q0 -1 0 8956(_ent (_out))))
				(_port (_int Q1 -1 0 8956(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 8959(_ent (_in))))
				(_port (_int lcdbus14 -1 0 8959(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 8962(_ent (_in))))
				(_port (_int lcdbus15 -1 0 8962(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 8965(_ent (_in))))
				(_port (_int lcdbus7 -1 0 8965(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 8968(_ent (_in))))
				(_port (_int lcdbus8 -1 0 8968(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 8971(_ent (_in))))
				(_port (_int lcdbus9 -1 0 8971(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 8974(_ent (_in))))
				(_port (_int lcdbus10 -1 0 8974(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 8977(_ent (_in))))
				(_port (_int lcdbus11 -1 0 8977(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 8980(_ent (_in))))
				(_port (_int lcdbus12 -1 0 8980(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 8983(_ent (_in))))
				(_port (_int lcdbus13 -1 0 8983(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 8986(_ent (_in))))
				(_port (_int lcdbus6 -1 0 8986(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 8989(_ent (_in))))
				(_port (_int lcdbus5 -1 0 8989(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 8992(_ent (_in))))
				(_port (_int lcdbus4 -1 0 8992(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 8995(_ent (_in))))
				(_port (_int lcdbus3 -1 0 8995(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 8998(_ent (_in))))
				(_port (_int lcdbus2 -1 0 8998(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 9001(_ent (_in))))
				(_port (_int lcdbus1 -1 0 9001(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 9004(_ent (_in))))
				(_port (_int lcdbus0 -1 0 9004(_ent (_out))))
			)
		)
		(lcd_writeB
			(_object
				(_port (_int PADDO -1 0 9007(_ent (_in))))
				(_port (_int lcdwrite -1 0 9007(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 9010(_ent (_in))))
				(_port (_int lcdreset -1 0 9010(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 9013(_ent (_in))))
				(_port (_int lcdrs -1 0 9013(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 9016(_ent (_in))))
				(_port (_int busyS -1 0 9016(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 9019(_ent (_out))))
				(_port (_int clkS -1 0 9019(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 9022(_ent (_out))))
				(_port (_int rstS -1 0 9022(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 9025(_ent (_out))))
				(_port (_int goS -1 0 9025(_ent (_in))))
			)
		)
		(data1Command0B
			(_object
				(_port (_int PADDI -1 0 9028(_ent (_out))))
				(_port (_int data1Command0S -1 0 9028(_ent (_in))))
			)
		)
		(payload_15_B
			(_object
				(_port (_int PADDI -1 0 9031(_ent (_out))))
				(_port (_int payload15 -1 0 9031(_ent (_in))))
			)
		)
		(payload_14_B
			(_object
				(_port (_int PADDI -1 0 9034(_ent (_out))))
				(_port (_int payload14 -1 0 9034(_ent (_in))))
			)
		)
		(payload_13_B
			(_object
				(_port (_int PADDI -1 0 9037(_ent (_out))))
				(_port (_int payload13 -1 0 9037(_ent (_in))))
			)
		)
		(payload_12_B
			(_object
				(_port (_int PADDI -1 0 9040(_ent (_out))))
				(_port (_int payload12 -1 0 9040(_ent (_in))))
			)
		)
		(payload_11_B
			(_object
				(_port (_int PADDI -1 0 9043(_ent (_out))))
				(_port (_int payload11 -1 0 9043(_ent (_in))))
			)
		)
		(payload_10_B
			(_object
				(_port (_int PADDI -1 0 9046(_ent (_out))))
				(_port (_int payload10 -1 0 9046(_ent (_in))))
			)
		)
		(payload_9_B
			(_object
				(_port (_int PADDI -1 0 9049(_ent (_out))))
				(_port (_int payload9 -1 0 9049(_ent (_in))))
			)
		)
		(payload_8_B
			(_object
				(_port (_int PADDI -1 0 9052(_ent (_out))))
				(_port (_int payload8 -1 0 9052(_ent (_in))))
			)
		)
		(payload_7_B
			(_object
				(_port (_int PADDI -1 0 9055(_ent (_out))))
				(_port (_int payload7 -1 0 9055(_ent (_in))))
			)
		)
		(payload_6_B
			(_object
				(_port (_int PADDI -1 0 9058(_ent (_out))))
				(_port (_int payload6 -1 0 9058(_ent (_in))))
			)
		)
		(payload_5_B
			(_object
				(_port (_int PADDI -1 0 9061(_ent (_out))))
				(_port (_int payload5 -1 0 9061(_ent (_in))))
			)
		)
		(payload_4_B
			(_object
				(_port (_int PADDI -1 0 9064(_ent (_out))))
				(_port (_int payload4 -1 0 9064(_ent (_in))))
			)
		)
		(payload_3_B
			(_object
				(_port (_int PADDI -1 0 9067(_ent (_out))))
				(_port (_int payload3 -1 0 9067(_ent (_in))))
			)
		)
		(payload_2_B
			(_object
				(_port (_int PADDI -1 0 9070(_ent (_out))))
				(_port (_int payload2 -1 0 9070(_ent (_in))))
			)
		)
		(payload_1_B
			(_object
				(_port (_int PADDI -1 0 9073(_ent (_out))))
				(_port (_int payload1 -1 0 9073(_ent (_in))))
			)
		)
		(payload_0_B
			(_object
				(_port (_int PADDI -1 0 9076(_ent (_out))))
				(_port (_int payload0 -1 0 9076(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 9079(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 9082(_comp SLICE_0)
		(_port
			((D1)(n370))
			((C1)(n369))
			((B1)(n368))
			((D0)(n361))
			((C0)(n360))
			((DI1)(PS_vivaz_state_2_N_17_1))
			((DI0)(PS_vivaz_state_2_N_17_0))
			((CLK)(clk_c))
			((F0)(PS_vivaz_state_2_N_17_0))
			((Q0)(PS_vivaz_state_0))
			((F1)(PS_vivaz_state_2_N_17_1))
			((Q1)(PS_vivaz_state_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 9087(_comp SLICE_1)
		(_port
			((D0)(n373))
			((C0)(n372))
			((DI0)(PS_vivaz_state_2_N_17_2))
			((M1)(lcd_rs_N_54))
			((CLK)(clk_c))
			((F0)(PS_vivaz_state_2_N_17_2))
			((Q0)(PS_vivaz_state_2))
			((Q1)(lcd_rs_c))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 9091(_comp SLICE_2)
		(_port
			((D1)(PS_vivaz_state_1))
			((C1)(PS_vivaz_state_0))
			((A1)(PS_vivaz_state_2))
			((D0)(PS_vivaz_state_1))
			((C0)(PS_vivaz_state_0))
			((B0)(busy_c))
			((A0)(PS_vivaz_state_2))
			((DI0)(busy_N_63))
			((M1)(n219))
			((LSR)(n581))
			((CLK)(go_managed))
			((F0)(busy_N_63))
			((Q0)(busy_N_55))
			((F1)(PS_vivaz_state_2_N_44))
			((Q1)(n366))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_5I 0 9098(_comp SLICE_5)
		(_port
			((M1)(payload_c_1))
			((M0)(payload_c_2))
			((CE)(clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_2))
			((Q1)(lcd_bus_c_1))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 9101(_comp SLICE_6)
		(_port
			((M1)(payload_c_3))
			((M0)(payload_c_4))
			((CE)(clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_4))
			((Q1)(lcd_bus_c_3))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 9104(_comp SLICE_7)
		(_port
			((M1)(payload_c_5))
			((M0)(payload_c_6))
			((CE)(clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_6))
			((Q1)(lcd_bus_c_5))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 9107(_comp SLICE_8)
		(_port
			((M1)(payload_c_7))
			((M0)(payload_c_8))
			((CE)(clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_8))
			((Q1)(lcd_bus_c_7))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_12I 0 9110(_comp SLICE_12)
		(_port
			((C1)(PS_vivaz_state_1))
			((A1)(PS_vivaz_state_0))
			((D0)(data1Command0_c))
			((C0)(n582))
			((B0)(PS_vivaz_state_2))
			((A0)(lcd_rs_c))
			((DI0)(lcd_rs_N_66))
			((CLK)(go_managed))
			((F0)(lcd_rs_N_66))
			((Q0)(lcd_rs_N_54))
			((F1)(n582))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_14I 0 9115(_comp SLICE_14)
		(_port
			((D0)(n365))
			((C0)(n366))
			((B0)(n364))
			((DI0)(lcd_write_N_53))
			((M1)(busy_N_55))
			((CLK)(clk_c))
			((F0)(lcd_write_N_53))
			((Q0)(lcd_write_c))
			((Q1)(busy_c))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_15I 0 9119(_comp SLICE_15)
		(_port
			((DI0)(n585))
			((LSR)(PS_vivaz_state_2_N_50))
			((CLK)(PS_vivaz_state_2_N_41))
			((F0)(n585))
			((Q0)(n360))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_17I 0 9122(_comp SLICE_17)
		(_port
			((DI0)(n585_002_BUF1))
			((LSR)(n581))
			((CLK)(PS_vivaz_state_2_N_34))
			((F0)(n585_002_BUF1))
			((Q0)(n364))
		)
		(_use (_ent . SLICE_17)
		)
	)
	(_inst SLICE_18I 0 9125(_comp SLICE_18)
		(_port
			((D1)(PS_vivaz_state_0))
			((C1)(PS_vivaz_state_1))
			((B1)(PS_vivaz_state_2))
			((D0)(lcd_write_c))
			((C0)(PS_vivaz_state_0))
			((B0)(PS_vivaz_state_2))
			((A0)(PS_vivaz_state_1))
			((DI0)(n219))
			((LSR)(PS_vivaz_state_2_N_34))
			((CLK)(go_managed))
			((F0)(n219))
			((Q0)(n365))
			((F1)(PS_vivaz_state_2_N_41))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst SLICE_20I 0 9131(_comp SLICE_20)
		(_port
			((DI0)(n585_001_BUF1))
			((LSR)(PS_vivaz_state_2_N_47))
			((CLK)(PS_vivaz_state_2_N_38))
			((F0)(n585_001_BUF1))
			((Q0)(n368))
		)
		(_use (_ent . SLICE_20)
		)
	)
	(_inst SLICE_21I 0 9134(_comp SLICE_21)
		(_port
			((D1)(PS_vivaz_state_2))
			((C1)(PS_vivaz_state_1))
			((A1)(PS_vivaz_state_0))
			((D0)(PS_vivaz_state_2))
			((C0)(PS_vivaz_state_0))
			((A0)(PS_vivaz_state_1))
			((DI0)(PS_vivaz_state_2_N_22))
			((LSR)(PS_vivaz_state_2_N_38))
			((CLK)(go_managed))
			((F0)(PS_vivaz_state_2_N_22))
			((Q0)(n369))
			((F1)(PS_vivaz_state_2_N_24))
		)
		(_use (_ent . SLICE_21)
		)
	)
	(_inst SLICE_23I 0 9141(_comp SLICE_23)
		(_port
			((DI0)(n585_000_BUF1))
			((LSR)(PS_vivaz_state_2_N_44))
			((CLK)(PS_vivaz_state_2_N_24))
			((F0)(n585_000_BUF1))
			((Q0)(n372))
		)
		(_use (_ent . SLICE_23)
		)
	)
	(_inst SLICE_24I 0 9144(_comp SLICE_24)
		(_port
			((D0)(rst_c))
			((C0)(busy_c))
			((B0)(go_c))
			((LSR)(PS_vivaz_state_2_N_24))
			((CLK)(go_managed))
			((F0)(go_managed))
			((Q0)(n373))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_24)
		)
	)
	(_inst SLICE_25I 0 9147(_comp SLICE_25)
		(_port
			((D1)(PS_vivaz_state_2))
			((C1)(PS_vivaz_state_1))
			((B1)(PS_vivaz_state_0))
			((D0)(PS_vivaz_state_0))
			((C0)(PS_vivaz_state_1))
			((B0)(PS_vivaz_state_2))
			((LSR)(PS_vivaz_state_2_N_41))
			((CLK)(go_managed))
			((F0)(PS_vivaz_state_2_N_50))
			((Q0)(n361))
			((F1)(PS_vivaz_state_2_N_38))
		)
		(_use (_ent . SLICE_25)
		)
	)
	(_inst SLICE_26I 0 9153(_comp SLICE_26)
		(_port
			((D1)(PS_vivaz_state_2))
			((C1)(PS_vivaz_state_0))
			((A1)(PS_vivaz_state_1))
			((D0)(PS_vivaz_state_2))
			((C0)(PS_vivaz_state_0))
			((A0)(PS_vivaz_state_1))
			((M1)(payload_c_9))
			((M0)(payload_c_0))
			((CE)(clk_c_enable_16))
			((CLK)(clk_c))
			((F0)(PS_vivaz_state_2_N_47))
			((Q0)(lcd_bus_c_0))
			((F1)(n581))
			((Q1)(lcd_bus_c_9))
		)
		(_use (_ent . SLICE_26)
		)
	)
	(_inst SLICE_27I 0 9160(_comp SLICE_27)
		(_port
			((D1)(PS_vivaz_state_0))
			((C1)(PS_vivaz_state_1))
			((B1)(PS_vivaz_state_2))
			((C0)(PS_vivaz_state_0))
			((B0)(PS_vivaz_state_2))
			((A0)(PS_vivaz_state_1))
			((M0)(PS_vivaz_state_2_N_22))
			((LSR)(PS_vivaz_state_2_N_47))
			((CLK)(go_managed))
			((F0)(clk_c_enable_16))
			((Q0)(n370))
			((F1)(PS_vivaz_state_2_N_34))
		)
		(_use (_ent . SLICE_27)
		)
	)
	(_inst SLICE_33I 0 9167(_comp SLICE_33)
		(_port
			((M1)(payload_c_10))
			((M0)(payload_c_11))
			((CE)(clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_11))
			((Q1)(lcd_bus_c_10))
		)
		(_use (_ent . SLICE_33)
		)
	)
	(_inst SLICE_34I 0 9170(_comp SLICE_34)
		(_port
			((M1)(payload_c_12))
			((M0)(payload_c_13))
			((CE)(clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_13))
			((Q1)(lcd_bus_c_12))
		)
		(_use (_ent . SLICE_34)
		)
	)
	(_inst SLICE_35I 0 9173(_comp SLICE_35)
		(_port
			((M1)(payload_c_14))
			((M0)(payload_c_15))
			((CE)(clk_c_enable_16))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_15))
			((Q1)(lcd_bus_c_14))
		)
		(_use (_ent . SLICE_35)
		)
	)
	(_inst lcd_bus_14_I 0 9176(_comp lcd_bus_14_B)
		(_port
			((PADDO)(lcd_bus_c_14))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_15_I 0 9178(_comp lcd_bus_15_B)
		(_port
			((PADDO)(lcd_bus_c_15))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_7_I 0 9180(_comp lcd_bus_7_B)
		(_port
			((PADDO)(lcd_bus_c_7))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_8_I 0 9182(_comp lcd_bus_8_B)
		(_port
			((PADDO)(lcd_bus_c_8))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_9_I 0 9184(_comp lcd_bus_9_B)
		(_port
			((PADDO)(lcd_bus_c_9))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_10_I 0 9186(_comp lcd_bus_10_B)
		(_port
			((PADDO)(lcd_bus_c_10))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_11_I 0 9188(_comp lcd_bus_11_B)
		(_port
			((PADDO)(lcd_bus_c_11))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_12_I 0 9190(_comp lcd_bus_12_B)
		(_port
			((PADDO)(lcd_bus_c_12))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_13_I 0 9192(_comp lcd_bus_13_B)
		(_port
			((PADDO)(lcd_bus_c_13))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_6_I 0 9194(_comp lcd_bus_6_B)
		(_port
			((PADDO)(lcd_bus_c_6))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_5_I 0 9196(_comp lcd_bus_5_B)
		(_port
			((PADDO)(lcd_bus_c_5))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_4_I 0 9198(_comp lcd_bus_4_B)
		(_port
			((PADDO)(lcd_bus_c_4))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_3_I 0 9200(_comp lcd_bus_3_B)
		(_port
			((PADDO)(lcd_bus_c_3))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 9202(_comp lcd_bus_2_B)
		(_port
			((PADDO)(lcd_bus_c_2))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_1_I 0 9204(_comp lcd_bus_1_B)
		(_port
			((PADDO)(lcd_bus_c_1))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 9206(_comp lcd_bus_0_B)
		(_port
			((PADDO)(lcd_bus_c_0))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_writeI 0 9208(_comp lcd_writeB)
		(_port
			((PADDO)(lcd_write_c))
			((lcdwrite)(lcd_write))
		)
		(_use (_ent . lcd_writeB)
		)
	)
	(_inst lcd_resetI 0 9210(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_rsI 0 9212(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst busyI 0 9214(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst clkI 0 9216(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 9218(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 9220(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst data1Command0I 0 9222(_comp data1Command0B)
		(_port
			((PADDI)(data1Command0_c))
			((data1Command0S)(data1Command0))
		)
		(_use (_ent . data1Command0B)
		)
	)
	(_inst payload_15_I 0 9224(_comp payload_15_B)
		(_port
			((PADDI)(payload_c_15))
			((payload15)(payload(15)))
		)
		(_use (_ent . payload_15_B)
		)
	)
	(_inst payload_14_I 0 9226(_comp payload_14_B)
		(_port
			((PADDI)(payload_c_14))
			((payload14)(payload(14)))
		)
		(_use (_ent . payload_14_B)
		)
	)
	(_inst payload_13_I 0 9228(_comp payload_13_B)
		(_port
			((PADDI)(payload_c_13))
			((payload13)(payload(13)))
		)
		(_use (_ent . payload_13_B)
		)
	)
	(_inst payload_12_I 0 9230(_comp payload_12_B)
		(_port
			((PADDI)(payload_c_12))
			((payload12)(payload(12)))
		)
		(_use (_ent . payload_12_B)
		)
	)
	(_inst payload_11_I 0 9232(_comp payload_11_B)
		(_port
			((PADDI)(payload_c_11))
			((payload11)(payload(11)))
		)
		(_use (_ent . payload_11_B)
		)
	)
	(_inst payload_10_I 0 9234(_comp payload_10_B)
		(_port
			((PADDI)(payload_c_10))
			((payload10)(payload(10)))
		)
		(_use (_ent . payload_10_B)
		)
	)
	(_inst payload_9_I 0 9236(_comp payload_9_B)
		(_port
			((PADDI)(payload_c_9))
			((payload9)(payload(9)))
		)
		(_use (_ent . payload_9_B)
		)
	)
	(_inst payload_8_I 0 9238(_comp payload_8_B)
		(_port
			((PADDI)(payload_c_8))
			((payload8)(payload(8)))
		)
		(_use (_ent . payload_8_B)
		)
	)
	(_inst payload_7_I 0 9240(_comp payload_7_B)
		(_port
			((PADDI)(payload_c_7))
			((payload7)(payload(7)))
		)
		(_use (_ent . payload_7_B)
		)
	)
	(_inst payload_6_I 0 9242(_comp payload_6_B)
		(_port
			((PADDI)(payload_c_6))
			((payload6)(payload(6)))
		)
		(_use (_ent . payload_6_B)
		)
	)
	(_inst payload_5_I 0 9244(_comp payload_5_B)
		(_port
			((PADDI)(payload_c_5))
			((payload5)(payload(5)))
		)
		(_use (_ent . payload_5_B)
		)
	)
	(_inst payload_4_I 0 9246(_comp payload_4_B)
		(_port
			((PADDI)(payload_c_4))
			((payload4)(payload(4)))
		)
		(_use (_ent . payload_4_B)
		)
	)
	(_inst payload_3_I 0 9248(_comp payload_3_B)
		(_port
			((PADDI)(payload_c_3))
			((payload3)(payload(3)))
		)
		(_use (_ent . payload_3_B)
		)
	)
	(_inst payload_2_I 0 9250(_comp payload_2_B)
		(_port
			((PADDI)(payload_c_2))
			((payload2)(payload(2)))
		)
		(_use (_ent . payload_2_B)
		)
	)
	(_inst payload_1_I 0 9252(_comp payload_1_B)
		(_port
			((PADDI)(payload_c_1))
			((payload1)(payload(1)))
		)
		(_use (_ent . payload_1_B)
		)
	)
	(_inst payload_0_I 0 9254(_comp payload_0_B)
		(_port
			((PADDI)(payload_c_0))
			((payload0)(payload(0)))
		)
		(_use (_ent . payload_0_B)
		)
	)
	(_inst GSR_INST 0 9256(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 9258(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 9260(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 6446(_ent(_in))))
		(_port (_int rst -1 0 6446(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6447(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 6447(_ent(_out))))
		(_port (_int lcd_write -1 0 6448(_ent(_out))))
		(_port (_int lcd_reset -1 0 6448(_ent(_out))))
		(_port (_int lcd_rs -1 0 6449(_ent(_out))))
		(_port (_int go -1 0 6449(_ent(_in))))
		(_port (_int data1Command0 -1 0 6449(_ent(_in))))
		(_port (_int busy -1 0 6450(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6450(_array -1 ((_dto i 15 i 0)))))
		(_port (_int payload 1 0 6450(_ent(_in))))
		(_sig (_int n370 -1 0 8769(_arch(_uni))))
		(_sig (_int n369 -1 0 8770(_arch(_uni))))
		(_sig (_int n368 -1 0 8771(_arch(_uni))))
		(_sig (_int n361 -1 0 8772(_arch(_uni))))
		(_sig (_int n360 -1 0 8773(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_17_1 -1 0 8774(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_17_0 -1 0 8775(_arch(_uni))))
		(_sig (_int clk_c -1 0 8776(_arch(_uni))))
		(_sig (_int PS_vivaz_state_0 -1 0 8777(_arch(_uni))))
		(_sig (_int PS_vivaz_state_1 -1 0 8778(_arch(_uni))))
		(_sig (_int n373 -1 0 8779(_arch(_uni))))
		(_sig (_int n372 -1 0 8780(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_17_2 -1 0 8781(_arch(_uni))))
		(_sig (_int lcd_rs_N_54 -1 0 8782(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2 -1 0 8783(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 8784(_arch(_uni))))
		(_sig (_int busy_c -1 0 8785(_arch(_uni))))
		(_sig (_int busy_N_63 -1 0 8786(_arch(_uni))))
		(_sig (_int n219 -1 0 8787(_arch(_uni))))
		(_sig (_int n581 -1 0 8788(_arch(_uni))))
		(_sig (_int go_managed -1 0 8789(_arch(_uni))))
		(_sig (_int busy_N_55 -1 0 8790(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_44 -1 0 8791(_arch(_uni))))
		(_sig (_int n366 -1 0 8792(_arch(_uni))))
		(_sig (_int payload_c_1 -1 0 8793(_arch(_uni))))
		(_sig (_int payload_c_2 -1 0 8794(_arch(_uni))))
		(_sig (_int clk_c_enable_16 -1 0 8795(_arch(_uni))))
		(_sig (_int lcd_bus_c_2 -1 0 8796(_arch(_uni))))
		(_sig (_int lcd_bus_c_1 -1 0 8797(_arch(_uni))))
		(_sig (_int payload_c_3 -1 0 8798(_arch(_uni))))
		(_sig (_int payload_c_4 -1 0 8799(_arch(_uni))))
		(_sig (_int lcd_bus_c_4 -1 0 8800(_arch(_uni))))
		(_sig (_int lcd_bus_c_3 -1 0 8801(_arch(_uni))))
		(_sig (_int payload_c_5 -1 0 8802(_arch(_uni))))
		(_sig (_int payload_c_6 -1 0 8803(_arch(_uni))))
		(_sig (_int lcd_bus_c_6 -1 0 8804(_arch(_uni))))
		(_sig (_int lcd_bus_c_5 -1 0 8805(_arch(_uni))))
		(_sig (_int payload_c_7 -1 0 8806(_arch(_uni))))
		(_sig (_int payload_c_8 -1 0 8807(_arch(_uni))))
		(_sig (_int lcd_bus_c_8 -1 0 8808(_arch(_uni))))
		(_sig (_int lcd_bus_c_7 -1 0 8809(_arch(_uni))))
		(_sig (_int data1Command0_c -1 0 8810(_arch(_uni))))
		(_sig (_int n582 -1 0 8811(_arch(_uni))))
		(_sig (_int lcd_rs_N_66 -1 0 8812(_arch(_uni))))
		(_sig (_int n365 -1 0 8813(_arch(_uni))))
		(_sig (_int n364 -1 0 8814(_arch(_uni))))
		(_sig (_int lcd_write_N_53 -1 0 8815(_arch(_uni))))
		(_sig (_int lcd_write_c -1 0 8816(_arch(_uni))))
		(_sig (_int n585 -1 0 8817(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_50 -1 0 8818(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_41 -1 0 8819(_arch(_uni))))
		(_sig (_int n585_002_BUF1 -1 0 8820(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_34 -1 0 8821(_arch(_uni))))
		(_sig (_int n585_001_BUF1 -1 0 8822(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_47 -1 0 8823(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_38 -1 0 8824(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_22 -1 0 8825(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_24 -1 0 8826(_arch(_uni))))
		(_sig (_int n585_000_BUF1 -1 0 8827(_arch(_uni))))
		(_sig (_int rst_c -1 0 8828(_arch(_uni))))
		(_sig (_int go_c -1 0 8829(_arch(_uni))))
		(_sig (_int GND_net -1 0 8830(_arch(_uni))))
		(_sig (_int payload_c_9 -1 0 8831(_arch(_uni))))
		(_sig (_int payload_c_0 -1 0 8832(_arch(_uni))))
		(_sig (_int lcd_bus_c_0 -1 0 8833(_arch(_uni))))
		(_sig (_int lcd_bus_c_9 -1 0 8834(_arch(_uni))))
		(_sig (_int payload_c_10 -1 0 8835(_arch(_uni))))
		(_sig (_int payload_c_11 -1 0 8836(_arch(_uni))))
		(_sig (_int lcd_bus_c_11 -1 0 8837(_arch(_uni))))
		(_sig (_int lcd_bus_c_10 -1 0 8838(_arch(_uni))))
		(_sig (_int payload_c_12 -1 0 8839(_arch(_uni))))
		(_sig (_int payload_c_13 -1 0 8840(_arch(_uni))))
		(_sig (_int lcd_bus_c_13 -1 0 8841(_arch(_uni))))
		(_sig (_int lcd_bus_c_12 -1 0 8842(_arch(_uni))))
		(_sig (_int payload_c_14 -1 0 8843(_arch(_uni))))
		(_sig (_int payload_c_15 -1 0 8844(_arch(_uni))))
		(_sig (_int lcd_bus_c_15 -1 0 8845(_arch(_uni))))
		(_sig (_int lcd_bus_c_14 -1 0 8846(_arch(_uni))))
		(_sig (_int VCCI -1 0 8847(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 381 0 structure_con
(_configuration VHDL (structure_con 0 9267 (lcd_sender))
	(_version vc6)
	(_time 1463573954108 2016.05.18 14:19:14)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code beebbcebefe8e8a9bbbdade5ebb9bbb9bcb8bbbbe8)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1702          1463574053205 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463574053206 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d2d78581d58482c1d7d6918986d5d6d1d6d481d5d7)
	(_ent
		(_time 1463573150553)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001011001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001011001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1706          1463574053222 Structure
(_unit VHDL (lut40001 0 38(structure 0 46))
	(_version vc6)
	(_time 1463574053223 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e1e4b6b3e5b7b1f2e4e0f1beb0e2e1e2e0e7b2e6e4)
	(_ent
		(_time 1463573150559)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 48(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110101000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110101000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 39(_ent(_in))))
		(_port (_int B -1 0 39(_ent(_in))))
		(_port (_int C -1 0 39(_ent(_in))))
		(_port (_int D -1 0 39(_ent(_in))))
		(_port (_int Z -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1907          1463574053236 Structure
(_unit VHDL (vmuxregsre 0 59(structure 0 68))
	(_version vc6)
	(_time 1463574053237 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f1f5f3a1a4a7a0e6f8f5e3aba5f7f6f6f2f6f3f7f4)
	(_ent
		(_time 1463573150569)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 70(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int D1 -1 0 60(_ent(_in))))
		(_port (_int SD -1 0 60(_ent(_in))))
		(_port (_int SP -1 0 61(_ent(_in))))
		(_port (_int CK -1 0 61(_ent(_in))))
		(_port (_int LSR -1 0 61(_ent(_in))))
		(_port (_int Q -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 839           1463574053242 Structure
(_unit VHDL (vcc 0 81(structure 0 88))
	(_version vc6)
	(_time 1463574053243 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f1f5f3a1f3a6a6e6f6f7e2aba3f6f7f7f2f7f2f6f7)
	(_ent
		(_time 1463573150575)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 90(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 82(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 843           1463574053248 Structure
(_unit VHDL (gnd 0 100(structure 0 107))
	(_version vc6)
	(_time 1463574053249 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f1f4f2a1a5a6a1e7f7f7b4aba4f7f6f7a4f7f5f7f6)
	(_ent
		(_time 1463573150584)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 109(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 101(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1921          1463574053267 Structure
(_unit VHDL (vmuxregsre0002 0 119(structure 0 128))
	(_version vc6)
	(_time 1463574053268 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 10141317444641071914024a441617171317121615)
	(_ent
		(_time 1463573150590)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 130(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 120(_ent(_in))))
		(_port (_int D1 -1 0 120(_ent(_in))))
		(_port (_int SD -1 0 120(_ent(_in))))
		(_port (_int SP -1 0 121(_ent(_in))))
		(_port (_int CK -1 0 121(_ent(_in))))
		(_port (_int LSR -1 0 121(_ent(_in))))
		(_port (_int Q -1 0 122(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 10717         1463574053273 Structure
(_unit VHDL (slice_0 0 141(structure 0 191))
	(_version vc6)
	(_time 1463574053274 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 1014161743474d0613171540564f411713164316191613)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463574053271)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 216(_ent (_in))))
				(_port (_int B -5 0 216(_ent (_in))))
				(_port (_int C -5 0 216(_ent (_in))))
				(_port (_int D -5 0 216(_ent (_in))))
				(_port (_int Z -5 0 217(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 220(_ent (_in))))
				(_port (_int B -5 0 220(_ent (_in))))
				(_port (_int C -5 0 220(_ent (_in))))
				(_port (_int D -5 0 220(_ent (_in))))
				(_port (_int Z -5 0 221(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 224(_ent (_in))))
				(_port (_int D1 -5 0 224(_ent (_in))))
				(_port (_int SD -5 0 224(_ent (_in))))
				(_port (_int SP -5 0 225(_ent (_in))))
				(_port (_int CK -5 0 225(_ent (_in))))
				(_port (_int LSR -5 0 225(_ent (_in))))
				(_port (_int Q -5 0 226(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 229(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 232(_ent (_out))))
			)
		)
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 235(_ent (_in))))
				(_port (_int D1 -5 0 235(_ent (_in))))
				(_port (_int SD -5 0 235(_ent (_in))))
				(_port (_int SP -5 0 236(_ent (_in))))
				(_port (_int CK -5 0 236(_ent (_in))))
				(_port (_int LSR -5 0 236(_ent (_in))))
				(_port (_int Q -5 0 237(_ent (_out))))
			)
		)
	)
	(_inst i19_4_lut 0 240(_comp lut4)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst PS_vivaz_state_2_I_0_34_Mux_0_i7_4_lut 0 242(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst PS_vivaz_state_i1 0 244(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 247(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 249(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst PS_vivaz_state_i0 0 251(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_block WireDelay 0 256
		(_object
			(_prcs
				(line__258(_arch 0 0 258(_procedure_call (_trgt(15))(_sens(0)))))
				(line__259(_arch 1 0 259(_procedure_call (_trgt(16))(_sens(1)))))
				(line__260(_arch 2 0 260(_procedure_call (_trgt(17))(_sens(2)))))
				(line__261(_arch 3 0 261(_procedure_call (_trgt(18))(_sens(3)))))
				(line__262(_arch 4 0 262(_procedure_call (_trgt(19))(_sens(4)))))
				(line__263(_arch 5 0 263(_procedure_call (_trgt(20))(_sens(5)))))
				(line__264(_arch 6 0 264(_procedure_call (_trgt(21))(_sens(6)))))
				(line__265(_arch 7 0 265(_procedure_call (_trgt(22))(_sens(7)))))
				(line__266(_arch 8 0 266(_procedure_call (_trgt(23))(_sens(8)))))
				(line__267(_arch 9 0 267(_procedure_call (_trgt(25))(_sens(9)))))
				(line__268(_arch 10 0 268(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 272
		(_object
			(_prcs
				(line__274(_arch 11 0 274(_procedure_call (_trgt(24))(_sens(23)))))
				(line__275(_arch 12 0 275(_procedure_call (_trgt(26))(_sens(25)))))
				(line__276(_arch 13 0 276(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 144 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 145 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 146 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 147(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 147(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D1 -3 0 149(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 150(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 151(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 152(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 153(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 154(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 155(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 156(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 164(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 165(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 167(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 168(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 169(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 170 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 171 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 172 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 173 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 174 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 175 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 176 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 177 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 178 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 179 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 181(_ent(_in))))
		(_port (_int C1 -5 0 181(_ent(_in))))
		(_port (_int B1 -5 0 181(_ent(_in))))
		(_port (_int A1 -5 0 182(_ent(_in))))
		(_port (_int D0 -5 0 182(_ent(_in))))
		(_port (_int C0 -5 0 182(_ent(_in))))
		(_port (_int B0 -5 0 183(_ent(_in))))
		(_port (_int A0 -5 0 183(_ent(_in))))
		(_port (_int DI1 -5 0 183(_ent(_in))))
		(_port (_int DI0 -5 0 184(_ent(_in))))
		(_port (_int CLK -5 0 184(_ent(_in))))
		(_port (_int F0 -5 0 184(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 185(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 185(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 185(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 194(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 195(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 196(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 198(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 199(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 200(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 201(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 202(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 203(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 204(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 205(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 206(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 207(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 208(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 209(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 210(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 211(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 213(_arch(_uni))))
		(_sig (_int GNDI -5 0 214(_arch(_uni))))
		(_var (_int F0_zd -5 0 282(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 283(_prcs 0)))
		(_var (_int Q0_zd -5 0 284(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 285(_prcs 0)))
		(_var (_int F1_zd -5 0 286(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 287(_prcs 0)))
		(_var (_int Q1_zd -5 0 288(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 289(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 291(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 292(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 293(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 294(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 295(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 296(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 279(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1714          1463574053299 Structure
(_unit VHDL (lut40003 0 414(structure 0 422))
	(_version vc6)
	(_time 1463574053300 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2f2a792a7c797f3c2a2e3f707e2c2f2c2c297c282a)
	(_ent
		(_time 1463573150615)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 424(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000010100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000010100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 415(_ent(_in))))
		(_port (_int B -1 0 415(_ent(_in))))
		(_port (_int C -1 0 415(_ent(_in))))
		(_port (_int D -1 0 415(_ent(_in))))
		(_port (_int Z -1 0 416(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463574053305 Structure
(_unit VHDL (lut40004 0 435(structure 0 443))
	(_version vc6)
	(_time 1463574053306 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2f2a792a7c797f3c2a2e3f707e2c2f2c2b297c282a)
	(_ent
		(_time 1463573150621)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 445(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0110101001101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0110101001101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 436(_ent(_in))))
		(_port (_int B -1 0 436(_ent(_in))))
		(_port (_int C -1 0 436(_ent(_in))))
		(_port (_int D -1 0 436(_ent(_in))))
		(_port (_int Z -1 0 437(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8473          1463574053330 Structure
(_unit VHDL (slice_1 0 456(structure 0 496))
	(_version vc6)
	(_time 1463574053331 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4e4a484c481913581e1d5b17494d4f494d481d4847)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463574053328)
	)
	(_vital vital_level0)
	(_comp
		(lut40003
			(_object
				(_port (_int A -5 0 527(_ent (_in))))
				(_port (_int B -5 0 527(_ent (_in))))
				(_port (_int C -5 0 527(_ent (_in))))
				(_port (_int D -5 0 527(_ent (_in))))
				(_port (_int Z -5 0 528(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 524(_ent (_out))))
			)
		)
		(lut40004
			(_object
				(_port (_int A -5 0 531(_ent (_in))))
				(_port (_int B -5 0 531(_ent (_in))))
				(_port (_int C -5 0 531(_ent (_in))))
				(_port (_int D -5 0 531(_ent (_in))))
				(_port (_int Z -5 0 532(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 516(_ent (_in))))
				(_port (_int D1 -5 0 516(_ent (_in))))
				(_port (_int SD -5 0 516(_ent (_in))))
				(_port (_int SP -5 0 517(_ent (_in))))
				(_port (_int CK -5 0 517(_ent (_in))))
				(_port (_int LSR -5 0 517(_ent (_in))))
				(_port (_int Q -5 0 518(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 521(_ent (_out))))
			)
		)
	)
	(_inst i269_3_lut 0 535(_comp lut40003)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst DRIVEGND 0 537(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i19_2_lut_3_lut 0 539(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst PS_vivaz_state_i2 0 541(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 544(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 548
		(_object
			(_prcs
				(line__550(_arch 0 0 550(_procedure_call (_trgt(11))(_sens(0)))))
				(line__551(_arch 1 0 551(_procedure_call (_trgt(12))(_sens(1)))))
				(line__552(_arch 2 0 552(_procedure_call (_trgt(13))(_sens(2)))))
				(line__553(_arch 3 0 553(_procedure_call (_trgt(14))(_sens(3)))))
				(line__554(_arch 4 0 554(_procedure_call (_trgt(15))(_sens(4)))))
				(line__555(_arch 5 0 555(_procedure_call (_trgt(16))(_sens(5)))))
				(line__556(_arch 6 0 556(_procedure_call (_trgt(17))(_sens(6)))))
				(line__557(_arch 7 0 557(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 561
		(_object
			(_prcs
				(line__563(_arch 8 0 563(_procedure_call (_trgt(18))(_sens(17)))))
				(line__564(_arch 9 0 564(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 459 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 460 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 461 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 462(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 462(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D1 -3 0 464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 472(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 473(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 474(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 475(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 476(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 477(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 478(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 479 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 480 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 481 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 482 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 483 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 484 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 485 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 487(_ent(_in))))
		(_port (_int C1 -5 0 487(_ent(_in))))
		(_port (_int A1 -5 0 487(_ent(_in))))
		(_port (_int C0 -5 0 488(_ent(_in))))
		(_port (_int B0 -5 0 488(_ent(_in))))
		(_port (_int A0 -5 0 488(_ent(_in))))
		(_port (_int DI0 -5 0 489(_ent(_in))))
		(_port (_int CLK -5 0 489(_ent(_in))))
		(_port (_int F0 -5 0 489(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 490(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 490(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 499(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 500(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 501(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 502(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 503(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 504(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 505(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 506(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 507(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 508(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 509(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 510(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 511(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 513(_arch(_uni))))
		(_sig (_int VCCI -5 0 514(_arch(_uni))))
		(_var (_int F0_zd -5 0 569(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 570(_prcs 0)))
		(_var (_int Q0_zd -5 0 571(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 572(_prcs 0)))
		(_var (_int F1_zd -5 0 573(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 574(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 576(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 577(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 578(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 579(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 567(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1714          1463574053345 Structure
(_unit VHDL (lut40005 0 665(structure 0 673))
	(_version vc6)
	(_time 1463574053346 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 5e5b085c0e080e4d5b5f4e010f5d5e5d5b580d595b)
	(_ent
		(_time 1463573150637)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 675(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 666(_ent(_in))))
		(_port (_int B -1 0 666(_ent(_in))))
		(_port (_int C -1 0 666(_ent(_in))))
		(_port (_int D -1 0 666(_ent(_in))))
		(_port (_int Z -1 0 667(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6950          1463574053361 Structure
(_unit VHDL (slice_2 0 686(structure 0 718))
	(_version vc6)
	(_time 1463574053362 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6e6a686e683933783f6e7b37696d6c696d683d6867)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463574053359)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 745(_ent (_in))))
				(_port (_int B -5 0 745(_ent (_in))))
				(_port (_int C -5 0 745(_ent (_in))))
				(_port (_int D -5 0 745(_ent (_in))))
				(_port (_int Z -5 0 746(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 742(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 734(_ent (_in))))
				(_port (_int D1 -5 0 734(_ent (_in))))
				(_port (_int SD -5 0 734(_ent (_in))))
				(_port (_int SP -5 0 735(_ent (_in))))
				(_port (_int CK -5 0 735(_ent (_in))))
				(_port (_int LSR -5 0 735(_ent (_in))))
				(_port (_int Q -5 0 736(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 739(_ent (_out))))
			)
		)
	)
	(_inst i95_1_lut_rep_5 0 749(_comp lut40005)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 751(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst busy_29 0 753(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 756(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 760
		(_object
			(_prcs
				(line__762(_arch 0 0 762(_procedure_call (_trgt(6))(_sens(0)))))
				(line__763(_arch 1 0 763(_procedure_call (_trgt(7))(_sens(1)))))
				(line__764(_arch 2 0 764(_procedure_call (_trgt(9))(_sens(2)))))
				(line__765(_arch 3 0 765(_procedure_call (_trgt(11))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 769
		(_object
			(_prcs
				(line__771(_arch 4 0 771(_procedure_call (_trgt(8))(_sens(7)))))
				(line__772(_arch 5 0 772(_procedure_call (_trgt(10))(_sens(9)))))
				(line__773(_arch 6 0 773(_procedure_call (_trgt(12))(_sens(11)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 689 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 690 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 691 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 692(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 692(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_A0 -3 0 694(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 695(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 699(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 700 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 701 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 702 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 703 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 709 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 711(_ent(_in))))
		(_port (_int DI0 -5 0 711(_ent(_in))))
		(_port (_int CE -5 0 711(_ent(_in))))
		(_port (_int CLK -5 0 712(_ent(_in))))
		(_port (_int F0 -5 0 712(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 712(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 721(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 722(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 723(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 724(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 725(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 726(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 727(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 728(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 729(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 731(_arch(_uni))))
		(_sig (_int VCCI -5 0 732(_arch(_uni))))
		(_var (_int F0_zd -5 0 777(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 778(_prcs 0)))
		(_var (_int Q0_zd -5 0 779(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 780(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 782(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 783(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 784(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 785(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 786(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 787(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 776(_prcs (_simple)(_trgt(4)(5))(_sens(6)(8)(10)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
I 000050 55 7192          1463574053390 Structure
(_unit VHDL (slice_4 0 871(structure 0 906))
	(_version vc6)
	(_time 1463574053391 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 8d898b838adad09bddd898d48a8e898a8e8bde8b84)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150709)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 923(_ent (_in))))
				(_port (_int D1 -5 0 923(_ent (_in))))
				(_port (_int SD -5 0 923(_ent (_in))))
				(_port (_int SP -5 0 924(_ent (_in))))
				(_port (_int CK -5 0 924(_ent (_in))))
				(_port (_int LSR -5 0 924(_ent (_in))))
				(_port (_int Q -5 0 925(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 928(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 931(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i2 0 934(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 937(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 939(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i3 0 941(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 946
		(_object
			(_prcs
				(line__948(_arch 0 0 948(_procedure_call (_trgt(6))(_sens(0)))))
				(line__949(_arch 1 0 949(_procedure_call (_trgt(8))(_sens(1)))))
				(line__950(_arch 2 0 950(_procedure_call (_trgt(10))(_sens(2)))))
				(line__951(_arch 3 0 951(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 955
		(_object
			(_prcs
				(line__957(_arch 4 0 957(_procedure_call (_trgt(7))(_sens(6)))))
				(line__958(_arch 5 0 958(_procedure_call (_trgt(9))(_sens(8)))))
				(line__959(_arch 6 0 959(_procedure_call (_trgt(11))(_sens(10)))))
				(line__960(_arch 7 0 960(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 874 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 875 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 876 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 877(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 877(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_M1 -3 0 879(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 880(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 881(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 882(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 883(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 884(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 885 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 886 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 887 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 888 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 889 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 890 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 891 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 892 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 893 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 894 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 895 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 896 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 897 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 899(_ent(_in))))
		(_port (_int M0 -5 0 899(_ent(_in))))
		(_port (_int CE -5 0 899(_ent(_in))))
		(_port (_int CLK -5 0 900(_ent(_in))))
		(_port (_int Q0 -5 0 900(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 900(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 909(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 910(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 911(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 912(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 913(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 914(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 915(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 916(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 917(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 918(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 920(_arch(_uni))))
		(_sig (_int GNDI -5 0 921(_arch(_uni))))
		(_var (_int Q0_zd -5 0 964(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 965(_prcs 0)))
		(_var (_int Q1_zd -5 0 966(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 967(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 969(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 970(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 971(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 972(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 973(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 974(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 975(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 976(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 963(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7280          1463574053406 Structure
(_unit VHDL (slice_5 0 1078(structure 0 1113))
	(_version vc6)
	(_time 1463574053407 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9d999b929acac08bcdc888c49a9e989a9e9bce9b94)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150725)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1130(_ent (_in))))
				(_port (_int D1 -5 0 1130(_ent (_in))))
				(_port (_int SD -5 0 1130(_ent (_in))))
				(_port (_int SP -5 0 1131(_ent (_in))))
				(_port (_int CK -5 0 1131(_ent (_in))))
				(_port (_int LSR -5 0 1131(_ent (_in))))
				(_port (_int Q -5 0 1132(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1135(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1138(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i4 0 1141(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1144(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1146(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i5 0 1148(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1153
		(_object
			(_prcs
				(line__1155(_arch 0 0 1155(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1156(_arch 1 0 1156(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1157(_arch 2 0 1157(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1158(_arch 3 0 1158(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1162
		(_object
			(_prcs
				(line__1164(_arch 4 0 1164(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1165(_arch 5 0 1165(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1166(_arch 6 0 1166(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1167(_arch 7 0 1167(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1081 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1082 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1083 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1084(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1084(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_M1 -3 0 1086(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1087(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1089(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1090(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1091(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1092 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1093 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1094 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1095 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1096 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1097 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1098 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1099 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1100 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1101 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1102 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1103 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1104 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1106(_ent(_in))))
		(_port (_int M0 -5 0 1106(_ent(_in))))
		(_port (_int CE -5 0 1106(_ent(_in))))
		(_port (_int CLK -5 0 1107(_ent(_in))))
		(_port (_int Q0 -5 0 1107(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1107(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1116(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1117(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1118(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1119(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1120(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1121(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1122(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1123(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1124(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1125(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1127(_arch(_uni))))
		(_sig (_int GNDI -5 0 1128(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1171(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1172(_prcs 0)))
		(_var (_int Q1_zd -5 0 1173(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1174(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1176(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1177(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1178(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1179(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1180(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1181(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1182(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1183(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1170(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7280          1463574053421 Structure
(_unit VHDL (slice_6 0 1285(structure 0 1320))
	(_version vc6)
	(_time 1463574053422 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code aca8aafbacfbf1bafcf9b9f5abafaaabafaaffaaa5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150740)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1337(_ent (_in))))
				(_port (_int D1 -5 0 1337(_ent (_in))))
				(_port (_int SD -5 0 1337(_ent (_in))))
				(_port (_int SP -5 0 1338(_ent (_in))))
				(_port (_int CK -5 0 1338(_ent (_in))))
				(_port (_int LSR -5 0 1338(_ent (_in))))
				(_port (_int Q -5 0 1339(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1342(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1345(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i6 0 1348(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1351(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1353(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i7 0 1355(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1360
		(_object
			(_prcs
				(line__1362(_arch 0 0 1362(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1363(_arch 1 0 1363(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1364(_arch 2 0 1364(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1365(_arch 3 0 1365(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1369
		(_object
			(_prcs
				(line__1371(_arch 4 0 1371(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1372(_arch 5 0 1372(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1373(_arch 6 0 1373(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1374(_arch 7 0 1374(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1288 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1289 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1290 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1291(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1291(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_M1 -3 0 1293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1296(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1297(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1298(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1304 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1305 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1306 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1307 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1308 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1309 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1310 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1311 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1313(_ent(_in))))
		(_port (_int M0 -5 0 1313(_ent(_in))))
		(_port (_int CE -5 0 1313(_ent(_in))))
		(_port (_int CLK -5 0 1314(_ent(_in))))
		(_port (_int Q0 -5 0 1314(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1314(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1323(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1324(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1325(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1326(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1327(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1328(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1329(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1330(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1331(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1332(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1334(_arch(_uni))))
		(_sig (_int GNDI -5 0 1335(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1378(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1379(_prcs 0)))
		(_var (_int Q1_zd -5 0 1380(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1381(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1383(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1384(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1385(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1386(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1387(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1388(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1389(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1390(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1377(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7280          1463574053439 Structure
(_unit VHDL (slice_7 0 1492(structure 0 1527))
	(_version vc6)
	(_time 1463574053440 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code bcb8bae8bcebe1aaece9a9e5bbbfbbbbbfbaefbab5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150756)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1544(_ent (_in))))
				(_port (_int D1 -5 0 1544(_ent (_in))))
				(_port (_int SD -5 0 1544(_ent (_in))))
				(_port (_int SP -5 0 1545(_ent (_in))))
				(_port (_int CK -5 0 1545(_ent (_in))))
				(_port (_int LSR -5 0 1545(_ent (_in))))
				(_port (_int Q -5 0 1546(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1549(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1552(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i8 0 1555(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1558(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1560(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i9 0 1562(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1567
		(_object
			(_prcs
				(line__1569(_arch 0 0 1569(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1570(_arch 1 0 1570(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1571(_arch 2 0 1571(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1572(_arch 3 0 1572(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1576
		(_object
			(_prcs
				(line__1578(_arch 4 0 1578(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1579(_arch 5 0 1579(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1580(_arch 6 0 1580(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1581(_arch 7 0 1581(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1495 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1496 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1497 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1498(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1498(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_M1 -3 0 1500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1505(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1518 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1520(_ent(_in))))
		(_port (_int M0 -5 0 1520(_ent(_in))))
		(_port (_int CE -5 0 1520(_ent(_in))))
		(_port (_int CLK -5 0 1521(_ent(_in))))
		(_port (_int Q0 -5 0 1521(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1521(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1532(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1533(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1534(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1535(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1536(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1537(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1538(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1539(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1541(_arch(_uni))))
		(_sig (_int GNDI -5 0 1542(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1585(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1586(_prcs 0)))
		(_var (_int Q1_zd -5 0 1587(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1588(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1590(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1591(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1592(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1593(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1594(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1595(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1596(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1597(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1584(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 6039          1463574053455 Structure
(_unit VHDL (slice_11 0 1699(structure 0 1729))
	(_version vc6)
	(_time 1463574053456 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code cbcfcd9eca9c96dd99ccde92ccc8cac8caccc8cd98)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150762)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1743(_ent (_in))))
				(_port (_int D1 -5 0 1743(_ent (_in))))
				(_port (_int SD -5 0 1743(_ent (_in))))
				(_port (_int SP -5 0 1744(_ent (_in))))
				(_port (_int CK -5 0 1744(_ent (_in))))
				(_port (_int LSR -5 0 1744(_ent (_in))))
				(_port (_int Q -5 0 1745(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1748(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1751(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_30 0 1754(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1757(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1759(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1763
		(_object
			(_prcs
				(line__1765(_arch 0 0 1765(_procedure_call (_trgt(4))(_sens(0)))))
				(line__1766(_arch 1 0 1766(_procedure_call (_trgt(6))(_sens(1)))))
				(line__1767(_arch 2 0 1767(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1771
		(_object
			(_prcs
				(line__1773(_arch 3 0 1773(_procedure_call (_trgt(5))(_sens(4)))))
				(line__1774(_arch 4 0 1774(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1775(_arch 5 0 1775(_procedure_call (_trgt(9))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1702 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1703 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1704 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1705(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1705(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_M0 -3 0 1707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1710(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1716 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1717 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1718 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1719 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1720 \0 ns\ (_ent((ns 0)))))
		(_port (_int M0 -5 0 1722(_ent(_in))))
		(_port (_int CE -5 0 1722(_ent(_in))))
		(_port (_int CLK -5 0 1722(_ent(_in))))
		(_port (_int Q0 -5 0 1723(_ent(_out)(_param_out))))
		(_sig (_int M0_ipd -5 0 1732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1734(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1737(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1738(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1740(_arch(_uni))))
		(_sig (_int GNDI -5 0 1741(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1779(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1780(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1782(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1783(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1784(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1785(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1786(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1787(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1778(_prcs (_simple)(_trgt(3))(_sens(5)(7)(9)(10))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1722          1463574053470 Structure
(_unit VHDL (lut40006 0 1863(structure 0 1871))
	(_version vc6)
	(_time 1463574053471 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code dbde8d888c8d8bc8dedacb848ad8dbd8dddd88dcde)
	(_ent
		(_time 1463573150771)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1873(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1864(_ent(_in))))
		(_port (_int B -1 0 1864(_ent(_in))))
		(_port (_int C -1 0 1864(_ent(_in))))
		(_port (_int D -1 0 1864(_ent(_in))))
		(_port (_int Z -1 0 1865(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1722          1463574053476 Structure
(_unit VHDL (lut40007 0 1884(structure 0 1892))
	(_version vc6)
	(_time 1463574053477 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code dbde8d888c8d8bc8dedacb848ad8dbd8dcdd88dcde)
	(_ent
		(_time 1463573150777)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1894(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011000000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011000000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1885(_ent(_in))))
		(_port (_int B -1 0 1885(_ent(_in))))
		(_port (_int C -1 0 1885(_ent(_in))))
		(_port (_int D -1 0 1885(_ent(_in))))
		(_port (_int Z -1 0 1886(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7896          1463574053486 Structure
(_unit VHDL (slice_12 0 1905(structure 0 1940))
	(_version vc6)
	(_time 1463574053487 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code ebefedb8eabcb6fdbbeafeb2ece8eae8e9ece8edb8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463574053484)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1969(_ent (_in))))
				(_port (_int B -5 0 1969(_ent (_in))))
				(_port (_int C -5 0 1969(_ent (_in))))
				(_port (_int D -5 0 1969(_ent (_in))))
				(_port (_int Z -5 0 1970(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1966(_ent (_out))))
			)
		)
		(lut40007
			(_object
				(_port (_int A -5 0 1973(_ent (_in))))
				(_port (_int B -5 0 1973(_ent (_in))))
				(_port (_int C -5 0 1973(_ent (_in))))
				(_port (_int D -5 0 1973(_ent (_in))))
				(_port (_int Z -5 0 1974(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1958(_ent (_in))))
				(_port (_int D1 -5 0 1958(_ent (_in))))
				(_port (_int SD -5 0 1958(_ent (_in))))
				(_port (_int SP -5 0 1959(_ent (_in))))
				(_port (_int CK -5 0 1959(_ent (_in))))
				(_port (_int LSR -5 0 1959(_ent (_in))))
				(_port (_int Q -5 0 1960(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1963(_ent (_out))))
			)
		)
	)
	(_inst i1 0 1977(_comp lut40006)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 1979(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i214_2_lut_2_lut 0 1981(_comp lut40007)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst lcd_write_28 0 1983(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1986(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1990
		(_object
			(_prcs
				(line__1992(_arch 0 0 1992(_procedure_call (_trgt(8))(_sens(0)))))
				(line__1993(_arch 1 0 1993(_procedure_call (_trgt(9))(_sens(1)))))
				(line__1994(_arch 2 0 1994(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1995(_arch 3 0 1995(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1996(_arch 4 0 1996(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 2000
		(_object
			(_prcs
				(line__2002(_arch 5 0 2002(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2003(_arch 6 0 2003(_procedure_call (_trgt(13))(_sens(12)))))
				(line__2004(_arch 7 0 2004(_procedure_call (_trgt(15))(_sens(14)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1908 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1909 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1910 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1911(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1911(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_C0 -3 0 1913(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1914(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1915(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1916(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1917(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 1918(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 1919(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1920(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1921 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1922 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1923 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1924 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1925 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1926 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1927 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1928 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1929 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1930 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 1932(_ent(_in))))
		(_port (_int B0 -5 0 1932(_ent(_in))))
		(_port (_int DI0 -5 0 1932(_ent(_in))))
		(_port (_int CE -5 0 1933(_ent(_in))))
		(_port (_int CLK -5 0 1933(_ent(_in))))
		(_port (_int F0 -5 0 1933(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1934(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1934(_ent(_out))))
		(_sig (_int C0_ipd -5 0 1943(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 1944(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1945(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1946(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1947(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1948(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1949(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1950(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1951(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1952(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1953(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1955(_arch(_uni))))
		(_sig (_int VCCI -5 0 1956(_arch(_uni))))
		(_var (_int F0_zd -5 0 2009(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2010(_prcs 0)))
		(_var (_int Q0_zd -5 0 2011(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2012(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2014(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2015(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2016(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2017(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2018(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2019(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2007(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(11)(13)(15)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1722          1463574053517 Structure
(_unit VHDL (lut40008 0 2107(structure 0 2115))
	(_version vc6)
	(_time 1463574053518 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0a0f5f0d5e5c5a190f0b1a555b090a09020c590d0f)
	(_ent
		(_time 1463573150793)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2117(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2108(_ent(_in))))
		(_port (_int B -1 0 2108(_ent(_in))))
		(_port (_int C -1 0 2108(_ent(_in))))
		(_port (_int D -1 0 2108(_ent(_in))))
		(_port (_int Z -1 0 2109(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1722          1463574053523 Structure
(_unit VHDL (lut40009 0 2128(structure 0 2136))
	(_version vc6)
	(_time 1463574053530 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 191c4c1f154f490a1c180946481a191a101f4a1e1c)
	(_ent
		(_time 1463573150803)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2138(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110001000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110001000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2129(_ent(_in))))
		(_port (_int B -1 0 2129(_ent(_in))))
		(_port (_int C -1 0 2129(_ent(_in))))
		(_port (_int D -1 0 2129(_ent(_in))))
		(_port (_int Z -1 0 2130(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10868         1463574053546 Structure
(_unit VHDL (slice_13 0 2149(structure 0 2201))
	(_version vc6)
	(_time 1463574053547 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 292d2c2d737e743f2a2e2d786f76792a2a2e2a2f7a2f20)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150809)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 2238(_ent (_in))))
				(_port (_int B -5 0 2238(_ent (_in))))
				(_port (_int C -5 0 2238(_ent (_in))))
				(_port (_int D -5 0 2238(_ent (_in))))
				(_port (_int Z -5 0 2239(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2235(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -5 0 2242(_ent (_in))))
				(_port (_int B -5 0 2242(_ent (_in))))
				(_port (_int C -5 0 2242(_ent (_in))))
				(_port (_int D -5 0 2242(_ent (_in))))
				(_port (_int Z -5 0 2243(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2227(_ent (_in))))
				(_port (_int D1 -5 0 2227(_ent (_in))))
				(_port (_int SD -5 0 2227(_ent (_in))))
				(_port (_int SP -5 0 2228(_ent (_in))))
				(_port (_int CK -5 0 2228(_ent (_in))))
				(_port (_int LSR -5 0 2228(_ent (_in))))
				(_port (_int Q -5 0 2229(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2232(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_rep_6 0 2246(_comp lut40008)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 2248(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_4_lut_4_lut 0 2250(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst lcd_bus_i10 0 2252(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2255(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst lcd_bus_i1 0 2257(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2262
		(_object
			(_prcs
				(line__2264(_arch 0 0 2264(_procedure_call (_trgt(15))(_sens(0)))))
				(line__2265(_arch 1 0 2265(_procedure_call (_trgt(16))(_sens(1)))))
				(line__2266(_arch 2 0 2266(_procedure_call (_trgt(17))(_sens(2)))))
				(line__2267(_arch 3 0 2267(_procedure_call (_trgt(18))(_sens(3)))))
				(line__2268(_arch 4 0 2268(_procedure_call (_trgt(19))(_sens(4)))))
				(line__2269(_arch 5 0 2269(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2270(_arch 6 0 2270(_procedure_call (_trgt(21))(_sens(6)))))
				(line__2271(_arch 7 0 2271(_procedure_call (_trgt(22))(_sens(7)))))
				(line__2272(_arch 8 0 2272(_procedure_call (_trgt(24))(_sens(8)))))
				(line__2273(_arch 9 0 2273(_procedure_call (_trgt(26))(_sens(9)))))
				(line__2274(_arch 10 0 2274(_procedure_call (_trgt(28))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 2278
		(_object
			(_prcs
				(line__2280(_arch 11 0 2280(_procedure_call (_trgt(23))(_sens(22)))))
				(line__2281(_arch 12 0 2281(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2282(_arch 13 0 2282(_procedure_call (_trgt(27))(_sens(26)))))
				(line__2283(_arch 14 0 2283(_procedure_call (_trgt(29))(_sens(28)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2152 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2153 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2154 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2155(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2155(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2164(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2165(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2167(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2168(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2169(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2170(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2171(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2172(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2173(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2174(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2175(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2176(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2177 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2178 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2179 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2180 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2181 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2182 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2183 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2184 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2185 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2186 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2187 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2188 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2189 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2191(_ent(_in))))
		(_port (_int B1 -5 0 2191(_ent(_in))))
		(_port (_int A1 -5 0 2191(_ent(_in))))
		(_port (_int D0 -5 0 2192(_ent(_in))))
		(_port (_int C0 -5 0 2192(_ent(_in))))
		(_port (_int B0 -5 0 2192(_ent(_in))))
		(_port (_int A0 -5 0 2193(_ent(_in))))
		(_port (_int M1 -5 0 2193(_ent(_in))))
		(_port (_int M0 -5 0 2193(_ent(_in))))
		(_port (_int CE -5 0 2194(_ent(_in))))
		(_port (_int CLK -5 0 2194(_ent(_in))))
		(_port (_int F0 -5 0 2194(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2195(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2195(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2195(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2205(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2206(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2207(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2208(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2209(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2210(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 2211(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2212(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2213(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2214(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2215(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2216(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2217(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2218(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2219(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2220(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2221(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2222(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2224(_arch(_uni))))
		(_sig (_int VCCI -5 0 2225(_arch(_uni))))
		(_var (_int F0_zd -5 0 2288(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2289(_prcs 0)))
		(_var (_int Q0_zd -5 0 2290(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2291(_prcs 0)))
		(_var (_int F1_zd -5 0 2292(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2293(_prcs 0)))
		(_var (_int Q1_zd -5 0 2294(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2295(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2297(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2298(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2299(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2300(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2301(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2302(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2303(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2304(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 15 0 2286(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 16 -1)
)
I 000050 55 1722          1463574053552 Structure
(_unit VHDL (lut40010 0 2437(structure 0 2445))
	(_version vc6)
	(_time 1463574053553 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 292c7c2c257f793a2c283976782a282a292f7a2e2c)
	(_ent
		(_time 1463573150822)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2447(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000100000100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000100000100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2438(_ent(_in))))
		(_port (_int B -1 0 2438(_ent(_in))))
		(_port (_int C -1 0 2438(_ent(_in))))
		(_port (_int D -1 0 2438(_ent(_in))))
		(_port (_int Z -1 0 2439(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463574053564 Structure
(_unit VHDL (lut40011 0 2458(structure 0 2466))
	(_version vc6)
	(_time 1463574053565 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 393c6c3d356f692a3c382966683a383a383f6a3e3c)
	(_ent
		(_time 1463573150834)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2468(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2459(_ent(_in))))
		(_port (_int B -1 0 2459(_ent(_in))))
		(_port (_int C -1 0 2459(_ent(_in))))
		(_port (_int D -1 0 2459(_ent(_in))))
		(_port (_int Z -1 0 2460(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 11202         1463574053579 Structure
(_unit VHDL (slice_14 0 2479(structure 0 2534))
	(_version vc6)
	(_time 1463574053580 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 484c4d4a131f155e4b4f4f4b0e17184b4c4f4b4e1b4e41)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463574053577)
	)
	(_vital vital_level0)
	(_comp
		(lut40010
			(_object
				(_port (_int A -5 0 2572(_ent (_in))))
				(_port (_int B -5 0 2572(_ent (_in))))
				(_port (_int C -5 0 2572(_ent (_in))))
				(_port (_int D -5 0 2572(_ent (_in))))
				(_port (_int Z -5 0 2573(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -5 0 2576(_ent (_in))))
				(_port (_int B -5 0 2576(_ent (_in))))
				(_port (_int C -5 0 2576(_ent (_in))))
				(_port (_int D -5 0 2576(_ent (_in))))
				(_port (_int Z -5 0 2577(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2561(_ent (_in))))
				(_port (_int D1 -5 0 2561(_ent (_in))))
				(_port (_int SD -5 0 2561(_ent (_in))))
				(_port (_int SP -5 0 2562(_ent (_in))))
				(_port (_int CK -5 0 2562(_ent (_in))))
				(_port (_int LSR -5 0 2562(_ent (_in))))
				(_port (_int Q -5 0 2563(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2566(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2569(_ent (_out))))
			)
		)
	)
	(_inst i1_4_lut_4_lut_adj_1 0 2580(_comp lut40010)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst i2_3_lut_4_lut_4_lut 0 2582(_comp lut40011)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst lcd_bus_i12 0 2584(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2587(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2589(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i11 0 2591(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2596
		(_object
			(_prcs
				(line__2598(_arch 0 0 2598(_procedure_call (_trgt(16))(_sens(0)))))
				(line__2599(_arch 1 0 2599(_procedure_call (_trgt(17))(_sens(1)))))
				(line__2600(_arch 2 0 2600(_procedure_call (_trgt(18))(_sens(2)))))
				(line__2601(_arch 3 0 2601(_procedure_call (_trgt(19))(_sens(3)))))
				(line__2602(_arch 4 0 2602(_procedure_call (_trgt(20))(_sens(4)))))
				(line__2603(_arch 5 0 2603(_procedure_call (_trgt(21))(_sens(5)))))
				(line__2604(_arch 6 0 2604(_procedure_call (_trgt(22))(_sens(6)))))
				(line__2605(_arch 7 0 2605(_procedure_call (_trgt(23))(_sens(7)))))
				(line__2606(_arch 8 0 2606(_procedure_call (_trgt(24))(_sens(8)))))
				(line__2607(_arch 9 0 2607(_procedure_call (_trgt(26))(_sens(9)))))
				(line__2608(_arch 10 0 2608(_procedure_call (_trgt(28))(_sens(10)))))
				(line__2609(_arch 11 0 2609(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 2613
		(_object
			(_prcs
				(line__2615(_arch 12 0 2615(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2616(_arch 13 0 2616(_procedure_call (_trgt(27))(_sens(26)))))
				(line__2617(_arch 14 0 2617(_procedure_call (_trgt(29))(_sens(28)))))
				(line__2618(_arch 15 0 2618(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2482 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2483 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2484 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2485(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2485(_ent gms(_string \"SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2495(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2496(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2497(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2498(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2499(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2505(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2506(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2507(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2508(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2518 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2519 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2520 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2521 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2523(_ent(_in))))
		(_port (_int C1 -5 0 2523(_ent(_in))))
		(_port (_int B1 -5 0 2523(_ent(_in))))
		(_port (_int A1 -5 0 2524(_ent(_in))))
		(_port (_int D0 -5 0 2524(_ent(_in))))
		(_port (_int C0 -5 0 2524(_ent(_in))))
		(_port (_int B0 -5 0 2525(_ent(_in))))
		(_port (_int A0 -5 0 2525(_ent(_in))))
		(_port (_int M1 -5 0 2525(_ent(_in))))
		(_port (_int M0 -5 0 2526(_ent(_in))))
		(_port (_int CE -5 0 2526(_ent(_in))))
		(_port (_int CLK -5 0 2526(_ent(_in))))
		(_port (_int F0 -5 0 2527(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2527(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2527(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2528(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2537(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2538(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2539(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2540(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2541(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2542(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2543(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2544(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 2545(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2546(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2547(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2548(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2549(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2550(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2551(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2552(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2553(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2554(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2555(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2556(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2558(_arch(_uni))))
		(_sig (_int GNDI -5 0 2559(_arch(_uni))))
		(_var (_int F0_zd -5 0 2624(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2625(_prcs 0)))
		(_var (_int Q0_zd -5 0 2626(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2627(_prcs 0)))
		(_var (_int F1_zd -5 0 2628(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2629(_prcs 0)))
		(_var (_int Q1_zd -5 0 2630(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2631(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2633(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2634(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2635(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2636(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2637(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2638(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2639(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2640(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 2621(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
I 000050 55 7284          1463574053624 Structure
(_unit VHDL (slice_21 0 2776(structure 0 2811))
	(_version vc6)
	(_time 1463574053625 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7773727623202a612722622e707475747670747124)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463574053609)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2828(_ent (_in))))
				(_port (_int D1 -5 0 2828(_ent (_in))))
				(_port (_int SD -5 0 2828(_ent (_in))))
				(_port (_int SP -5 0 2829(_ent (_in))))
				(_port (_int CK -5 0 2829(_ent (_in))))
				(_port (_int LSR -5 0 2829(_ent (_in))))
				(_port (_int Q -5 0 2830(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2833(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2836(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i13 0 2839(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2842(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2844(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i14 0 2846(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2851
		(_object
			(_prcs
				(line__2853(_arch 0 0 2853(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2854(_arch 1 0 2854(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2855(_arch 2 0 2855(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2856(_arch 3 0 2856(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2860
		(_object
			(_prcs
				(line__2862(_arch 4 0 2862(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2863(_arch 5 0 2863(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2864(_arch 6 0 2864(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2865(_arch 7 0 2865(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2779 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2780 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2781 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2782(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2782(_ent gms(_string \"SLICE_21"\))))
		(_gen (_int tipd_M1 -3 0 2784(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2785(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2786(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2787(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2788(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2789(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2792 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2793 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2794 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2795 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2796 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2797 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2798 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2799 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2800 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2801 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2802 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2804(_ent(_in))))
		(_port (_int M0 -5 0 2804(_ent(_in))))
		(_port (_int CE -5 0 2804(_ent(_in))))
		(_port (_int CLK -5 0 2805(_ent(_in))))
		(_port (_int Q0 -5 0 2805(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2805(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2814(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2815(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2816(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2817(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2818(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2819(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2820(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2821(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2822(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2823(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2825(_arch(_uni))))
		(_sig (_int GNDI -5 0 2826(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2869(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2870(_prcs 0)))
		(_var (_int Q1_zd -5 0 2871(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2872(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2874(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2875(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2876(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2877(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2878(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2879(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2880(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2881(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2868(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 7284          1463574053655 Structure
(_unit VHDL (slice_22 0 2983(structure 0 3018))
	(_version vc6)
	(_time 1463574053656 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 96929399c3c1cb80c6c383cf9195949594919590c5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150865)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 3035(_ent (_in))))
				(_port (_int D1 -5 0 3035(_ent (_in))))
				(_port (_int SD -5 0 3035(_ent (_in))))
				(_port (_int SP -5 0 3036(_ent (_in))))
				(_port (_int CK -5 0 3036(_ent (_in))))
				(_port (_int LSR -5 0 3036(_ent (_in))))
				(_port (_int Q -5 0 3037(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3040(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3043(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i15 0 3046(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 3049(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 3051(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i16 0 3053(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 3058
		(_object
			(_prcs
				(line__3060(_arch 0 0 3060(_procedure_call (_trgt(6))(_sens(0)))))
				(line__3061(_arch 1 0 3061(_procedure_call (_trgt(8))(_sens(1)))))
				(line__3062(_arch 2 0 3062(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3063(_arch 3 0 3063(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 3067
		(_object
			(_prcs
				(line__3069(_arch 4 0 3069(_procedure_call (_trgt(7))(_sens(6)))))
				(line__3070(_arch 5 0 3070(_procedure_call (_trgt(9))(_sens(8)))))
				(line__3071(_arch 6 0 3071(_procedure_call (_trgt(11))(_sens(10)))))
				(line__3072(_arch 7 0 3072(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2986 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2987 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2988 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2989(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2989(_ent gms(_string \"SLICE_22"\))))
		(_gen (_int tipd_M1 -3 0 2991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2996(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2999 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 3000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 3001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 3002 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 3003 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 3004 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 3005 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 3006 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3007 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3008 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3009 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 3011(_ent(_in))))
		(_port (_int M0 -5 0 3011(_ent(_in))))
		(_port (_int CE -5 0 3011(_ent(_in))))
		(_port (_int CLK -5 0 3012(_ent(_in))))
		(_port (_int Q0 -5 0 3012(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3012(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 3021(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 3022(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 3023(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 3024(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 3025(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 3026(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3027(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3028(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 3029(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3030(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3032(_arch(_uni))))
		(_sig (_int GNDI -5 0 3033(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3076(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3077(_prcs 0)))
		(_var (_int Q1_zd -5 0 3078(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3079(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 3081(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 3082(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 3083(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 3084(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 3085(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 3086(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3087(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3088(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 3075(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1118          1463574053661 Structure
(_unit VHDL (xo2iobuf 0 3190(structure 0 3197))
	(_version vc6)
	(_time 1463574053662 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 96929899c6c4c0809e90d0ccc591939090919e90c0)
	(_ent
		(_time 1463573150871)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3199(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3191(_ent(_in))))
		(_port (_int T -1 0 3191(_ent(_in))))
		(_port (_int PAD -1 0 3191(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3030          1463574053673 Structure
(_unit VHDL (lcd_bus_15_b 0 3209(structure 0 3226))
	(_version vc6)
	(_time 1463574053674 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a6a3f3f1a3f1f6b3f4a6b4fdf2a1a5a3f0a5a7a5a3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150881)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3237(_ent (_in))))
				(_port (_int T -4 0 3237(_ent (_in))))
				(_port (_int PAD -4 0 3237(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3234(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 3240(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3242(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3246
		(_object
			(_prcs
				(line__3248(_arch 0 0 3248(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3212 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3213 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3214 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3215(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3215(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 3217(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 3218(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3220(_ent(_in))))
		(_port (_int lcdbus15 -4 0 3220(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3229(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 3230(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3232(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 3252(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 3253(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3251(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463574053689 Structure
(_unit VHDL (lcd_bus_11_b 0 3282(structure 0 3299))
	(_version vc6)
	(_time 1463574053690 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b5b0e0e1b3e2e5a0e7b5a7eee1b2b6b0e3b6b4b6b4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3310(_ent (_in))))
				(_port (_int T -4 0 3310(_ent (_in))))
				(_port (_int PAD -4 0 3310(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3307(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 3313(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3315(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3319
		(_object
			(_prcs
				(line__3321(_arch 0 0 3321(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3285 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3286 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3287 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3288(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3288(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 3290(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 3291(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3293(_ent(_in))))
		(_port (_int lcdbus11 -4 0 3293(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3302(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 3303(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3305(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 3325(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 3326(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3324(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463574053704 Structure
(_unit VHDL (lcd_bus_12_b 0 3355(structure 0 3372))
	(_version vc6)
	(_time 1463574053705 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c5c09090c39295d097c5d79e91c2c6c093c6c4c6c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150896)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3383(_ent (_in))))
				(_port (_int T -4 0 3383(_ent (_in))))
				(_port (_int PAD -4 0 3383(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3380(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 3386(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3388(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3392
		(_object
			(_prcs
				(line__3394(_arch 0 0 3394(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3358 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3359 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3360 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3361(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3361(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 3363(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 3364(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3366(_ent(_in))))
		(_port (_int lcdbus12 -4 0 3366(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3375(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 3376(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3378(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 3398(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 3399(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3397(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463574053720 Structure
(_unit VHDL (lcd_bus_13_b 0 3428(structure 0 3445))
	(_version vc6)
	(_time 1463574053721 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d5d08087d38285c087d5c78e81d2d6d083d6d4d6d6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150902)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3456(_ent (_in))))
				(_port (_int T -4 0 3456(_ent (_in))))
				(_port (_int PAD -4 0 3456(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3453(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 3459(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3461(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3465
		(_object
			(_prcs
				(line__3467(_arch 0 0 3467(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3431 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3432 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3433 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3434(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3434(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 3436(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 3437(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3439(_ent(_in))))
		(_port (_int lcdbus13 -4 0 3439(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3448(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 3449(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3451(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 3471(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 3472(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3470(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463574053726 Structure
(_unit VHDL (lcd_bus_14_b 0 3501(structure 0 3518))
	(_version vc6)
	(_time 1463574053727 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d5d08087d38285c087d5c78e81d2d6d083d6d4d6d1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150912)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3529(_ent (_in))))
				(_port (_int T -4 0 3529(_ent (_in))))
				(_port (_int PAD -4 0 3529(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3526(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 3532(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3534(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3538
		(_object
			(_prcs
				(line__3540(_arch 0 0 3540(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3504 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3505 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3506 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3507(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3507(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 3509(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 3510(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3512(_ent(_in))))
		(_port (_int lcdbus14 -4 0 3512(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3521(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 3522(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3524(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 3544(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 3545(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3543(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3030          1463574053735 Structure
(_unit VHDL (lcd_bus_10_b 0 3574(structure 0 3591))
	(_version vc6)
	(_time 1463574053736 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e4e1b1b7e3b3b4f1b6e4f6bfb0e3e7e1b2e7e5e7e4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150918)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3602(_ent (_in))))
				(_port (_int T -4 0 3602(_ent (_in))))
				(_port (_int PAD -4 0 3602(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3599(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 3605(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3607(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3611
		(_object
			(_prcs
				(line__3613(_arch 0 0 3613(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3577 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3578 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3579 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3580(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3580(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 3582(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 3583(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3585(_ent(_in))))
		(_port (_int lcdbus10 -4 0 3585(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3594(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 3595(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3597(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 3617(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 3618(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3616(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053741 Structure
(_unit VHDL (lcd_bus_9_b 0 3647(structure 0 3664))
	(_version vc6)
	(_time 1463574053742 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e4e1b1b7e3b3b4f1b6e4f6bfb0e3e7e1b2e7ede1b2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150927)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3675(_ent (_in))))
				(_port (_int T -4 0 3675(_ent (_in))))
				(_port (_int PAD -4 0 3675(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3672(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 3678(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3680(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3684
		(_object
			(_prcs
				(line__3686(_arch 0 0 3686(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3650 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3651 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3652 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3653(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3653(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 3655(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 3656(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3658(_ent(_in))))
		(_port (_int lcdbus9 -4 0 3658(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3667(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 3668(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3670(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 3690(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 3691(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3689(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053751 Structure
(_unit VHDL (lcd_bus_8_b 0 3720(structure 0 3737))
	(_version vc6)
	(_time 1463574053752 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f4f1a1a4f3a3a4e1a6f4e6afa0f3f7f1a2f7fcf1a2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150933)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3748(_ent (_in))))
				(_port (_int T -4 0 3748(_ent (_in))))
				(_port (_int PAD -4 0 3748(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3745(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 3751(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3753(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3757
		(_object
			(_prcs
				(line__3759(_arch 0 0 3759(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3723 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3724 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3725 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3726(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3726(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 3728(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 3729(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3731(_ent(_in))))
		(_port (_int lcdbus8 -4 0 3731(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3740(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 3741(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3743(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 3763(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 3764(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3762(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053767 Structure
(_unit VHDL (lcd_bus_7_b 0 3793(structure 0 3810))
	(_version vc6)
	(_time 1463574053768 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 030657050354531651031158570400065500040655)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150943)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3821(_ent (_in))))
				(_port (_int T -4 0 3821(_ent (_in))))
				(_port (_int PAD -4 0 3821(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3818(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 3824(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3826(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3830
		(_object
			(_prcs
				(line__3832(_arch 0 0 3832(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3796 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3797 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3798 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3799(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3799(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 3801(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 3802(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3804(_ent(_in))))
		(_port (_int lcdbus7 -4 0 3804(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3813(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 3814(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3816(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 3836(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 3837(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3835(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053780 Structure
(_unit VHDL (lcd_bus_6_b 0 3866(structure 0 3883))
	(_version vc6)
	(_time 1463574053781 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 131647141344430641130148471410164510151645)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150949)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3894(_ent (_in))))
				(_port (_int T -4 0 3894(_ent (_in))))
				(_port (_int PAD -4 0 3894(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3891(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 3897(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3899(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3903
		(_object
			(_prcs
				(line__3905(_arch 0 0 3905(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3869 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3870 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3871 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3872(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3872(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 3874(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 3875(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3877(_ent(_in))))
		(_port (_int lcdbus6 -4 0 3877(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3886(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 3887(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3889(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 3909(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 3910(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3908(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053786 Structure
(_unit VHDL (lcd_bus_5_b 0 3939(structure 0 3956))
	(_version vc6)
	(_time 1463574053787 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 131647141344430641130148471410164510161645)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150959)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3967(_ent (_in))))
				(_port (_int T -4 0 3967(_ent (_in))))
				(_port (_int PAD -4 0 3967(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3964(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 3970(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3972(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3976
		(_object
			(_prcs
				(line__3978(_arch 0 0 3978(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3942 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3943 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3944 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3945(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3945(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 3947(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 3948(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3950(_ent(_in))))
		(_port (_int lcdbus5 -4 0 3950(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3959(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 3960(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3962(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 3982(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 3983(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3981(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053799 Structure
(_unit VHDL (lcd_bus_4_b 0 4012(structure 0 4029))
	(_version vc6)
	(_time 1463574053800 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 232677272374733671233178772420267520272675)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4040(_ent (_in))))
				(_port (_int T -4 0 4040(_ent (_in))))
				(_port (_int PAD -4 0 4040(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4037(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 4043(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4045(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4049
		(_object
			(_prcs
				(line__4051(_arch 0 0 4051(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4015 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4016 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4017 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4018(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4018(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4020(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 4021(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4023(_ent(_in))))
		(_port (_int lcdbus4 -4 0 4023(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4032(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 4033(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4035(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 4055(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 4056(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4054(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053813 Structure
(_unit VHDL (lcd_bus_3_b 0 4085(structure 0 4102))
	(_version vc6)
	(_time 1463574053814 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 323766373365622760322069663531376431313764)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150974)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4113(_ent (_in))))
				(_port (_int T -4 0 4113(_ent (_in))))
				(_port (_int PAD -4 0 4113(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4110(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 4116(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4118(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4122
		(_object
			(_prcs
				(line__4124(_arch 0 0 4124(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4088 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4089 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4090 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4091(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4091(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4093(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 4094(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4096(_ent(_in))))
		(_port (_int lcdbus3 -4 0 4096(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4105(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 4106(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4108(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 4128(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 4129(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4127(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053819 Structure
(_unit VHDL (lcd_bus_2_b 0 4158(structure 0 4175))
	(_version vc6)
	(_time 1463574053820 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 323766373365622760322069663531376431303764)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150980)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4186(_ent (_in))))
				(_port (_int T -4 0 4186(_ent (_in))))
				(_port (_int PAD -4 0 4186(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4183(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 4189(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4191(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4195
		(_object
			(_prcs
				(line__4197(_arch 0 0 4197(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4161 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4162 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4163 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4164(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4164(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 4166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 4167(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4169(_ent(_in))))
		(_port (_int lcdbus2 -4 0 4169(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4178(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 4179(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4181(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 4201(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 4202(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4200(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053829 Structure
(_unit VHDL (lcd_bus_1_b 0 4231(structure 0 4248))
	(_version vc6)
	(_time 1463574053830 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 424716404315125710425019164541471441434714)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150994)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4259(_ent (_in))))
				(_port (_int T -4 0 4259(_ent (_in))))
				(_port (_int PAD -4 0 4259(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4256(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 4262(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4264(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4268
		(_object
			(_prcs
				(line__4270(_arch 0 0 4270(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4234 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4235 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4236 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4237(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4237(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 4239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 4240(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4242(_ent(_in))))
		(_port (_int lcdbus1 -4 0 4242(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4251(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 4252(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4254(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 4274(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 4275(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4273(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3019          1463574053835 Structure
(_unit VHDL (lcd_bus_0_b 0 4304(structure 0 4321))
	(_version vc6)
	(_time 1463574053836 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 424716404315125710425019164541471441424714)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151000)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4332(_ent (_in))))
				(_port (_int T -4 0 4332(_ent (_in))))
				(_port (_int PAD -4 0 4332(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4329(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 4335(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4337(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4341
		(_object
			(_prcs
				(line__4343(_arch 0 0 4343(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4307 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4308 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4309 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4310(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4310(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 4312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 4313(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4315(_ent(_in))))
		(_port (_int lcdbus0 -4 0 4315(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4324(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 4325(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4327(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 4347(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 4348(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4346(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463574053845 Structure
(_unit VHDL (lcd_writeb 0 4377(structure 0 4394))
	(_version vc6)
	(_time 1463574053846 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 51540552530601440350460a025758565557545753)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151009)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4405(_ent (_in))))
				(_port (_int T -4 0 4405(_ent (_in))))
				(_port (_int PAD -4 0 4405(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4402(_ent (_out))))
			)
		)
	)
	(_inst lcd_write_pad 0 4408(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwrite_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4410(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4414
		(_object
			(_prcs
				(line__4416(_arch 0 0 4416(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4381 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4382 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4383(_ent(_string \"lcd_writeB"\))))
		(_gen (_int tipd_PADDO -3 0 4385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwrite -3 0 4386(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4388(_ent(_in))))
		(_port (_int lcdwrite -4 0 4388(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4397(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwrite_out -4 0 4398(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4400(_arch(_uni))))
		(_var (_int lcdwrite_zd -4 0 4420(_prcs 0((i 1)))))
		(_var (_int lcdwrite_GlitchData -6 0 4421(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4419(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 1702127986)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3026          1463574053860 Structure
(_unit VHDL (lcd_resetb 0 4450(structure 0 4467))
	(_version vc6)
	(_time 1463574053861 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 61643561633631743360733b356662676466656763)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151015)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4478(_ent (_in))))
				(_port (_int T -4 0 4478(_ent (_in))))
				(_port (_int PAD -4 0 4478(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4475(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 4481(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4483(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4487
		(_object
			(_prcs
				(line__4489(_arch 0 0 4489(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4453 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4454 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4455 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4456(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4456(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 4458(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 4459(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4461(_ent(_in))))
		(_port (_int lcdreset -4 0 4461(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4470(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 4471(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4473(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 4493(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 4494(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4492(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2992          1463574053876 Structure
(_unit VHDL (lcd_rsb 0 4523(structure 0 4540))
	(_version vc6)
	(_time 1463574053877 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 71742570732621642370632a237773772277727775)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151025)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4551(_ent (_in))))
				(_port (_int T -4 0 4551(_ent (_in))))
				(_port (_int PAD -4 0 4551(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4548(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4554(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4556(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4560
		(_object
			(_prcs
				(line__4562(_arch 0 0 4562(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4526 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4527 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4528 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4529(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4529(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4532(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4534(_ent(_in))))
		(_port (_int lcdrs -4 0 4534(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4543(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4544(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4546(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4566(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 4567(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4565(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463574053891 Structure
(_unit VHDL (busyb 0 4596(structure 0 4613))
	(_version vc6)
	(_time 1463574053892 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 8085858f85d6d7978d8092dad38785878387898682)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151037)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4624(_ent (_in))))
				(_port (_int T -4 0 4624(_ent (_in))))
				(_port (_int PAD -4 0 4624(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4621(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 4627(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4629(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4633
		(_object
			(_prcs
				(line__4635(_arch 0 0 4635(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4599 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4600 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4601 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4602(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4602(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 4604(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 4605(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4607(_ent(_in))))
		(_port (_int busyS -4 0 4607(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4616(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 4617(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4619(_arch(_uni))))
		(_var (_int busyS_zd -4 0 4639(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 4640(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4638(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1000          1463574053905 Structure
(_unit VHDL (xo2iobuf0012 0 4669(structure 0 4676))
	(_version vc6)
	(_time 1463574053906 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 90949f9fc6c2c6869896d6cac39795969693909390)
	(_ent
		(_time 1463573151052)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 4678(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 4670(_ent(_out))))
		(_port (_int PAD -1 0 4670(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3348          1463574053921 Structure
(_unit VHDL (clkb 0 4688(structure 0 4708))
	(_version vc6)
	(_time 1463574053922 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9f9a9b909ac8998998988cc59d99cd999d999c99cc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151058)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4715(_ent (_out))))
				(_port (_int PAD -5 0 4715(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 4718(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4722
		(_object
			(_prcs
				(line__4724(_arch 0 0 4724(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4691 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4692 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4693 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4694(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4694(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 4696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 4697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 4698 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 4699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 4700 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4702(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 4702(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4711(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 4712(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4728(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4729(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 4731(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 4732(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4727(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3348          1463574053938 Structure
(_unit VHDL (rstb 0 4772(structure 0 4792))
	(_version vc6)
	(_time 1463574053939 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code afabaaf9faf9ffb9a8a9bdf4fda8aba9ada8ada8ac)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151068)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4799(_ent (_out))))
				(_port (_int PAD -5 0 4799(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 4802(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4806
		(_object
			(_prcs
				(line__4808(_arch 0 0 4808(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4775 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4776 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4777 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4778(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4778(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 4780(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 4781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 4782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 4783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 4784 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4786(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 4786(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4795(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 4796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4812(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4813(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 4815(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 4816(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4811(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3331          1463574053954 Structure
(_unit VHDL (gob 0 4856(structure 0 4876))
	(_version vc6)
	(_time 1463574053955 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code bfbabfebbfe8e9a9bdb8f9e5ecb9b8b9e9b9bdb9b8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151074)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4883(_ent (_out))))
				(_port (_int PAD -5 0 4883(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 4886(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4890
		(_object
			(_prcs
				(line__4892(_arch 0 0 4892(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4859 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4860 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4861 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4862(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4862(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 4864(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 4865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 4866 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 4867 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 4868 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4870(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 4870(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4879(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 4880(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4896(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4897(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 4899(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 4900(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4895(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3516          1463574053969 Structure
(_unit VHDL (data1command0b 0 4940(structure 0 4960))
	(_version vc6)
	(_time 1463574053970 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code cecbcd9b9a989ed8caccdf949cc898c89ac89ac8cf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151085)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 4967(_ent (_out))))
				(_port (_int PAD -5 0 4967(_ent (_in))))
			)
		)
	)
	(_inst data1Command0_pad 0 4970(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(data1Command0S_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 4974
		(_object
			(_prcs
				(line__4976(_arch 0 0 4976(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4943 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4944 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4945 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4946(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4946(_ent(_string \"data1Command0B"\))))
		(_gen (_int tipd_data1Command0S -3 0 4948(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_data1Command0S_PADDI -3 0 4949(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_data1Command0S -4 0 4950 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_posedge -4 0 4951 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_negedge -4 0 4952 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4954(_ent(_out)(_param_out))))
		(_port (_int data1Command0S -5 0 4954(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4963(_arch(_uni((i 1))))))
		(_sig (_int data1Command0S_ipd -5 0 4964(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4980(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4981(_prcs 0)))
		(_var (_int tviol_data1Command0S_data1Command0S -8 0 4983(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_data1Command0S -9 0 4984(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4979(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 1836008241 1684955501 21296)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463574053985 Structure
(_unit VHDL (payload_15_b 0 5024(structure 0 5044))
	(_version vc6)
	(_time 1463574053986 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code dedad98c8a8883c888d998848ed8dadb88dddfdddb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151091)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5051(_ent (_out))))
				(_port (_int PAD -5 0 5051(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_15 0 5054(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload15_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5058
		(_object
			(_prcs
				(line__5060(_arch 0 0 5060(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5027 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5028 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5029 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5030(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5030(_ent(_string \"payload_15_B"\))))
		(_gen (_int tipd_payload15 -3 0 5032(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload15_PADDI -3 0 5033(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload15 -4 0 5034 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_posedge -4 0 5035 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_negedge -4 0 5036 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5038(_ent(_out)(_param_out))))
		(_port (_int payload15 -5 0 5038(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5047(_arch(_uni((i 1))))))
		(_sig (_int payload15_ipd -5 0 5048(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5064(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5065(_prcs 0)))
		(_var (_int tviol_payload15_payload15 -8 0 5067(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload15 -9 0 5068(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5063(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 53)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463574053991 Structure
(_unit VHDL (payload_14_b 0 5108(structure 0 5128))
	(_version vc6)
	(_time 1463574053992 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code dedad98c8a8883c888d998848ed8dadb88dddfddda)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151103)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5135(_ent (_out))))
				(_port (_int PAD -5 0 5135(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_14 0 5138(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload14_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5142
		(_object
			(_prcs
				(line__5144(_arch 0 0 5144(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5111 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5112 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5113 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5114(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5114(_ent(_string \"payload_14_B"\))))
		(_gen (_int tipd_payload14 -3 0 5116(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload14_PADDI -3 0 5117(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload14 -4 0 5118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_posedge -4 0 5119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_negedge -4 0 5120 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5122(_ent(_out)(_param_out))))
		(_port (_int payload14 -5 0 5122(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5131(_arch(_uni((i 1))))))
		(_sig (_int payload14_ipd -5 0 5132(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5148(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5149(_prcs 0)))
		(_var (_int tviol_payload14_payload14 -8 0 5151(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload14 -9 0 5152(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5147(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 52)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463574054001 Structure
(_unit VHDL (payload_13_b 0 5192(structure 0 5212))
	(_version vc6)
	(_time 1463574054002 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code ede9eabeb8bbb0fbbbeaabb7bdebe9e8bbeeeceeee)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151115)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5219(_ent (_out))))
				(_port (_int PAD -5 0 5219(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_13 0 5222(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload13_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5226
		(_object
			(_prcs
				(line__5228(_arch 0 0 5228(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5195 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5196 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5197 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5198(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5198(_ent(_string \"payload_13_B"\))))
		(_gen (_int tipd_payload13 -3 0 5200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload13_PADDI -3 0 5201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload13 -4 0 5202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_posedge -4 0 5203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_negedge -4 0 5204 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5206(_ent(_out)(_param_out))))
		(_port (_int payload13 -5 0 5206(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5215(_arch(_uni((i 1))))))
		(_sig (_int payload13_ipd -5 0 5216(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5232(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5233(_prcs 0)))
		(_var (_int tviol_payload13_payload13 -8 0 5235(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload13 -9 0 5236(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5231(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 51)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463574054007 Structure
(_unit VHDL (payload_12_b 0 5276(structure 0 5296))
	(_version vc6)
	(_time 1463574054008 2016.05.18 14:20:53)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code ede9eabeb8bbb0fbbbeaabb7bdebe9e8bbeeeceeef)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151121)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5303(_ent (_out))))
				(_port (_int PAD -5 0 5303(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_12 0 5306(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload12_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5310
		(_object
			(_prcs
				(line__5312(_arch 0 0 5312(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5279 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5280 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5281 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5282(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5282(_ent(_string \"payload_12_B"\))))
		(_gen (_int tipd_payload12 -3 0 5284(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload12_PADDI -3 0 5285(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload12 -4 0 5286 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_posedge -4 0 5287 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_negedge -4 0 5288 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5290(_ent(_out)(_param_out))))
		(_port (_int payload12 -5 0 5290(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5299(_arch(_uni((i 1))))))
		(_sig (_int payload12_ipd -5 0 5300(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5316(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5317(_prcs 0)))
		(_var (_int tviol_payload12_payload12 -8 0 5319(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload12 -9 0 5320(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5315(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 50)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463574054016 Structure
(_unit VHDL (payload_11_b 0 5360(structure 0 5380))
	(_version vc6)
	(_time 1463574054017 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code fdf9faada8aba0ebabfabba7adfbf9f8abfefcfefc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151130)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5387(_ent (_out))))
				(_port (_int PAD -5 0 5387(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_11 0 5390(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload11_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5394
		(_object
			(_prcs
				(line__5396(_arch 0 0 5396(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5363 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5364 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5365 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5366(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5366(_ent(_string \"payload_11_B"\))))
		(_gen (_int tipd_payload11 -3 0 5368(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload11_PADDI -3 0 5369(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload11 -4 0 5370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_posedge -4 0 5371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_negedge -4 0 5372 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5374(_ent(_out)(_param_out))))
		(_port (_int payload11 -5 0 5374(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5383(_arch(_uni((i 1))))))
		(_sig (_int payload11_ipd -5 0 5384(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5400(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5401(_prcs 0)))
		(_var (_int tviol_payload11_payload11 -8 0 5403(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload11 -9 0 5404(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5399(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 49)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3439          1463574054032 Structure
(_unit VHDL (payload_10_b 0 5444(structure 0 5464))
	(_version vc6)
	(_time 1463574054033 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0d09050b585b501b5b0a4b575d0b09085b0e0c0e0d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151146)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5471(_ent (_out))))
				(_port (_int PAD -5 0 5471(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_10 0 5474(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload10_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5478
		(_object
			(_prcs
				(line__5480(_arch 0 0 5480(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5448 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5449 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5450(_ent(_string \"payload_10_B"\))))
		(_gen (_int tipd_payload10 -3 0 5452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload10_PADDI -3 0 5453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload10 -4 0 5454 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_posedge -4 0 5455 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_negedge -4 0 5456 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5458(_ent(_out)(_param_out))))
		(_port (_int payload10 -5 0 5458(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5467(_arch(_uni((i 1))))))
		(_sig (_int payload10_ipd -5 0 5468(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5484(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5485(_prcs 0)))
		(_var (_int tviol_payload10_payload10 -8 0 5487(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload10 -9 0 5488(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5483(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 48)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054047 Structure
(_unit VHDL (payload_9_b 0 5528(structure 0 5548))
	(_version vc6)
	(_time 1463574054048 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 1c18141b4e4a410a4a1b5a464c1a18194a1f15194a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151152)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5555(_ent (_out))))
				(_port (_int PAD -5 0 5555(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_9 0 5558(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload9_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5562
		(_object
			(_prcs
				(line__5564(_arch 0 0 5564(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5531 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5532 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5533 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5534(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5534(_ent(_string \"payload_9_B"\))))
		(_gen (_int tipd_payload9 -3 0 5536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload9_PADDI -3 0 5537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload9 -4 0 5538 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_posedge -4 0 5539 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_negedge -4 0 5540 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5542(_ent(_out)(_param_out))))
		(_port (_int payload9 -5 0 5542(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5551(_arch(_uni((i 1))))))
		(_sig (_int payload9_ipd -5 0 5552(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5568(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5569(_prcs 0)))
		(_var (_int tviol_payload9_payload9 -8 0 5571(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload9 -9 0 5572(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5567(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 962879855)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054063 Structure
(_unit VHDL (payload_8_b 0 5612(structure 0 5632))
	(_version vc6)
	(_time 1463574054064 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 2c2824287e7a713a7a2b6a767c2a28297a2f24297a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151161)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5639(_ent (_out))))
				(_port (_int PAD -5 0 5639(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_8 0 5642(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload8_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5646
		(_object
			(_prcs
				(line__5648(_arch 0 0 5648(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5615 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5616 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5617 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5618(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5618(_ent(_string \"payload_8_B"\))))
		(_gen (_int tipd_payload8 -3 0 5620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload8_PADDI -3 0 5621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload8 -4 0 5622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_posedge -4 0 5623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_negedge -4 0 5624 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5626(_ent(_out)(_param_out))))
		(_port (_int payload8 -5 0 5626(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5635(_arch(_uni((i 1))))))
		(_sig (_int payload8_ipd -5 0 5636(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5652(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5653(_prcs 0)))
		(_var (_int tviol_payload8_payload8 -8 0 5655(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload8 -9 0 5656(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5651(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 946102639)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054079 Structure
(_unit VHDL (payload_7_b 0 5696(structure 0 5716))
	(_version vc6)
	(_time 1463574054080 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 3b3f333e686d662d6d3c7d616b3d3f3e6d383c3e6d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151167)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5723(_ent (_out))))
				(_port (_int PAD -5 0 5723(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_7 0 5726(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload7_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5730
		(_object
			(_prcs
				(line__5732(_arch 0 0 5732(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5699 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5700 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5701 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5702(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5702(_ent(_string \"payload_7_B"\))))
		(_gen (_int tipd_payload7 -3 0 5704(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload7_PADDI -3 0 5705(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload7 -4 0 5706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_posedge -4 0 5707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_negedge -4 0 5708 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5710(_ent(_out)(_param_out))))
		(_port (_int payload7 -5 0 5710(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5719(_arch(_uni((i 1))))))
		(_sig (_int payload7_ipd -5 0 5720(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5736(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5737(_prcs 0)))
		(_var (_int tviol_payload7_payload7 -8 0 5739(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload7 -9 0 5740(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5735(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 929325423)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054094 Structure
(_unit VHDL (payload_6_b 0 5780(structure 0 5800))
	(_version vc6)
	(_time 1463574054095 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4b4f4349181d165d1d4c0d111b4d4f4e1d484d4e1d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151177)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5807(_ent (_out))))
				(_port (_int PAD -5 0 5807(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_6 0 5810(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload6_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5814
		(_object
			(_prcs
				(line__5816(_arch 0 0 5816(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5783 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5784 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5785 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5786(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5786(_ent(_string \"payload_6_B"\))))
		(_gen (_int tipd_payload6 -3 0 5788(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload6_PADDI -3 0 5789(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload6 -4 0 5790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_posedge -4 0 5791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_negedge -4 0 5792 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5794(_ent(_out)(_param_out))))
		(_port (_int payload6 -5 0 5794(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5803(_arch(_uni((i 1))))))
		(_sig (_int payload6_ipd -5 0 5804(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5820(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5821(_prcs 0)))
		(_var (_int tviol_payload6_payload6 -8 0 5823(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload6 -9 0 5824(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5819(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 912548207)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054110 Structure
(_unit VHDL (payload_5_b 0 5864(structure 0 5884))
	(_version vc6)
	(_time 1463574054111 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 5b5f5358080d064d0d5c1d010b5d5f5e0d585e5e0d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151183)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5891(_ent (_out))))
				(_port (_int PAD -5 0 5891(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_5 0 5894(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload5_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5898
		(_object
			(_prcs
				(line__5900(_arch 0 0 5900(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5867 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5868 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5869 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5870(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5870(_ent(_string \"payload_5_B"\))))
		(_gen (_int tipd_payload5 -3 0 5872(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload5_PADDI -3 0 5873(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload5 -4 0 5874 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_posedge -4 0 5875 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_negedge -4 0 5876 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5878(_ent(_out)(_param_out))))
		(_port (_int payload5 -5 0 5878(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5887(_arch(_uni((i 1))))))
		(_sig (_int payload5_ipd -5 0 5888(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5904(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5905(_prcs 0)))
		(_var (_int tviol_payload5_payload5 -8 0 5907(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload5 -9 0 5908(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5903(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 895770991)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054123 Structure
(_unit VHDL (payload_4_b 0 5948(structure 0 5968))
	(_version vc6)
	(_time 1463574054124 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6a6e626a3a3c377c3c6d2c303a6c6e6f3c696e6f3c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151193)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 5975(_ent (_out))))
				(_port (_int PAD -5 0 5975(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_4 0 5978(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload4_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 5982
		(_object
			(_prcs
				(line__5984(_arch 0 0 5984(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5951 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5952 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5953 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5954(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5954(_ent(_string \"payload_4_B"\))))
		(_gen (_int tipd_payload4 -3 0 5956(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload4_PADDI -3 0 5957(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload4 -4 0 5958 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_posedge -4 0 5959 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_negedge -4 0 5960 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5962(_ent(_out)(_param_out))))
		(_port (_int payload4 -5 0 5962(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5971(_arch(_uni((i 1))))))
		(_sig (_int payload4_ipd -5 0 5972(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5988(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5989(_prcs 0)))
		(_var (_int tviol_payload4_payload4 -8 0 5991(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload4 -9 0 5992(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5987(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 878993775)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054139 Structure
(_unit VHDL (payload_3_b 0 6032(structure 0 6052))
	(_version vc6)
	(_time 1463574054140 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7a7e727b2a2c276c2c7d3c202a7c7e7f2c79797f2c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151199)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6059(_ent (_out))))
				(_port (_int PAD -5 0 6059(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_3 0 6062(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload3_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6066
		(_object
			(_prcs
				(line__6068(_arch 0 0 6068(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6035 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6036 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6037 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6038(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6038(_ent(_string \"payload_3_B"\))))
		(_gen (_int tipd_payload3 -3 0 6040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload3_PADDI -3 0 6041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload3 -4 0 6042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_posedge -4 0 6043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_negedge -4 0 6044 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6046(_ent(_out)(_param_out))))
		(_port (_int payload3 -5 0 6046(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6055(_arch(_uni((i 1))))))
		(_sig (_int payload3_ipd -5 0 6056(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6072(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6073(_prcs 0)))
		(_var (_int tviol_payload3_payload3 -8 0 6075(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload3 -9 0 6076(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6071(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 862216559)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054155 Structure
(_unit VHDL (payload_2_b 0 6116(structure 0 6136))
	(_version vc6)
	(_time 1463574054156 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 898d818781dfd49fdf8ecfd3d98f8d8cdf8a8b8cdf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151212)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6143(_ent (_out))))
				(_port (_int PAD -5 0 6143(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_2 0 6146(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload2_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6150
		(_object
			(_prcs
				(line__6152(_arch 0 0 6152(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6119 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6120 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6121 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6122(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6122(_ent(_string \"payload_2_B"\))))
		(_gen (_int tipd_payload2 -3 0 6124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload2_PADDI -3 0 6125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload2 -4 0 6126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_posedge -4 0 6127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_negedge -4 0 6128 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6130(_ent(_out)(_param_out))))
		(_port (_int payload2 -5 0 6130(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6139(_arch(_uni((i 1))))))
		(_sig (_int payload2_ipd -5 0 6140(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6156(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6157(_prcs 0)))
		(_var (_int tviol_payload2_payload2 -8 0 6159(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload2 -9 0 6160(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6155(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 845439343)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054161 Structure
(_unit VHDL (payload_1_b 0 6200(structure 0 6220))
	(_version vc6)
	(_time 1463574054162 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 898d818781dfd49fdf8ecfd3d98f8d8cdf8a888cdf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151224)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6227(_ent (_out))))
				(_port (_int PAD -5 0 6227(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_1 0 6230(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload1_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6234
		(_object
			(_prcs
				(line__6236(_arch 0 0 6236(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6203 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6204 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6205 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6206(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6206(_ent(_string \"payload_1_B"\))))
		(_gen (_int tipd_payload1 -3 0 6208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload1_PADDI -3 0 6209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload1 -4 0 6210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_posedge -4 0 6211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_negedge -4 0 6212 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6214(_ent(_out)(_param_out))))
		(_port (_int payload1 -5 0 6214(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6223(_arch(_uni((i 1))))))
		(_sig (_int payload1_ipd -5 0 6224(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6240(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6241(_prcs 0)))
		(_var (_int tviol_payload1_payload1 -8 0 6243(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload1 -9 0 6244(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6239(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3422          1463574054172 Structure
(_unit VHDL (payload_0_b 0 6284(structure 0 6304))
	(_version vc6)
	(_time 1463574054173 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 999d919691cfc48fcf9edfc3c99f9d9ccf9a999ccf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151230)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0012
			(_object
				(_port (_int Z -5 0 6311(_ent (_out))))
				(_port (_int PAD -5 0 6311(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_0 0 6314(_comp xo2iobuf0012)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload0_ipd))
		)
		(_use (_ent . xo2iobuf0012)
		)
	)
	(_block WireDelay 0 6318
		(_object
			(_prcs
				(line__6320(_arch 0 0 6320(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6287 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6288 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6289 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6290(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6290(_ent(_string \"payload_0_B"\))))
		(_gen (_int tipd_payload0 -3 0 6292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload0_PADDI -3 0 6293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload0 -4 0 6294 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_posedge -4 0 6295 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_negedge -4 0 6296 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6298(_ent(_out)(_param_out))))
		(_port (_int payload0 -5 0 6298(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6307(_arch(_uni((i 1))))))
		(_sig (_int payload0_ipd -5 0 6308(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6324(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6325(_prcs 0)))
		(_var (_int tviol_payload0_payload0 -8 0 6327(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload0 -9 0 6328(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6323(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 811884911)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1279          1463574054188 Structure
(_unit VHDL (gsr5mode 0 6368(structure 0 6375))
	(_version vc6)
	(_time 1463574054189 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a9aca6ffa3ffffbaadacedf3aeafadafacafaeaeaa)
	(_ent
		(_time 1463573151239)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 6378(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 6380(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 6369(_ent(_in))))
		(_sig (_int GSRMODE -1 0 6376(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1790          1463574054203 Structure
(_unit VHDL (gsr_instb 0 6390(structure 0 6406))
	(_version vc6)
	(_time 1463574054204 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b8bdb7edb3eeeeadedbaa1e2bcbfbbbfbcbebabebf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151245)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 6412(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 6415(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 6419
		(_object
			(_prcs
				(line__6421(_arch 0 0 6421(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6393 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6394 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 6395 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 6396(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6396(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 6398(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 6400(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 6409(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 6424(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 25984         1463574054264 Structure
(_unit VHDL (lcd_sender 0 6445(structure 0 6456))
	(_version vc6)
	(_time 1463574054265 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f7f2aca7f3a0a7e2a1f1fdf1e2adf3f1f3f1f2f0f5f1a4)
	(_ent
		(_time 1463573151255)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D1 -1 0 6512(_ent (_in))))
				(_port (_int C1 -1 0 6512(_ent (_in))))
				(_port (_int B1 -1 0 6512(_ent (_in))))
				(_port (_int A1 -1 0 6513(_ent (_in))))
				(_port (_int D0 -1 0 6513(_ent (_in))))
				(_port (_int C0 -1 0 6513(_ent (_in))))
				(_port (_int B0 -1 0 6514(_ent (_in))))
				(_port (_int A0 -1 0 6514(_ent (_in))))
				(_port (_int DI1 -1 0 6514(_ent (_in))))
				(_port (_int DI0 -1 0 6515(_ent (_in))))
				(_port (_int CLK -1 0 6515(_ent (_in))))
				(_port (_int F0 -1 0 6515(_ent (_out))))
				(_port (_int Q0 -1 0 6516(_ent (_out))))
				(_port (_int F1 -1 0 6516(_ent (_out))))
				(_port (_int Q1 -1 0 6516(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D1 -1 0 6519(_ent (_in))))
				(_port (_int C1 -1 0 6519(_ent (_in))))
				(_port (_int A1 -1 0 6519(_ent (_in))))
				(_port (_int C0 -1 0 6520(_ent (_in))))
				(_port (_int B0 -1 0 6520(_ent (_in))))
				(_port (_int A0 -1 0 6520(_ent (_in))))
				(_port (_int DI0 -1 0 6521(_ent (_in))))
				(_port (_int CLK -1 0 6521(_ent (_in))))
				(_port (_int F0 -1 0 6521(_ent (_out))))
				(_port (_int Q0 -1 0 6522(_ent (_out))))
				(_port (_int F1 -1 0 6522(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int A0 -1 0 6525(_ent (_in))))
				(_port (_int DI0 -1 0 6525(_ent (_in))))
				(_port (_int CE -1 0 6525(_ent (_in))))
				(_port (_int CLK -1 0 6526(_ent (_in))))
				(_port (_int F0 -1 0 6526(_ent (_out))))
				(_port (_int Q0 -1 0 6526(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int M1 -1 0 6529(_ent (_in))))
				(_port (_int M0 -1 0 6529(_ent (_in))))
				(_port (_int CE -1 0 6529(_ent (_in))))
				(_port (_int CLK -1 0 6530(_ent (_in))))
				(_port (_int Q0 -1 0 6530(_ent (_out))))
				(_port (_int Q1 -1 0 6530(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int M1 -1 0 6533(_ent (_in))))
				(_port (_int M0 -1 0 6533(_ent (_in))))
				(_port (_int CE -1 0 6533(_ent (_in))))
				(_port (_int CLK -1 0 6534(_ent (_in))))
				(_port (_int Q0 -1 0 6534(_ent (_out))))
				(_port (_int Q1 -1 0 6534(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int M1 -1 0 6537(_ent (_in))))
				(_port (_int M0 -1 0 6537(_ent (_in))))
				(_port (_int CE -1 0 6537(_ent (_in))))
				(_port (_int CLK -1 0 6538(_ent (_in))))
				(_port (_int Q0 -1 0 6538(_ent (_out))))
				(_port (_int Q1 -1 0 6538(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int M1 -1 0 6541(_ent (_in))))
				(_port (_int M0 -1 0 6541(_ent (_in))))
				(_port (_int CE -1 0 6541(_ent (_in))))
				(_port (_int CLK -1 0 6542(_ent (_in))))
				(_port (_int Q0 -1 0 6542(_ent (_out))))
				(_port (_int Q1 -1 0 6542(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int M0 -1 0 6545(_ent (_in))))
				(_port (_int CE -1 0 6545(_ent (_in))))
				(_port (_int CLK -1 0 6545(_ent (_in))))
				(_port (_int Q0 -1 0 6546(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int C0 -1 0 6549(_ent (_in))))
				(_port (_int B0 -1 0 6549(_ent (_in))))
				(_port (_int DI0 -1 0 6549(_ent (_in))))
				(_port (_int CE -1 0 6550(_ent (_in))))
				(_port (_int CLK -1 0 6550(_ent (_in))))
				(_port (_int F0 -1 0 6550(_ent (_out))))
				(_port (_int Q0 -1 0 6551(_ent (_out))))
				(_port (_int F1 -1 0 6551(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 6554(_ent (_in))))
				(_port (_int B1 -1 0 6554(_ent (_in))))
				(_port (_int A1 -1 0 6554(_ent (_in))))
				(_port (_int D0 -1 0 6555(_ent (_in))))
				(_port (_int C0 -1 0 6555(_ent (_in))))
				(_port (_int B0 -1 0 6555(_ent (_in))))
				(_port (_int A0 -1 0 6556(_ent (_in))))
				(_port (_int M1 -1 0 6556(_ent (_in))))
				(_port (_int M0 -1 0 6556(_ent (_in))))
				(_port (_int CE -1 0 6557(_ent (_in))))
				(_port (_int CLK -1 0 6557(_ent (_in))))
				(_port (_int F0 -1 0 6557(_ent (_out))))
				(_port (_int Q0 -1 0 6558(_ent (_out))))
				(_port (_int F1 -1 0 6558(_ent (_out))))
				(_port (_int Q1 -1 0 6558(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D1 -1 0 6561(_ent (_in))))
				(_port (_int C1 -1 0 6561(_ent (_in))))
				(_port (_int B1 -1 0 6561(_ent (_in))))
				(_port (_int A1 -1 0 6562(_ent (_in))))
				(_port (_int D0 -1 0 6562(_ent (_in))))
				(_port (_int C0 -1 0 6562(_ent (_in))))
				(_port (_int B0 -1 0 6563(_ent (_in))))
				(_port (_int A0 -1 0 6563(_ent (_in))))
				(_port (_int M1 -1 0 6563(_ent (_in))))
				(_port (_int M0 -1 0 6564(_ent (_in))))
				(_port (_int CE -1 0 6564(_ent (_in))))
				(_port (_int CLK -1 0 6564(_ent (_in))))
				(_port (_int F0 -1 0 6565(_ent (_out))))
				(_port (_int Q0 -1 0 6565(_ent (_out))))
				(_port (_int F1 -1 0 6565(_ent (_out))))
				(_port (_int Q1 -1 0 6566(_ent (_out))))
			)
		)
		(SLICE_21
			(_object
				(_port (_int M1 -1 0 6569(_ent (_in))))
				(_port (_int M0 -1 0 6569(_ent (_in))))
				(_port (_int CE -1 0 6569(_ent (_in))))
				(_port (_int CLK -1 0 6570(_ent (_in))))
				(_port (_int Q0 -1 0 6570(_ent (_out))))
				(_port (_int Q1 -1 0 6570(_ent (_out))))
			)
		)
		(SLICE_22
			(_object
				(_port (_int M1 -1 0 6573(_ent (_in))))
				(_port (_int M0 -1 0 6573(_ent (_in))))
				(_port (_int CE -1 0 6573(_ent (_in))))
				(_port (_int CLK -1 0 6574(_ent (_in))))
				(_port (_int Q0 -1 0 6574(_ent (_out))))
				(_port (_int Q1 -1 0 6574(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 6577(_ent (_in))))
				(_port (_int lcdbus15 -1 0 6577(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 6580(_ent (_in))))
				(_port (_int lcdbus11 -1 0 6580(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 6583(_ent (_in))))
				(_port (_int lcdbus12 -1 0 6583(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 6586(_ent (_in))))
				(_port (_int lcdbus13 -1 0 6586(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 6589(_ent (_in))))
				(_port (_int lcdbus14 -1 0 6589(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 6592(_ent (_in))))
				(_port (_int lcdbus10 -1 0 6592(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 6595(_ent (_in))))
				(_port (_int lcdbus9 -1 0 6595(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 6598(_ent (_in))))
				(_port (_int lcdbus8 -1 0 6598(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 6601(_ent (_in))))
				(_port (_int lcdbus7 -1 0 6601(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 6604(_ent (_in))))
				(_port (_int lcdbus6 -1 0 6604(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 6607(_ent (_in))))
				(_port (_int lcdbus5 -1 0 6607(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 6610(_ent (_in))))
				(_port (_int lcdbus4 -1 0 6610(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 6613(_ent (_in))))
				(_port (_int lcdbus3 -1 0 6613(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 6616(_ent (_in))))
				(_port (_int lcdbus2 -1 0 6616(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 6619(_ent (_in))))
				(_port (_int lcdbus1 -1 0 6619(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 6622(_ent (_in))))
				(_port (_int lcdbus0 -1 0 6622(_ent (_out))))
			)
		)
		(lcd_writeB
			(_object
				(_port (_int PADDO -1 0 6625(_ent (_in))))
				(_port (_int lcdwrite -1 0 6625(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 6628(_ent (_in))))
				(_port (_int lcdreset -1 0 6628(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 6631(_ent (_in))))
				(_port (_int lcdrs -1 0 6631(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 6634(_ent (_in))))
				(_port (_int busyS -1 0 6634(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 6637(_ent (_out))))
				(_port (_int clkS -1 0 6637(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 6640(_ent (_out))))
				(_port (_int rstS -1 0 6640(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 6643(_ent (_out))))
				(_port (_int goS -1 0 6643(_ent (_in))))
			)
		)
		(data1Command0B
			(_object
				(_port (_int PADDI -1 0 6646(_ent (_out))))
				(_port (_int data1Command0S -1 0 6646(_ent (_in))))
			)
		)
		(payload_15_B
			(_object
				(_port (_int PADDI -1 0 6649(_ent (_out))))
				(_port (_int payload15 -1 0 6649(_ent (_in))))
			)
		)
		(payload_14_B
			(_object
				(_port (_int PADDI -1 0 6652(_ent (_out))))
				(_port (_int payload14 -1 0 6652(_ent (_in))))
			)
		)
		(payload_13_B
			(_object
				(_port (_int PADDI -1 0 6655(_ent (_out))))
				(_port (_int payload13 -1 0 6655(_ent (_in))))
			)
		)
		(payload_12_B
			(_object
				(_port (_int PADDI -1 0 6658(_ent (_out))))
				(_port (_int payload12 -1 0 6658(_ent (_in))))
			)
		)
		(payload_11_B
			(_object
				(_port (_int PADDI -1 0 6661(_ent (_out))))
				(_port (_int payload11 -1 0 6661(_ent (_in))))
			)
		)
		(payload_10_B
			(_object
				(_port (_int PADDI -1 0 6664(_ent (_out))))
				(_port (_int payload10 -1 0 6664(_ent (_in))))
			)
		)
		(payload_9_B
			(_object
				(_port (_int PADDI -1 0 6667(_ent (_out))))
				(_port (_int payload9 -1 0 6667(_ent (_in))))
			)
		)
		(payload_8_B
			(_object
				(_port (_int PADDI -1 0 6670(_ent (_out))))
				(_port (_int payload8 -1 0 6670(_ent (_in))))
			)
		)
		(payload_7_B
			(_object
				(_port (_int PADDI -1 0 6673(_ent (_out))))
				(_port (_int payload7 -1 0 6673(_ent (_in))))
			)
		)
		(payload_6_B
			(_object
				(_port (_int PADDI -1 0 6676(_ent (_out))))
				(_port (_int payload6 -1 0 6676(_ent (_in))))
			)
		)
		(payload_5_B
			(_object
				(_port (_int PADDI -1 0 6679(_ent (_out))))
				(_port (_int payload5 -1 0 6679(_ent (_in))))
			)
		)
		(payload_4_B
			(_object
				(_port (_int PADDI -1 0 6682(_ent (_out))))
				(_port (_int payload4 -1 0 6682(_ent (_in))))
			)
		)
		(payload_3_B
			(_object
				(_port (_int PADDI -1 0 6685(_ent (_out))))
				(_port (_int payload3 -1 0 6685(_ent (_in))))
			)
		)
		(payload_2_B
			(_object
				(_port (_int PADDI -1 0 6688(_ent (_out))))
				(_port (_int payload2 -1 0 6688(_ent (_in))))
			)
		)
		(payload_1_B
			(_object
				(_port (_int PADDI -1 0 6691(_ent (_out))))
				(_port (_int payload1 -1 0 6691(_ent (_in))))
			)
		)
		(payload_0_B
			(_object
				(_port (_int PADDI -1 0 6694(_ent (_out))))
				(_port (_int payload0 -1 0 6694(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 6697(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 6700(_comp SLICE_0)
		(_port
			((D1)(PS_vivaz_state_0))
			((C1)(n325))
			((B1)(PS_vivaz_state_1))
			((A1)(PS_vivaz_state_2))
			((D0)(PS_vivaz_state_2))
			((C0)(n325))
			((B0)(PS_vivaz_state_1))
			((A0)(PS_vivaz_state_0))
			((DI1)(n301))
			((DI0)(PS_vivaz_state_2_N_17_0))
			((CLK)(clk_c))
			((F0)(PS_vivaz_state_2_N_17_0))
			((Q0)(PS_vivaz_state_0))
			((F1)(n301))
			((Q1)(PS_vivaz_state_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 6707(_comp SLICE_1)
		(_port
			((D1)(PS_vivaz_state_1))
			((C1)(PS_vivaz_state_0))
			((A1)(PS_vivaz_state_2))
			((C0)(PS_vivaz_state_0))
			((B0)(PS_vivaz_state_1))
			((A0)(PS_vivaz_state_2))
			((DI0)(n305))
			((CLK)(clk_c))
			((F0)(n305))
			((Q0)(PS_vivaz_state_2))
			((F1)(clk_c_enable_19))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 6713(_comp SLICE_2)
		(_port
			((A0)(PS_vivaz_state_2))
			((DI0)(n324))
			((CE)(clk_c_enable_1))
			((CLK)(clk_c))
			((F0)(n324))
			((Q0)(busy_c))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_4I 0 6716(_comp SLICE_4)
		(_port
			((M1)(payload_c_1))
			((M0)(payload_c_2))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_2))
			((Q1)(lcd_bus_c_1))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 6719(_comp SLICE_5)
		(_port
			((M1)(payload_c_3))
			((M0)(payload_c_4))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_4))
			((Q1)(lcd_bus_c_3))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 6722(_comp SLICE_6)
		(_port
			((M1)(payload_c_5))
			((M0)(payload_c_6))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_6))
			((Q1)(lcd_bus_c_5))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 6725(_comp SLICE_7)
		(_port
			((M1)(payload_c_7))
			((M0)(payload_c_8))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_8))
			((Q1)(lcd_bus_c_7))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_11I 0 6728(_comp SLICE_11)
		(_port
			((M0)(data1Command0_c))
			((CE)(clk_c_enable_2))
			((CLK)(clk_c))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 6731(_comp SLICE_12)
		(_port
			((C0)(PS_vivaz_state_1))
			((B0)(PS_vivaz_state_2))
			((DI0)(lcd_write_N_23))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((F0)(lcd_write_N_23))
			((Q0)(lcd_write_c))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 6735(_comp SLICE_13)
		(_port
			((D1)(busy_c))
			((B1)(go_c))
			((A1)(rst_c))
			((D0)(PS_vivaz_state_1))
			((C0)(n325))
			((B0)(PS_vivaz_state_0))
			((A0)(PS_vivaz_state_2))
			((M1)(payload_c_9))
			((M0)(payload_c_0))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((F0)(clk_c_enable_18))
			((Q0)(lcd_bus_c_0))
			((F1)(n325))
			((Q1)(lcd_bus_c_9))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 6741(_comp SLICE_14)
		(_port
			((D1)(PS_vivaz_state_2))
			((C1)(n325))
			((B1)(PS_vivaz_state_1))
			((A1)(PS_vivaz_state_0))
			((D0)(n325))
			((C0)(PS_vivaz_state_0))
			((B0)(PS_vivaz_state_2))
			((A0)(PS_vivaz_state_1))
			((M1)(payload_c_11))
			((M0)(payload_c_10))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((F0)(clk_c_enable_2))
			((Q0)(lcd_bus_c_10))
			((F1)(clk_c_enable_1))
			((Q1)(lcd_bus_c_11))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_21I 0 6748(_comp SLICE_21)
		(_port
			((M1)(payload_c_12))
			((M0)(payload_c_13))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_13))
			((Q1)(lcd_bus_c_12))
		)
		(_use (_ent . SLICE_21)
		)
	)
	(_inst SLICE_22I 0 6751(_comp SLICE_22)
		(_port
			((M1)(payload_c_14))
			((M0)(payload_c_15))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_15))
			((Q1)(lcd_bus_c_14))
		)
		(_use (_ent . SLICE_22)
		)
	)
	(_inst lcd_bus_15_I 0 6754(_comp lcd_bus_15_B)
		(_port
			((PADDO)(lcd_bus_c_15))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_11_I 0 6756(_comp lcd_bus_11_B)
		(_port
			((PADDO)(lcd_bus_c_11))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_12_I 0 6758(_comp lcd_bus_12_B)
		(_port
			((PADDO)(lcd_bus_c_12))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_13_I 0 6760(_comp lcd_bus_13_B)
		(_port
			((PADDO)(lcd_bus_c_13))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 6762(_comp lcd_bus_14_B)
		(_port
			((PADDO)(lcd_bus_c_14))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_10_I 0 6764(_comp lcd_bus_10_B)
		(_port
			((PADDO)(lcd_bus_c_10))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_9_I 0 6766(_comp lcd_bus_9_B)
		(_port
			((PADDO)(lcd_bus_c_9))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_8_I 0 6768(_comp lcd_bus_8_B)
		(_port
			((PADDO)(lcd_bus_c_8))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_7_I 0 6770(_comp lcd_bus_7_B)
		(_port
			((PADDO)(lcd_bus_c_7))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_6_I 0 6772(_comp lcd_bus_6_B)
		(_port
			((PADDO)(lcd_bus_c_6))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_5_I 0 6774(_comp lcd_bus_5_B)
		(_port
			((PADDO)(lcd_bus_c_5))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_4_I 0 6776(_comp lcd_bus_4_B)
		(_port
			((PADDO)(lcd_bus_c_4))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_3_I 0 6778(_comp lcd_bus_3_B)
		(_port
			((PADDO)(lcd_bus_c_3))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 6780(_comp lcd_bus_2_B)
		(_port
			((PADDO)(lcd_bus_c_2))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_1_I 0 6782(_comp lcd_bus_1_B)
		(_port
			((PADDO)(lcd_bus_c_1))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 6784(_comp lcd_bus_0_B)
		(_port
			((PADDO)(lcd_bus_c_0))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_writeI 0 6786(_comp lcd_writeB)
		(_port
			((PADDO)(lcd_write_c))
			((lcdwrite)(lcd_write))
		)
		(_use (_ent . lcd_writeB)
		)
	)
	(_inst lcd_resetI 0 6788(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_rsI 0 6790(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst busyI 0 6792(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst clkI 0 6794(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 6796(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 6798(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst data1Command0I 0 6800(_comp data1Command0B)
		(_port
			((PADDI)(data1Command0_c))
			((data1Command0S)(data1Command0))
		)
		(_use (_ent . data1Command0B)
		)
	)
	(_inst payload_15_I 0 6802(_comp payload_15_B)
		(_port
			((PADDI)(payload_c_15))
			((payload15)(payload(15)))
		)
		(_use (_ent . payload_15_B)
		)
	)
	(_inst payload_14_I 0 6804(_comp payload_14_B)
		(_port
			((PADDI)(payload_c_14))
			((payload14)(payload(14)))
		)
		(_use (_ent . payload_14_B)
		)
	)
	(_inst payload_13_I 0 6806(_comp payload_13_B)
		(_port
			((PADDI)(payload_c_13))
			((payload13)(payload(13)))
		)
		(_use (_ent . payload_13_B)
		)
	)
	(_inst payload_12_I 0 6808(_comp payload_12_B)
		(_port
			((PADDI)(payload_c_12))
			((payload12)(payload(12)))
		)
		(_use (_ent . payload_12_B)
		)
	)
	(_inst payload_11_I 0 6810(_comp payload_11_B)
		(_port
			((PADDI)(payload_c_11))
			((payload11)(payload(11)))
		)
		(_use (_ent . payload_11_B)
		)
	)
	(_inst payload_10_I 0 6812(_comp payload_10_B)
		(_port
			((PADDI)(payload_c_10))
			((payload10)(payload(10)))
		)
		(_use (_ent . payload_10_B)
		)
	)
	(_inst payload_9_I 0 6814(_comp payload_9_B)
		(_port
			((PADDI)(payload_c_9))
			((payload9)(payload(9)))
		)
		(_use (_ent . payload_9_B)
		)
	)
	(_inst payload_8_I 0 6816(_comp payload_8_B)
		(_port
			((PADDI)(payload_c_8))
			((payload8)(payload(8)))
		)
		(_use (_ent . payload_8_B)
		)
	)
	(_inst payload_7_I 0 6818(_comp payload_7_B)
		(_port
			((PADDI)(payload_c_7))
			((payload7)(payload(7)))
		)
		(_use (_ent . payload_7_B)
		)
	)
	(_inst payload_6_I 0 6820(_comp payload_6_B)
		(_port
			((PADDI)(payload_c_6))
			((payload6)(payload(6)))
		)
		(_use (_ent . payload_6_B)
		)
	)
	(_inst payload_5_I 0 6822(_comp payload_5_B)
		(_port
			((PADDI)(payload_c_5))
			((payload5)(payload(5)))
		)
		(_use (_ent . payload_5_B)
		)
	)
	(_inst payload_4_I 0 6824(_comp payload_4_B)
		(_port
			((PADDI)(payload_c_4))
			((payload4)(payload(4)))
		)
		(_use (_ent . payload_4_B)
		)
	)
	(_inst payload_3_I 0 6826(_comp payload_3_B)
		(_port
			((PADDI)(payload_c_3))
			((payload3)(payload(3)))
		)
		(_use (_ent . payload_3_B)
		)
	)
	(_inst payload_2_I 0 6828(_comp payload_2_B)
		(_port
			((PADDI)(payload_c_2))
			((payload2)(payload(2)))
		)
		(_use (_ent . payload_2_B)
		)
	)
	(_inst payload_1_I 0 6830(_comp payload_1_B)
		(_port
			((PADDI)(payload_c_1))
			((payload1)(payload(1)))
		)
		(_use (_ent . payload_1_B)
		)
	)
	(_inst payload_0_I 0 6832(_comp payload_0_B)
		(_port
			((PADDI)(payload_c_0))
			((payload0)(payload(0)))
		)
		(_use (_ent . payload_0_B)
		)
	)
	(_inst GSR_INST 0 6834(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 6836(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 6838(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 6446(_ent(_in))))
		(_port (_int rst -1 0 6446(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6447(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 6447(_ent(_out))))
		(_port (_int lcd_write -1 0 6448(_ent(_out))))
		(_port (_int lcd_reset -1 0 6448(_ent(_out))))
		(_port (_int lcd_rs -1 0 6449(_ent(_out))))
		(_port (_int go -1 0 6449(_ent(_in))))
		(_port (_int data1Command0 -1 0 6449(_ent(_in))))
		(_port (_int busy -1 0 6450(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6450(_array -1 ((_dto i 15 i 0)))))
		(_port (_int payload 1 0 6450(_ent(_in))))
		(_sig (_int PS_vivaz_state_0 -1 0 6457(_arch(_uni))))
		(_sig (_int n325 -1 0 6458(_arch(_uni))))
		(_sig (_int PS_vivaz_state_1 -1 0 6459(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2 -1 0 6460(_arch(_uni))))
		(_sig (_int n301 -1 0 6461(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_17_0 -1 0 6462(_arch(_uni))))
		(_sig (_int clk_c -1 0 6463(_arch(_uni))))
		(_sig (_int n305 -1 0 6464(_arch(_uni))))
		(_sig (_int clk_c_enable_19 -1 0 6465(_arch(_uni))))
		(_sig (_int n324 -1 0 6466(_arch(_uni))))
		(_sig (_int clk_c_enable_1 -1 0 6467(_arch(_uni))))
		(_sig (_int busy_c -1 0 6468(_arch(_uni))))
		(_sig (_int payload_c_1 -1 0 6469(_arch(_uni))))
		(_sig (_int payload_c_2 -1 0 6470(_arch(_uni))))
		(_sig (_int lcd_bus_c_2 -1 0 6471(_arch(_uni))))
		(_sig (_int lcd_bus_c_1 -1 0 6472(_arch(_uni))))
		(_sig (_int payload_c_3 -1 0 6473(_arch(_uni))))
		(_sig (_int payload_c_4 -1 0 6474(_arch(_uni))))
		(_sig (_int lcd_bus_c_4 -1 0 6475(_arch(_uni))))
		(_sig (_int lcd_bus_c_3 -1 0 6476(_arch(_uni))))
		(_sig (_int payload_c_5 -1 0 6477(_arch(_uni))))
		(_sig (_int payload_c_6 -1 0 6478(_arch(_uni))))
		(_sig (_int lcd_bus_c_6 -1 0 6479(_arch(_uni))))
		(_sig (_int lcd_bus_c_5 -1 0 6480(_arch(_uni))))
		(_sig (_int payload_c_7 -1 0 6481(_arch(_uni))))
		(_sig (_int payload_c_8 -1 0 6482(_arch(_uni))))
		(_sig (_int lcd_bus_c_8 -1 0 6483(_arch(_uni))))
		(_sig (_int lcd_bus_c_7 -1 0 6484(_arch(_uni))))
		(_sig (_int data1Command0_c -1 0 6485(_arch(_uni))))
		(_sig (_int clk_c_enable_2 -1 0 6486(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 6487(_arch(_uni))))
		(_sig (_int lcd_write_N_23 -1 0 6488(_arch(_uni))))
		(_sig (_int clk_c_enable_18 -1 0 6489(_arch(_uni))))
		(_sig (_int lcd_write_c -1 0 6490(_arch(_uni))))
		(_sig (_int GND_net -1 0 6491(_arch(_uni))))
		(_sig (_int go_c -1 0 6492(_arch(_uni))))
		(_sig (_int rst_c -1 0 6493(_arch(_uni))))
		(_sig (_int payload_c_9 -1 0 6494(_arch(_uni))))
		(_sig (_int payload_c_0 -1 0 6495(_arch(_uni))))
		(_sig (_int lcd_bus_c_0 -1 0 6496(_arch(_uni))))
		(_sig (_int lcd_bus_c_9 -1 0 6497(_arch(_uni))))
		(_sig (_int payload_c_11 -1 0 6498(_arch(_uni))))
		(_sig (_int payload_c_10 -1 0 6499(_arch(_uni))))
		(_sig (_int lcd_bus_c_10 -1 0 6500(_arch(_uni))))
		(_sig (_int lcd_bus_c_11 -1 0 6501(_arch(_uni))))
		(_sig (_int payload_c_12 -1 0 6502(_arch(_uni))))
		(_sig (_int payload_c_13 -1 0 6503(_arch(_uni))))
		(_sig (_int lcd_bus_c_13 -1 0 6504(_arch(_uni))))
		(_sig (_int lcd_bus_c_12 -1 0 6505(_arch(_uni))))
		(_sig (_int payload_c_14 -1 0 6506(_arch(_uni))))
		(_sig (_int payload_c_15 -1 0 6507(_arch(_uni))))
		(_sig (_int lcd_bus_c_15 -1 0 6508(_arch(_uni))))
		(_sig (_int lcd_bus_c_14 -1 0 6509(_arch(_uni))))
		(_sig (_int VCCI -1 0 6510(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 381 0 structure_con
(_configuration VHDL (structure_con 0 6845 (lcd_sender))
	(_version vc6)
	(_time 1463574054268 2016.05.18 14:20:54)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f7f3fca6f4a1a1e0f2f4e4aca2f0f2f0f5f1f2f2a1)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2576          1463574114840 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463574114841 2016.05.18 14:21:54)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code 9693979995c0c18196c384ccc290c39095909e9192)
	(_ent
		(_time 1463573151723)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_reset -1 0 40(_ent (_out))))
				(_port (_int lcd_rs -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 61(_comp lcd_sender)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_sender)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 46(_arch(_uni))))
		(_sig (_int lcd_write -1 0 47(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int go -1 0 50(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 51(_arch(_uni))))
		(_sig (_int busy -1 0 52(_arch(_uni))))
		(_sig (_int payload 2 0 53(_arch(_uni))))
		(_sig (_int clk_sig -1 0 56(_arch(_uni((i 2))))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_trgt(9))(_sens(9)))))
			(tb(_arch 1 0 78(_prcs (_wait_for)(_trgt(0)(5)(6)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
V 000050 55 1702          1463590927544 Structure
(_unit VHDL (lut4 0 17(structure 0 25))
	(_version vc6)
	(_time 1463590927560 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 693e6f68653f397a6c6d2a323d6e6d6a6d6f3a6e6c)
	(_ent
		(_time 1463573150553)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 27(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001111001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001111001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 18(_ent(_in))))
		(_port (_int B -1 0 18(_ent(_in))))
		(_port (_int C -1 0 18(_ent(_in))))
		(_port (_int D -1 0 18(_ent(_in))))
		(_port (_int Z -1 0 19(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1706          1463590927578 Structure
(_unit VHDL (lut40001 0 38(structure 0 46))
	(_version vc6)
	(_time 1463590927579 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 792e7f79752f296a7c786926287a797a787f2a7e7c)
	(_ent
		(_time 1463573150559)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 48(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110101000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110101000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 39(_ent(_in))))
		(_port (_int B -1 0 39(_ent(_in))))
		(_port (_int C -1 0 39(_ent(_in))))
		(_port (_int D -1 0 39(_ent(_in))))
		(_port (_int Z -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1907          1463590927594 Structure
(_unit VHDL (vmuxregsre 0 59(structure 0 68))
	(_version vc6)
	(_time 1463590927595 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 88dedb86d4ded99f818c9ad2dc8e8f8f8b8f8a8e8d)
	(_ent
		(_time 1463573150569)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 70(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int D1 -1 0 60(_ent(_in))))
		(_port (_int SD -1 0 60(_ent(_in))))
		(_port (_int SP -1 0 61(_ent(_in))))
		(_port (_int CK -1 0 61(_ent(_in))))
		(_port (_int LSR -1 0 61(_ent(_in))))
		(_port (_int Q -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 839           1463590927610 Structure
(_unit VHDL (vcc 0 81(structure 0 88))
	(_version vc6)
	(_time 1463590927611 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 98cecb9793cfcf8f9f9e8bc2ca9f9e9e9b9e9b9f9e)
	(_ent
		(_time 1463573150575)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 90(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 82(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 843           1463590927616 Structure
(_unit VHDL (gnd 0 100(structure 0 107))
	(_version vc6)
	(_time 1463590927617 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 98cfca97c5cfc88e9e9eddc2cd9e9f9ecd9e9c9e9f)
	(_ent
		(_time 1463573150584)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 109(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 101(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1921          1463590927625 Structure
(_unit VHDL (vmuxregsre0002 0 119(structure 0 128))
	(_version vc6)
	(_time 1463590927626 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a7f1f4f0f4f1f6b0aea3b5fdf3a1a0a0a4a0a5a1a2)
	(_ent
		(_time 1463573150590)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 130(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 120(_ent(_in))))
		(_port (_int D1 -1 0 120(_ent(_in))))
		(_port (_int SD -1 0 120(_ent(_in))))
		(_port (_int SP -1 0 121(_ent(_in))))
		(_port (_int CK -1 0 121(_ent(_in))))
		(_port (_int LSR -1 0 121(_ent(_in))))
		(_port (_int Q -1 0 122(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 10717         1463590927700 Structure
(_unit VHDL (slice_0 0 141(structure 0 191))
	(_version vc6)
	(_time 1463590927701 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f5a3a3a5a3a2a8e3f6f2f0a5b3aaa4f2f6f3a6f3fcf3f6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463574053270)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 216(_ent (_in))))
				(_port (_int B -5 0 216(_ent (_in))))
				(_port (_int C -5 0 216(_ent (_in))))
				(_port (_int D -5 0 216(_ent (_in))))
				(_port (_int Z -5 0 217(_ent (_out))))
			)
		)
		(lut40001
			(_object
				(_port (_int A -5 0 220(_ent (_in))))
				(_port (_int B -5 0 220(_ent (_in))))
				(_port (_int C -5 0 220(_ent (_in))))
				(_port (_int D -5 0 220(_ent (_in))))
				(_port (_int Z -5 0 221(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 224(_ent (_in))))
				(_port (_int D1 -5 0 224(_ent (_in))))
				(_port (_int SD -5 0 224(_ent (_in))))
				(_port (_int SP -5 0 225(_ent (_in))))
				(_port (_int CK -5 0 225(_ent (_in))))
				(_port (_int LSR -5 0 225(_ent (_in))))
				(_port (_int Q -5 0 226(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 229(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 232(_ent (_out))))
			)
		)
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 235(_ent (_in))))
				(_port (_int D1 -5 0 235(_ent (_in))))
				(_port (_int SD -5 0 235(_ent (_in))))
				(_port (_int SP -5 0 236(_ent (_in))))
				(_port (_int CK -5 0 236(_ent (_in))))
				(_port (_int LSR -5 0 236(_ent (_in))))
				(_port (_int Q -5 0 237(_ent (_out))))
			)
		)
	)
	(_inst i19_4_lut 0 240(_comp lut4)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst PS_vivaz_state_2_I_0_33_Mux_0_i7_4_lut 0 242(_comp lut40001)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40001)
		)
	)
	(_inst PS_vivaz_state_i1 0 244(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 247(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 249(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst PS_vivaz_state_i0 0 251(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_block WireDelay 0 256
		(_object
			(_prcs
				(line__258(_arch 0 0 258(_procedure_call (_trgt(15))(_sens(0)))))
				(line__259(_arch 1 0 259(_procedure_call (_trgt(16))(_sens(1)))))
				(line__260(_arch 2 0 260(_procedure_call (_trgt(17))(_sens(2)))))
				(line__261(_arch 3 0 261(_procedure_call (_trgt(18))(_sens(3)))))
				(line__262(_arch 4 0 262(_procedure_call (_trgt(19))(_sens(4)))))
				(line__263(_arch 5 0 263(_procedure_call (_trgt(20))(_sens(5)))))
				(line__264(_arch 6 0 264(_procedure_call (_trgt(21))(_sens(6)))))
				(line__265(_arch 7 0 265(_procedure_call (_trgt(22))(_sens(7)))))
				(line__266(_arch 8 0 266(_procedure_call (_trgt(23))(_sens(8)))))
				(line__267(_arch 9 0 267(_procedure_call (_trgt(25))(_sens(9)))))
				(line__268(_arch 10 0 268(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 272
		(_object
			(_prcs
				(line__274(_arch 11 0 274(_procedure_call (_trgt(24))(_sens(23)))))
				(line__275(_arch 12 0 275(_procedure_call (_trgt(26))(_sens(25)))))
				(line__276(_arch 13 0 276(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 144 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 145 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 146 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 147(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 147(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_D1 -3 0 149(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 150(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 151(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 152(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 153(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 154(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 155(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 156(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 164(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 165(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 167(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 168(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 169(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 170 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 171 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 172 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 173 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 174 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 175 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 176 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 177 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 178 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 179 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 181(_ent(_in))))
		(_port (_int C1 -5 0 181(_ent(_in))))
		(_port (_int B1 -5 0 181(_ent(_in))))
		(_port (_int A1 -5 0 182(_ent(_in))))
		(_port (_int D0 -5 0 182(_ent(_in))))
		(_port (_int C0 -5 0 182(_ent(_in))))
		(_port (_int B0 -5 0 183(_ent(_in))))
		(_port (_int A0 -5 0 183(_ent(_in))))
		(_port (_int DI1 -5 0 183(_ent(_in))))
		(_port (_int DI0 -5 0 184(_ent(_in))))
		(_port (_int CLK -5 0 184(_ent(_in))))
		(_port (_int F0 -5 0 184(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 185(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 185(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 185(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 194(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 195(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 196(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 198(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 199(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 200(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 201(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 202(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 203(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 204(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 205(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 206(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 207(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 208(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 209(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 210(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 211(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 213(_arch(_uni))))
		(_sig (_int GNDI -5 0 214(_arch(_uni))))
		(_var (_int F0_zd -5 0 282(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 283(_prcs 0)))
		(_var (_int Q0_zd -5 0 284(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 285(_prcs 0)))
		(_var (_int F1_zd -5 0 286(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 287(_prcs 0)))
		(_var (_int Q1_zd -5 0 288(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 289(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 291(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 292(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 293(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 294(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 295(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 296(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 279(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
V 000050 55 1714          1463590927719 Structure
(_unit VHDL (lut40003 0 414(structure 0 422))
	(_version vc6)
	(_time 1463590927720 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 05520002055355160004155a540605060603560200)
	(_ent
		(_time 1463573150615)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 424(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000001100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000001100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 415(_ent(_in))))
		(_port (_int B -1 0 415(_ent(_in))))
		(_port (_int C -1 0 415(_ent(_in))))
		(_port (_int D -1 0 415(_ent(_in))))
		(_port (_int Z -1 0 416(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463590927725 Structure
(_unit VHDL (lut40004 0 435(structure 0 443))
	(_version vc6)
	(_time 1463590927726 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 05520002055355160004155a540605060103560200)
	(_ent
		(_time 1463573150621)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 445(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 436(_ent(_in))))
		(_port (_int B -1 0 436(_ent(_in))))
		(_port (_int C -1 0 436(_ent(_in))))
		(_port (_int D -1 0 436(_ent(_in))))
		(_port (_int Z -1 0 437(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8473          1463590927734 Structure
(_unit VHDL (slice_1 0 456(structure 0 496))
	(_version vc6)
	(_time 1463590927735 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 15434012434248034546004c12161412161346131c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463590927732)
	)
	(_vital vital_level0)
	(_comp
		(lut40003
			(_object
				(_port (_int A -5 0 527(_ent (_in))))
				(_port (_int B -5 0 527(_ent (_in))))
				(_port (_int C -5 0 527(_ent (_in))))
				(_port (_int D -5 0 527(_ent (_in))))
				(_port (_int Z -5 0 528(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 524(_ent (_out))))
			)
		)
		(lut40004
			(_object
				(_port (_int A -5 0 531(_ent (_in))))
				(_port (_int B -5 0 531(_ent (_in))))
				(_port (_int C -5 0 531(_ent (_in))))
				(_port (_int D -5 0 531(_ent (_in))))
				(_port (_int Z -5 0 532(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 516(_ent (_in))))
				(_port (_int D1 -5 0 516(_ent (_in))))
				(_port (_int SD -5 0 516(_ent (_in))))
				(_port (_int SP -5 0 517(_ent (_in))))
				(_port (_int CK -5 0 517(_ent (_in))))
				(_port (_int LSR -5 0 517(_ent (_in))))
				(_port (_int Q -5 0 518(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 521(_ent (_out))))
			)
		)
	)
	(_inst i271_3_lut 0 535(_comp lut40003)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40003)
		)
	)
	(_inst DRIVEGND 0 537(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i19_2_lut_3_lut 0 539(_comp lut40004)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40004)
		)
	)
	(_inst PS_vivaz_state_i2 0 541(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 544(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 548
		(_object
			(_prcs
				(line__550(_arch 0 0 550(_procedure_call (_trgt(11))(_sens(0)))))
				(line__551(_arch 1 0 551(_procedure_call (_trgt(12))(_sens(1)))))
				(line__552(_arch 2 0 552(_procedure_call (_trgt(13))(_sens(2)))))
				(line__553(_arch 3 0 553(_procedure_call (_trgt(14))(_sens(3)))))
				(line__554(_arch 4 0 554(_procedure_call (_trgt(15))(_sens(4)))))
				(line__555(_arch 5 0 555(_procedure_call (_trgt(16))(_sens(5)))))
				(line__556(_arch 6 0 556(_procedure_call (_trgt(17))(_sens(6)))))
				(line__557(_arch 7 0 557(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 561
		(_object
			(_prcs
				(line__563(_arch 8 0 563(_procedure_call (_trgt(18))(_sens(17)))))
				(line__564(_arch 9 0 564(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 459 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 460 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 461 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 462(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 462(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_D1 -3 0 464(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 465(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 466(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 467(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 468(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 469(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 470(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 471(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 472(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 473(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 474(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 475(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 476(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 477(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 478(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 479 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 480 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 481 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 482 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 483 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 484 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 485 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 487(_ent(_in))))
		(_port (_int C1 -5 0 487(_ent(_in))))
		(_port (_int B1 -5 0 487(_ent(_in))))
		(_port (_int D0 -5 0 488(_ent(_in))))
		(_port (_int C0 -5 0 488(_ent(_in))))
		(_port (_int A0 -5 0 488(_ent(_in))))
		(_port (_int DI0 -5 0 489(_ent(_in))))
		(_port (_int CLK -5 0 489(_ent(_in))))
		(_port (_int F0 -5 0 489(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 490(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 490(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 499(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 500(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 501(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 502(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 503(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 504(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 505(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 506(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 507(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 508(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 509(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 510(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 511(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 513(_arch(_uni))))
		(_sig (_int VCCI -5 0 514(_arch(_uni))))
		(_var (_int F0_zd -5 0 569(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 570(_prcs 0)))
		(_var (_int Q0_zd -5 0 571(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 572(_prcs 0)))
		(_var (_int F1_zd -5 0 573(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 574(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 576(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 577(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 578(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 579(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 567(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
V 000050 55 1714          1463590927750 Structure
(_unit VHDL (lut40005 0 665(structure 0 673))
	(_version vc6)
	(_time 1463590927751 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 24732121257274372125347b752724272122772321)
	(_ent
		(_time 1463573150637)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 675(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001100110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001100110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 666(_ent(_in))))
		(_port (_int B -1 0 666(_ent(_in))))
		(_port (_int C -1 0 666(_ent(_in))))
		(_port (_int D -1 0 666(_ent(_in))))
		(_port (_int Z -1 0 667(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 6950          1463590927766 Structure
(_unit VHDL (slice_2 0 686(structure 0 718))
	(_version vc6)
	(_time 1463590927767 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 34626131636369226534216d33373633373267323d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463590927764)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 745(_ent (_in))))
				(_port (_int B -5 0 745(_ent (_in))))
				(_port (_int C -5 0 745(_ent (_in))))
				(_port (_int D -5 0 745(_ent (_in))))
				(_port (_int Z -5 0 746(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 742(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 734(_ent (_in))))
				(_port (_int D1 -5 0 734(_ent (_in))))
				(_port (_int SD -5 0 734(_ent (_in))))
				(_port (_int SP -5 0 735(_ent (_in))))
				(_port (_int CK -5 0 735(_ent (_in))))
				(_port (_int LSR -5 0 735(_ent (_in))))
				(_port (_int Q -5 0 736(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 739(_ent (_out))))
			)
		)
	)
	(_inst i94_1_lut_rep_5 0 749(_comp lut40005)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 751(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst busy_28 0 753(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 756(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 760
		(_object
			(_prcs
				(line__762(_arch 0 0 762(_procedure_call (_trgt(6))(_sens(0)))))
				(line__763(_arch 1 0 763(_procedure_call (_trgt(7))(_sens(1)))))
				(line__764(_arch 2 0 764(_procedure_call (_trgt(9))(_sens(2)))))
				(line__765(_arch 3 0 765(_procedure_call (_trgt(11))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 769
		(_object
			(_prcs
				(line__771(_arch 4 0 771(_procedure_call (_trgt(8))(_sens(7)))))
				(line__772(_arch 5 0 772(_procedure_call (_trgt(10))(_sens(9)))))
				(line__773(_arch 6 0 773(_procedure_call (_trgt(12))(_sens(11)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 689 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 690 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 691 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 692(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 692(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_B0 -3 0 694(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 695(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 699(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 700 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 701 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 702 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 703 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 709 \0 ns\ (_ent((ns 0)))))
		(_port (_int B0 -5 0 711(_ent(_in))))
		(_port (_int DI0 -5 0 711(_ent(_in))))
		(_port (_int CE -5 0 711(_ent(_in))))
		(_port (_int CLK -5 0 712(_ent(_in))))
		(_port (_int F0 -5 0 712(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 712(_ent(_out)(_param_out))))
		(_sig (_int B0_ipd -5 0 721(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 722(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 723(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 724(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 725(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 726(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 727(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 728(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 729(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 731(_arch(_uni))))
		(_sig (_int VCCI -5 0 732(_arch(_uni))))
		(_var (_int F0_zd -5 0 777(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 778(_prcs 0)))
		(_var (_int Q0_zd -5 0 779(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 780(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 782(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 783(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 784(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 785(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 786(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 787(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 776(_prcs (_simple)(_trgt(4)(5))(_sens(6)(8)(10)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
V 000050 55 7192          1463590927781 Structure
(_unit VHDL (slice_4 0 871(structure 0 906))
	(_version vc6)
	(_time 1463590927782 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4315164113141e551316561a44404744404510454a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150709)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 923(_ent (_in))))
				(_port (_int D1 -5 0 923(_ent (_in))))
				(_port (_int SD -5 0 923(_ent (_in))))
				(_port (_int SP -5 0 924(_ent (_in))))
				(_port (_int CK -5 0 924(_ent (_in))))
				(_port (_int LSR -5 0 924(_ent (_in))))
				(_port (_int Q -5 0 925(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 928(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 931(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i2 0 934(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 937(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 939(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i3 0 941(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 946
		(_object
			(_prcs
				(line__948(_arch 0 0 948(_procedure_call (_trgt(6))(_sens(0)))))
				(line__949(_arch 1 0 949(_procedure_call (_trgt(8))(_sens(1)))))
				(line__950(_arch 2 0 950(_procedure_call (_trgt(10))(_sens(2)))))
				(line__951(_arch 3 0 951(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 955
		(_object
			(_prcs
				(line__957(_arch 4 0 957(_procedure_call (_trgt(7))(_sens(6)))))
				(line__958(_arch 5 0 958(_procedure_call (_trgt(9))(_sens(8)))))
				(line__959(_arch 6 0 959(_procedure_call (_trgt(11))(_sens(10)))))
				(line__960(_arch 7 0 960(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 874 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 875 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 876 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 877(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 877(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_M1 -3 0 879(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 880(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 881(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 882(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 883(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 884(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 885 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 886 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 887 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 888 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 889 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 890 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 891 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 892 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 893 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 894 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 895 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 896 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 897 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 899(_ent(_in))))
		(_port (_int M0 -5 0 899(_ent(_in))))
		(_port (_int CE -5 0 899(_ent(_in))))
		(_port (_int CLK -5 0 900(_ent(_in))))
		(_port (_int Q0 -5 0 900(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 900(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 909(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 910(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 911(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 912(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 913(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 914(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 915(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 916(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 917(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 918(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 920(_arch(_uni))))
		(_sig (_int GNDI -5 0 921(_arch(_uni))))
		(_var (_int Q0_zd -5 0 964(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 965(_prcs 0)))
		(_var (_int Q1_zd -5 0 966(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 967(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 969(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 970(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 971(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 972(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 973(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 974(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 975(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 976(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 963(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7280          1463590927787 Structure
(_unit VHDL (slice_5 0 1078(structure 0 1113))
	(_version vc6)
	(_time 1463590927794 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 5305065003040e450306460a54505654505500555a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150725)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1130(_ent (_in))))
				(_port (_int D1 -5 0 1130(_ent (_in))))
				(_port (_int SD -5 0 1130(_ent (_in))))
				(_port (_int SP -5 0 1131(_ent (_in))))
				(_port (_int CK -5 0 1131(_ent (_in))))
				(_port (_int LSR -5 0 1131(_ent (_in))))
				(_port (_int Q -5 0 1132(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1135(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1138(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i4 0 1141(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1144(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1146(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i5 0 1148(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1153
		(_object
			(_prcs
				(line__1155(_arch 0 0 1155(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1156(_arch 1 0 1156(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1157(_arch 2 0 1157(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1158(_arch 3 0 1158(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1162
		(_object
			(_prcs
				(line__1164(_arch 4 0 1164(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1165(_arch 5 0 1165(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1166(_arch 6 0 1166(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1167(_arch 7 0 1167(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1081 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1082 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1083 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1084(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1084(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_M1 -3 0 1086(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1087(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1088(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1089(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1090(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1091(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1092 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1093 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1094 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1095 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1096 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1097 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1098 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1099 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1100 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1101 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1102 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1103 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1104 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1106(_ent(_in))))
		(_port (_int M0 -5 0 1106(_ent(_in))))
		(_port (_int CE -5 0 1106(_ent(_in))))
		(_port (_int CLK -5 0 1107(_ent(_in))))
		(_port (_int Q0 -5 0 1107(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1107(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1116(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1117(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1118(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1119(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1120(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1121(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1122(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1123(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1124(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1125(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1127(_arch(_uni))))
		(_sig (_int GNDI -5 0 1128(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1171(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1172(_prcs 0)))
		(_var (_int Q1_zd -5 0 1173(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1174(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1176(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1177(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1178(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1179(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1180(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1181(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1182(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1183(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1170(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7280          1463590927810 Structure
(_unit VHDL (slice_6 0 1285(structure 0 1320))
	(_version vc6)
	(_time 1463590927811 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6335366333343e753336763a64606564606530656a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150740)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1337(_ent (_in))))
				(_port (_int D1 -5 0 1337(_ent (_in))))
				(_port (_int SD -5 0 1337(_ent (_in))))
				(_port (_int SP -5 0 1338(_ent (_in))))
				(_port (_int CK -5 0 1338(_ent (_in))))
				(_port (_int LSR -5 0 1338(_ent (_in))))
				(_port (_int Q -5 0 1339(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1342(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1345(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i6 0 1348(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1351(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1353(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i7 0 1355(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1360
		(_object
			(_prcs
				(line__1362(_arch 0 0 1362(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1363(_arch 1 0 1363(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1364(_arch 2 0 1364(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1365(_arch 3 0 1365(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1369
		(_object
			(_prcs
				(line__1371(_arch 4 0 1371(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1372(_arch 5 0 1372(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1373(_arch 6 0 1373(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1374(_arch 7 0 1374(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1288 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1289 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1290 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1291(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1291(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_M1 -3 0 1293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1294(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1295(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1296(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1297(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1298(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1299 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1300 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1301 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1302 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1303 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1304 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1305 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1306 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1307 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1308 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1309 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1310 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1311 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1313(_ent(_in))))
		(_port (_int M0 -5 0 1313(_ent(_in))))
		(_port (_int CE -5 0 1313(_ent(_in))))
		(_port (_int CLK -5 0 1314(_ent(_in))))
		(_port (_int Q0 -5 0 1314(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1314(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1323(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1324(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1325(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1326(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1327(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1328(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1329(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1330(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1331(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1332(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1334(_arch(_uni))))
		(_sig (_int GNDI -5 0 1335(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1378(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1379(_prcs 0)))
		(_var (_int Q1_zd -5 0 1380(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1381(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1383(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1384(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1385(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1386(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1387(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1388(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1389(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1390(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1377(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7280          1463590927828 Structure
(_unit VHDL (slice_7 0 1492(structure 0 1527))
	(_version vc6)
	(_time 1463590927829 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7224277323252f642227672b75717575717421747b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150756)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1544(_ent (_in))))
				(_port (_int D1 -5 0 1544(_ent (_in))))
				(_port (_int SD -5 0 1544(_ent (_in))))
				(_port (_int SP -5 0 1545(_ent (_in))))
				(_port (_int CK -5 0 1545(_ent (_in))))
				(_port (_int LSR -5 0 1545(_ent (_in))))
				(_port (_int Q -5 0 1546(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1549(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1552(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i8 0 1555(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1558(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1560(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i9 0 1562(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 1567
		(_object
			(_prcs
				(line__1569(_arch 0 0 1569(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1570(_arch 1 0 1570(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1571(_arch 2 0 1571(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1572(_arch 3 0 1572(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1576
		(_object
			(_prcs
				(line__1578(_arch 4 0 1578(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1579(_arch 5 0 1579(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1580(_arch 6 0 1580(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1581(_arch 7 0 1581(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1495 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1496 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1497 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1498(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1498(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_M1 -3 0 1500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 1501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1505(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 1507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 1508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 1509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1518 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 1520(_ent(_in))))
		(_port (_int M0 -5 0 1520(_ent(_in))))
		(_port (_int CE -5 0 1520(_ent(_in))))
		(_port (_int CLK -5 0 1521(_ent(_in))))
		(_port (_int Q0 -5 0 1521(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1521(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 1530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 1531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 1532(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1533(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1534(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1535(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1536(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1537(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1538(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1539(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1541(_arch(_uni))))
		(_sig (_int GNDI -5 0 1542(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1585(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1586(_prcs 0)))
		(_var (_int Q1_zd -5 0 1587(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1588(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 1590(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 1591(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1592(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1593(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1594(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1595(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1596(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1597(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1584(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 6039          1463590927844 Structure
(_unit VHDL (slice_11 0 1699(structure 0 1729))
	(_version vc6)
	(_time 1463590927845 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 82d4d78cd3d5df94d08597db8581838183858184d1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150762)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1743(_ent (_in))))
				(_port (_int D1 -5 0 1743(_ent (_in))))
				(_port (_int SD -5 0 1743(_ent (_in))))
				(_port (_int SP -5 0 1744(_ent (_in))))
				(_port (_int CK -5 0 1744(_ent (_in))))
				(_port (_int LSR -5 0 1744(_ent (_in))))
				(_port (_int Q -5 0 1745(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1748(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1751(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_29 0 1754(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1757(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1759(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1763
		(_object
			(_prcs
				(line__1765(_arch 0 0 1765(_procedure_call (_trgt(4))(_sens(0)))))
				(line__1766(_arch 1 0 1766(_procedure_call (_trgt(6))(_sens(1)))))
				(line__1767(_arch 2 0 1767(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 1771
		(_object
			(_prcs
				(line__1773(_arch 3 0 1773(_procedure_call (_trgt(5))(_sens(4)))))
				(line__1774(_arch 4 0 1774(_procedure_call (_trgt(7))(_sens(6)))))
				(line__1775(_arch 5 0 1775(_procedure_call (_trgt(9))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1702 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1703 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1704 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1705(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1705(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_M0 -3 0 1707(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1710(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 1712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 1713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 1714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1716 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1717 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1718 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1719 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1720 \0 ns\ (_ent((ns 0)))))
		(_port (_int M0 -5 0 1722(_ent(_in))))
		(_port (_int CE -5 0 1722(_ent(_in))))
		(_port (_int CLK -5 0 1722(_ent(_in))))
		(_port (_int Q0 -5 0 1723(_ent(_out)(_param_out))))
		(_sig (_int M0_ipd -5 0 1732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 1733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1734(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1737(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 1738(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1740(_arch(_uni))))
		(_sig (_int GNDI -5 0 1741(_arch(_uni))))
		(_var (_int Q0_zd -5 0 1779(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1780(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 1782(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 1783(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1784(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1785(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1786(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1787(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 1778(_prcs (_simple)(_trgt(3))(_sens(5)(7)(9)(10))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 1722          1463590927859 Structure
(_unit VHDL (lut40006 0 1863(structure 0 1871))
	(_version vc6)
	(_time 1463590927860 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 91c6949f95c7c182949081cec09291929797c29694)
	(_ent
		(_time 1463573150771)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 1873(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1864(_ent(_in))))
		(_port (_int B -1 0 1864(_ent(_in))))
		(_port (_int C -1 0 1864(_ent(_in))))
		(_port (_int D -1 0 1864(_ent(_in))))
		(_port (_int Z -1 0 1865(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7364          1463590927865 Structure
(_unit VHDL (slice_12 0 1884(structure 0 1919))
	(_version vc6)
	(_time 1463590927866 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 91c7c49ec3c6cc87c0c184c89692909293969297c2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463590927863)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 1947(_ent (_in))))
				(_port (_int B -5 0 1947(_ent (_in))))
				(_port (_int C -5 0 1947(_ent (_in))))
				(_port (_int D -5 0 1947(_ent (_in))))
				(_port (_int Z -5 0 1948(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1944(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1936(_ent (_in))))
				(_port (_int D1 -5 0 1936(_ent (_in))))
				(_port (_int SD -5 0 1936(_ent (_in))))
				(_port (_int SP -5 0 1937(_ent (_in))))
				(_port (_int CK -5 0 1937(_ent (_in))))
				(_port (_int LSR -5 0 1937(_ent (_in))))
				(_port (_int Q -5 0 1938(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1941(_ent (_out))))
			)
		)
	)
	(_inst i213_2_lut_2_lut 0 1951(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 1953(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_write_27 0 1955(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1958(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 1962
		(_object
			(_prcs
				(line__1964(_arch 0 0 1964(_procedure_call (_trgt(7))(_sens(0)))))
				(line__1965(_arch 1 0 1965(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1966(_arch 2 0 1966(_procedure_call (_trgt(9))(_sens(2)))))
				(line__1967(_arch 3 0 1967(_procedure_call (_trgt(11))(_sens(3)))))
				(line__1968(_arch 4 0 1968(_procedure_call (_trgt(13))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 1972
		(_object
			(_prcs
				(line__1974(_arch 5 0 1974(_procedure_call (_trgt(10))(_sens(9)))))
				(line__1975(_arch 6 0 1975(_procedure_call (_trgt(12))(_sens(11)))))
				(line__1976(_arch 7 0 1976(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1887 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1888 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1889 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1890(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1890(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_D0 -3 0 1892(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1893(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1894(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1895(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1896(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 1897(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1898(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1899(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1900 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1901 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1902 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1903 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1904 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1905 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1906 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1907 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1908 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1909 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 1911(_ent(_in))))
		(_port (_int A0 -5 0 1911(_ent(_in))))
		(_port (_int DI0 -5 0 1911(_ent(_in))))
		(_port (_int CE -5 0 1912(_ent(_in))))
		(_port (_int CLK -5 0 1912(_ent(_in))))
		(_port (_int F0 -5 0 1912(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1913(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 1922(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1923(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1924(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1925(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1926(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1927(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1928(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1929(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1930(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1931(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 1933(_arch(_uni))))
		(_sig (_int VCCI -5 0 1934(_arch(_uni))))
		(_var (_int F0_zd -5 0 1981(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1982(_prcs 0)))
		(_var (_int Q0_zd -5 0 1983(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1984(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1986(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1987(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1988(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1989(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1990(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1991(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 1979(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(10)(12)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1722          1463590927876 Structure
(_unit VHDL (lut40007 0 1884(structure 0 2086))
	(_version vc6)
	(_time 1463590927877 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a1f6a4f7a5f7f1b2a4a0b1fef0a2a1a2a6a7f2a6a4)
	(_ent
		(_time 1463573150777)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2088(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 1885(_ent(_in))))
		(_port (_int B -1 0 1885(_ent(_in))))
		(_port (_int C -1 0 1885(_ent(_in))))
		(_port (_int D -1 0 1885(_ent(_in))))
		(_port (_int Z -1 0 1886(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463590927890 Structure
(_unit VHDL (lut40008 0 2107(structure 0 2107))
	(_version vc6)
	(_time 1463590927891 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b1e6b4e4b5e7e1a2b4b0a1eee0b2b1b2b9b7e2b6b4)
	(_ent
		(_time 1463573150793)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2109(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000100011001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000100011001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2108(_ent(_in))))
		(_port (_int B -1 0 2108(_ent(_in))))
		(_port (_int C -1 0 2108(_ent(_in))))
		(_port (_int D -1 0 2108(_ent(_in))))
		(_port (_int Z -1 0 2109(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 10868         1463590927906 Structure
(_unit VHDL (slice_13 0 2120(structure 0 2172))
	(_version vc6)
	(_time 1463590927907 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c096959593979dd6c3c7c491869f90c3c3c7c3c693c6c9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463590927904)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -5 0 2209(_ent (_in))))
				(_port (_int B -5 0 2209(_ent (_in))))
				(_port (_int C -5 0 2209(_ent (_in))))
				(_port (_int D -5 0 2209(_ent (_in))))
				(_port (_int Z -5 0 2210(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2206(_ent (_out))))
			)
		)
		(lut40008
			(_object
				(_port (_int A -5 0 2213(_ent (_in))))
				(_port (_int B -5 0 2213(_ent (_in))))
				(_port (_int C -5 0 2213(_ent (_in))))
				(_port (_int D -5 0 2213(_ent (_in))))
				(_port (_int Z -5 0 2214(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2198(_ent (_in))))
				(_port (_int D1 -5 0 2198(_ent (_in))))
				(_port (_int SD -5 0 2198(_ent (_in))))
				(_port (_int SP -5 0 2199(_ent (_in))))
				(_port (_int CK -5 0 2199(_ent (_in))))
				(_port (_int LSR -5 0 2199(_ent (_in))))
				(_port (_int Q -5 0 2200(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2203(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_rep_6 0 2217(_comp lut40007)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst DRIVEGND 0 2219(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_4_lut_4_lut 0 2221(_comp lut40008)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst lcd_bus_i10 0 2223(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2226(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst lcd_bus_i1 0 2228(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2233
		(_object
			(_prcs
				(line__2235(_arch 0 0 2235(_procedure_call (_trgt(15))(_sens(0)))))
				(line__2236(_arch 1 0 2236(_procedure_call (_trgt(16))(_sens(1)))))
				(line__2237(_arch 2 0 2237(_procedure_call (_trgt(17))(_sens(2)))))
				(line__2238(_arch 3 0 2238(_procedure_call (_trgt(18))(_sens(3)))))
				(line__2239(_arch 4 0 2239(_procedure_call (_trgt(19))(_sens(4)))))
				(line__2240(_arch 5 0 2240(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2241(_arch 6 0 2241(_procedure_call (_trgt(21))(_sens(6)))))
				(line__2242(_arch 7 0 2242(_procedure_call (_trgt(22))(_sens(7)))))
				(line__2243(_arch 8 0 2243(_procedure_call (_trgt(24))(_sens(8)))))
				(line__2244(_arch 9 0 2244(_procedure_call (_trgt(26))(_sens(9)))))
				(line__2245(_arch 10 0 2245(_procedure_call (_trgt(28))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 2249
		(_object
			(_prcs
				(line__2251(_arch 11 0 2251(_procedure_call (_trgt(23))(_sens(22)))))
				(line__2252(_arch 12 0 2252(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2253(_arch 13 0 2253(_procedure_call (_trgt(27))(_sens(26)))))
				(line__2254(_arch 14 0 2254(_procedure_call (_trgt(29))(_sens(28)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2123 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2124 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2125 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2126(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2126(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_D1 -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2135(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2136(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2137(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2138(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2139(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2140(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2141(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2142(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2143(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2144(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2145(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2146(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2147(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2148 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2149 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2150 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2151 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2152 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2153 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2154 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2155 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2156 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2157 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2158 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2159 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2160 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2162(_ent(_in))))
		(_port (_int C1 -5 0 2162(_ent(_in))))
		(_port (_int A1 -5 0 2162(_ent(_in))))
		(_port (_int D0 -5 0 2163(_ent(_in))))
		(_port (_int C0 -5 0 2163(_ent(_in))))
		(_port (_int B0 -5 0 2163(_ent(_in))))
		(_port (_int A0 -5 0 2164(_ent(_in))))
		(_port (_int M1 -5 0 2164(_ent(_in))))
		(_port (_int M0 -5 0 2164(_ent(_in))))
		(_port (_int CE -5 0 2165(_ent(_in))))
		(_port (_int CLK -5 0 2165(_ent(_in))))
		(_port (_int F0 -5 0 2165(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2166(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2166(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2166(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2175(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2176(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2177(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2178(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2179(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2180(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2181(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 2182(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2183(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2184(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2185(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2186(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2187(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2188(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2189(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2190(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2191(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2192(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2193(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2195(_arch(_uni))))
		(_sig (_int VCCI -5 0 2196(_arch(_uni))))
		(_var (_int F0_zd -5 0 2259(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2260(_prcs 0)))
		(_var (_int Q0_zd -5 0 2261(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2262(_prcs 0)))
		(_var (_int F1_zd -5 0 2263(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2264(_prcs 0)))
		(_var (_int Q1_zd -5 0 2265(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2266(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2268(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2269(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2270(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2271(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2272(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2273(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2274(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2275(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 15 0 2257(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 16 -1)
)
V 000050 55 1722          1463590927935 Structure
(_unit VHDL (lut40009 0 2128(structure 0 2416))
	(_version vc6)
	(_time 1463590927936 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code df88da8c8c898fccdadecf808edcdfdcd6d98cd8da)
	(_ent
		(_time 1463573150803)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2418(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000001010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000001010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2129(_ent(_in))))
		(_port (_int B -1 0 2129(_ent(_in))))
		(_port (_int C -1 0 2129(_ent(_in))))
		(_port (_int D -1 0 2129(_ent(_in))))
		(_port (_int Z -1 0 2130(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1722          1463590927941 Structure
(_unit VHDL (lut40010 0 2437(structure 0 2437))
	(_version vc6)
	(_time 1463590927942 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code df88da8c8c898fccdadecf808edcdedcdfd98cd8da)
	(_ent
		(_time 1463573150822)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2439(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2438(_ent(_in))))
		(_port (_int B -1 0 2438(_ent(_in))))
		(_port (_int C -1 0 2438(_ent(_in))))
		(_port (_int D -1 0 2438(_ent(_in))))
		(_port (_int Z -1 0 2439(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11202         1463590927982 Structure
(_unit VHDL (slice_14 0 2479(structure 0 2505))
	(_version vc6)
	(_time 1463590927983 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0e5b0d08085953180d09090d48515e0d0a090d085d0807)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463574053576)
	)
	(_vital vital_level0)
	(_comp
		(lut40009
			(_object
				(_port (_int A -5 0 2543(_ent (_in))))
				(_port (_int B -5 0 2543(_ent (_in))))
				(_port (_int C -5 0 2543(_ent (_in))))
				(_port (_int D -5 0 2543(_ent (_in))))
				(_port (_int Z -5 0 2544(_ent (_out))))
			)
		)
		(lut40010
			(_object
				(_port (_int A -5 0 2547(_ent (_in))))
				(_port (_int B -5 0 2547(_ent (_in))))
				(_port (_int C -5 0 2547(_ent (_in))))
				(_port (_int D -5 0 2547(_ent (_in))))
				(_port (_int Z -5 0 2548(_ent (_out))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2532(_ent (_in))))
				(_port (_int D1 -5 0 2532(_ent (_in))))
				(_port (_int SD -5 0 2532(_ent (_in))))
				(_port (_int SP -5 0 2533(_ent (_in))))
				(_port (_int CK -5 0 2533(_ent (_in))))
				(_port (_int LSR -5 0 2533(_ent (_in))))
				(_port (_int Q -5 0 2534(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2537(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2540(_ent (_out))))
			)
		)
	)
	(_inst i1_4_lut_4_lut_adj_1 0 2551(_comp lut40009)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i2_3_lut_4_lut_4_lut 0 2553(_comp lut40010)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40010)
		)
	)
	(_inst lcd_bus_i12 0 2555(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2558(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2560(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i11 0 2562(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2567
		(_object
			(_prcs
				(line__2569(_arch 0 0 2569(_procedure_call (_trgt(16))(_sens(0)))))
				(line__2570(_arch 1 0 2570(_procedure_call (_trgt(17))(_sens(1)))))
				(line__2571(_arch 2 0 2571(_procedure_call (_trgt(18))(_sens(2)))))
				(line__2572(_arch 3 0 2572(_procedure_call (_trgt(19))(_sens(3)))))
				(line__2573(_arch 4 0 2573(_procedure_call (_trgt(20))(_sens(4)))))
				(line__2574(_arch 5 0 2574(_procedure_call (_trgt(21))(_sens(5)))))
				(line__2575(_arch 6 0 2575(_procedure_call (_trgt(22))(_sens(6)))))
				(line__2576(_arch 7 0 2576(_procedure_call (_trgt(23))(_sens(7)))))
				(line__2577(_arch 8 0 2577(_procedure_call (_trgt(24))(_sens(8)))))
				(line__2578(_arch 9 0 2578(_procedure_call (_trgt(26))(_sens(9)))))
				(line__2579(_arch 10 0 2579(_procedure_call (_trgt(28))(_sens(10)))))
				(line__2580(_arch 11 0 2580(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 2584
		(_object
			(_prcs
				(line__2586(_arch 12 0 2586(_procedure_call (_trgt(25))(_sens(24)))))
				(line__2587(_arch 13 0 2587(_procedure_call (_trgt(27))(_sens(26)))))
				(line__2588(_arch 14 0 2588(_procedure_call (_trgt(29))(_sens(28)))))
				(line__2589(_arch 15 0 2589(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2482 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2483 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2484 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2485(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2485(_ent gms(_string \"SLICE_14"\))))
		(_gen (_int tipd_D1 -3 0 2487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 2488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 2489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 2491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2495(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2496(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2497(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2498(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 2499(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 2500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 2501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2505(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2506(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2507(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2508(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2513 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2514 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2518 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2519 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2520 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2521 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 2523(_ent(_in))))
		(_port (_int C1 -5 0 2523(_ent(_in))))
		(_port (_int B1 -5 0 2523(_ent(_in))))
		(_port (_int A1 -5 0 2524(_ent(_in))))
		(_port (_int D0 -5 0 2524(_ent(_in))))
		(_port (_int C0 -5 0 2524(_ent(_in))))
		(_port (_int B0 -5 0 2525(_ent(_in))))
		(_port (_int A0 -5 0 2525(_ent(_in))))
		(_port (_int M1 -5 0 2525(_ent(_in))))
		(_port (_int M0 -5 0 2526(_ent(_in))))
		(_port (_int CE -5 0 2526(_ent(_in))))
		(_port (_int CLK -5 0 2526(_ent(_in))))
		(_port (_int F0 -5 0 2527(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2527(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2527(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2528(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 2508(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 2509(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 2510(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 2511(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 2512(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 2513(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2514(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2515(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 2516(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2517(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2518(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2519(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2520(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2521(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2522(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2523(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2524(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2525(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2526(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2527(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2529(_arch(_uni))))
		(_sig (_int GNDI -5 0 2530(_arch(_uni))))
		(_var (_int F0_zd -5 0 2595(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2596(_prcs 0)))
		(_var (_int Q0_zd -5 0 2597(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2598(_prcs 0)))
		(_var (_int F1_zd -5 0 2599(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2600(_prcs 0)))
		(_var (_int Q1_zd -5 0 2601(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2602(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2604(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2605(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2606(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2607(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2608(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2609(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2610(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2611(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 2592(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
V 000050 55 7284          1463590927997 Structure
(_unit VHDL (slice_21 0 2776(structure 0 2782))
	(_version vc6)
	(_time 1463590927998 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 1e4b1d19184943084e4b0b47191d1c1d1f191d184d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463574053608)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2799(_ent (_in))))
				(_port (_int D1 -5 0 2799(_ent (_in))))
				(_port (_int SD -5 0 2799(_ent (_in))))
				(_port (_int SP -5 0 2800(_ent (_in))))
				(_port (_int CK -5 0 2800(_ent (_in))))
				(_port (_int LSR -5 0 2800(_ent (_in))))
				(_port (_int Q -5 0 2801(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2804(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2807(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i13 0 2810(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2813(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2815(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i14 0 2817(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 2822
		(_object
			(_prcs
				(line__2824(_arch 0 0 2824(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2825(_arch 1 0 2825(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2826(_arch 2 0 2826(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2827(_arch 3 0 2827(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2831
		(_object
			(_prcs
				(line__2833(_arch 4 0 2833(_procedure_call (_trgt(7))(_sens(6)))))
				(line__2834(_arch 5 0 2834(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2835(_arch 6 0 2835(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2836(_arch 7 0 2836(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2779 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2780 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2781 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2782(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2782(_ent gms(_string \"SLICE_21"\))))
		(_gen (_int tipd_M1 -3 0 2784(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2785(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2786(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2787(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2788(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2789(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2792 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2793 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 2794 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 2795 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 2796 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2797 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2798 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2799 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2800 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2801 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2802 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 2804(_ent(_in))))
		(_port (_int M0 -5 0 2804(_ent(_in))))
		(_port (_int CE -5 0 2804(_ent(_in))))
		(_port (_int CLK -5 0 2805(_ent(_in))))
		(_port (_int Q0 -5 0 2805(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2805(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2785(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2786(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2787(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2788(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2789(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2790(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2791(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2792(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 2793(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2794(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2796(_arch(_uni))))
		(_sig (_int GNDI -5 0 2797(_arch(_uni))))
		(_var (_int Q0_zd -5 0 2840(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2841(_prcs 0)))
		(_var (_int Q1_zd -5 0 2842(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2843(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2845(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2846(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 2847(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 2848(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2849(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2850(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2851(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2852(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2839(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 7284          1463590928003 Structure
(_unit VHDL (slice_22 0 2983(structure 0 2989))
	(_version vc6)
	(_time 1463590928004 2016.05.18 19:02:07)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 1e4b1d19184943084e4b0b47191d1c1d1c191d184d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150865)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 3006(_ent (_in))))
				(_port (_int D1 -5 0 3006(_ent (_in))))
				(_port (_int SD -5 0 3006(_ent (_in))))
				(_port (_int SP -5 0 3007(_ent (_in))))
				(_port (_int CK -5 0 3007(_ent (_in))))
				(_port (_int LSR -5 0 3007(_ent (_in))))
				(_port (_int Q -5 0 3008(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3011(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3014(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_i15 0 3017(_comp vmuxregsre)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 3020(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 3022(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_bus_i16 0 3024(_comp vmuxregsre)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_block WireDelay 0 3029
		(_object
			(_prcs
				(line__3031(_arch 0 0 3031(_procedure_call (_trgt(6))(_sens(0)))))
				(line__3032(_arch 1 0 3032(_procedure_call (_trgt(8))(_sens(1)))))
				(line__3033(_arch 2 0 3033(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3034(_arch 3 0 3034(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 3038
		(_object
			(_prcs
				(line__3040(_arch 4 0 3040(_procedure_call (_trgt(7))(_sens(6)))))
				(line__3041(_arch 5 0 3041(_procedure_call (_trgt(9))(_sens(8)))))
				(line__3042(_arch 6 0 3042(_procedure_call (_trgt(11))(_sens(10)))))
				(line__3043(_arch 7 0 3043(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2986 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2987 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2988 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2989(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2989(_ent gms(_string \"SLICE_22"\))))
		(_gen (_int tipd_M1 -3 0 2991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 2992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2996(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2999 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 3000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 3001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 3002 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 3003 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 3004 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 3005 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 3006 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3007 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3008 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3009 \0 ns\ (_ent((ns 0)))))
		(_port (_int M1 -5 0 3011(_ent(_in))))
		(_port (_int M0 -5 0 3011(_ent(_in))))
		(_port (_int CE -5 0 3011(_ent(_in))))
		(_port (_int CLK -5 0 3012(_ent(_in))))
		(_port (_int Q0 -5 0 3012(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3012(_ent(_out)(_param_out))))
		(_sig (_int M1_ipd -5 0 2992(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2993(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 2994(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 2995(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2996(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2997(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2998(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2999(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int Q0_out -5 0 3000(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3001(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3003(_arch(_uni))))
		(_sig (_int GNDI -5 0 3004(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3047(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3048(_prcs 0)))
		(_var (_int Q1_zd -5 0 3049(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3050(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 3052(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 3053(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 3054(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 3055(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 3056(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 3057(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3058(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3059(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 3046(_prcs (_simple)(_trgt(4)(5))(_sens(7)(9)(11)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12369)
		(12625)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1118          1463590928015 Structure
(_unit VHDL (xo2iobuf 0 3190(structure 0 3168))
	(_version vc6)
	(_time 1463590928016 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2d7825292f7f7b3b252b6b777e2a282b2b2a252b7b)
	(_ent
		(_time 1463573150871)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 3170(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3191(_ent(_in))))
		(_port (_int T -1 0 3191(_ent(_in))))
		(_port (_int PAD -1 0 3191(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3030          1463590928031 Structure
(_unit VHDL (lcd_bus_15_b 0 3209(structure 0 3197))
	(_version vc6)
	(_time 1463590928032 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 3d696e386a6a6d286f3d2f66693a3e386b3e3c3e38)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150881)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3208(_ent (_in))))
				(_port (_int T -4 0 3208(_ent (_in))))
				(_port (_int PAD -4 0 3208(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3205(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 3211(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3213(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3217
		(_object
			(_prcs
				(line__3219(_arch 0 0 3219(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3212 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3213 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3214 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3215(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3215(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 3217(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 3218(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3220(_ent(_in))))
		(_port (_int lcdbus15 -4 0 3220(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3200(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 3201(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3203(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 3223(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 3224(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3222(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463590928037 Structure
(_unit VHDL (lcd_bus_11_b 0 3282(structure 0 3270))
	(_version vc6)
	(_time 1463590928038 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 3d696e386a6a6d286f3d2f66693a3e386b3e3c3e3c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150887)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3281(_ent (_in))))
				(_port (_int T -4 0 3281(_ent (_in))))
				(_port (_int PAD -4 0 3281(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3278(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 3284(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3286(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3290
		(_object
			(_prcs
				(line__3292(_arch 0 0 3292(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3285 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3286 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3287 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3288(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3288(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 3290(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 3291(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3293(_ent(_in))))
		(_port (_int lcdbus11 -4 0 3293(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3273(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 3274(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3276(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 3296(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 3297(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3295(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463590928046 Structure
(_unit VHDL (lcd_bus_12_b 0 3355(structure 0 3343))
	(_version vc6)
	(_time 1463590928047 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4d191e4f1a1a1d581f4d5f16194a4e481b4e4c4e4f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150896)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3354(_ent (_in))))
				(_port (_int T -4 0 3354(_ent (_in))))
				(_port (_int PAD -4 0 3354(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3351(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 3357(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3359(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3363
		(_object
			(_prcs
				(line__3365(_arch 0 0 3365(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3358 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3359 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3360 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3361(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3361(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 3363(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 3364(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3366(_ent(_in))))
		(_port (_int lcdbus12 -4 0 3366(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3346(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 3347(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3349(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 3369(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 3370(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3368(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463590928052 Structure
(_unit VHDL (lcd_bus_13_b 0 3428(structure 0 3416))
	(_version vc6)
	(_time 1463590928053 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4d191e4f1a1a1d581f4d5f16194a4e481b4e4c4e4e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150902)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3427(_ent (_in))))
				(_port (_int T -4 0 3427(_ent (_in))))
				(_port (_int PAD -4 0 3427(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3424(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 3430(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3432(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3436
		(_object
			(_prcs
				(line__3438(_arch 0 0 3438(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3431 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3432 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3433 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3434(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3434(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 3436(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 3437(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3439(_ent(_in))))
		(_port (_int lcdbus13 -4 0 3439(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3419(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 3420(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3422(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 3442(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 3443(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3441(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463590928062 Structure
(_unit VHDL (lcd_bus_14_b 0 3501(structure 0 3489))
	(_version vc6)
	(_time 1463590928063 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 5c080f5f0c0b0c490e5c4e07085b5f590a5f5d5f58)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150912)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3500(_ent (_in))))
				(_port (_int T -4 0 3500(_ent (_in))))
				(_port (_int PAD -4 0 3500(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3497(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 3503(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3505(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3509
		(_object
			(_prcs
				(line__3511(_arch 0 0 3511(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3504 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3505 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3506 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3507(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3507(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 3509(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 3510(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3512(_ent(_in))))
		(_port (_int lcdbus14 -4 0 3512(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3492(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 3493(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3495(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 3515(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 3516(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3514(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3030          1463590928078 Structure
(_unit VHDL (lcd_bus_10_b 0 3574(structure 0 3562))
	(_version vc6)
	(_time 1463590928079 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6c383f6c3c3b3c793e6c7e37386b6f693a6f6d6f6c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150918)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3573(_ent (_in))))
				(_port (_int T -4 0 3573(_ent (_in))))
				(_port (_int PAD -4 0 3573(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3570(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 3576(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3578(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3582
		(_object
			(_prcs
				(line__3584(_arch 0 0 3584(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3577 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3578 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3579 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3580(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3580(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 3582(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 3583(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3585(_ent(_in))))
		(_port (_int lcdbus10 -4 0 3585(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3565(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 3566(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3568(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 3588(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 3589(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3587(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928093 Structure
(_unit VHDL (lcd_bus_9_b 0 3647(structure 0 3635))
	(_version vc6)
	(_time 1463590928094 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b2f287a2a2c2b6e297b69202f7c787e2d78727e2d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150927)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3646(_ent (_in))))
				(_port (_int T -4 0 3646(_ent (_in))))
				(_port (_int PAD -4 0 3646(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3643(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 3649(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3651(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3655
		(_object
			(_prcs
				(line__3657(_arch 0 0 3657(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3650 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3651 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3652 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3653(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3653(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 3655(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 3656(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3658(_ent(_in))))
		(_port (_int lcdbus9 -4 0 3658(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3638(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 3639(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3641(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 3661(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 3662(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3660(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928109 Structure
(_unit VHDL (lcd_bus_8_b 0 3720(structure 0 3708))
	(_version vc6)
	(_time 1463590928110 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 8bdfd885dadcdb9ed98b99d0df8c888edd88838edd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150933)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3719(_ent (_in))))
				(_port (_int T -4 0 3719(_ent (_in))))
				(_port (_int PAD -4 0 3719(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3716(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 3722(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3724(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3728
		(_object
			(_prcs
				(line__3730(_arch 0 0 3730(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3723 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3724 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3725 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3726(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3726(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 3728(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 3729(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3731(_ent(_in))))
		(_port (_int lcdbus8 -4 0 3731(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3711(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 3712(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3714(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 3734(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 3735(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3733(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928124 Structure
(_unit VHDL (lcd_bus_7_b 0 3793(structure 0 3781))
	(_version vc6)
	(_time 1463590928125 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9bcfc894cacccb8ec99b89c0cf9c989ecd989c9ecd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150943)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3792(_ent (_in))))
				(_port (_int T -4 0 3792(_ent (_in))))
				(_port (_int PAD -4 0 3792(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3789(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 3795(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3797(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3801
		(_object
			(_prcs
				(line__3803(_arch 0 0 3803(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3796 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3797 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3798 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3799(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3799(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 3801(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 3802(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3804(_ent(_in))))
		(_port (_int lcdbus7 -4 0 3804(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3784(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 3785(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3787(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 3807(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 3808(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3806(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928138 Structure
(_unit VHDL (lcd_bus_6_b 0 3866(structure 0 3854))
	(_version vc6)
	(_time 1463590928139 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code aafef9fdf8fdfabff8aab8f1feada9affca9acaffc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150949)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3865(_ent (_in))))
				(_port (_int T -4 0 3865(_ent (_in))))
				(_port (_int PAD -4 0 3865(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3862(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 3868(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3870(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3874
		(_object
			(_prcs
				(line__3876(_arch 0 0 3876(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3869 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3870 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3871 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3872(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3872(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 3874(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 3875(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3877(_ent(_in))))
		(_port (_int lcdbus6 -4 0 3877(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3857(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 3858(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3860(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 3880(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 3881(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3879(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928144 Structure
(_unit VHDL (lcd_bus_5_b 0 3939(structure 0 3927))
	(_version vc6)
	(_time 1463590928145 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code aafef9fdf8fdfabff8aab8f1feada9affca9afaffc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150959)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 3938(_ent (_in))))
				(_port (_int T -4 0 3938(_ent (_in))))
				(_port (_int PAD -4 0 3938(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3935(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 3941(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 3943(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3947
		(_object
			(_prcs
				(line__3949(_arch 0 0 3949(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3942 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3943 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3944 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3945(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3945(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 3947(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 3948(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 3950(_ent(_in))))
		(_port (_int lcdbus5 -4 0 3950(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 3930(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 3931(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3933(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 3953(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 3954(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 3952(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928156 Structure
(_unit VHDL (lcd_bus_4_b 0 4012(structure 0 4000))
	(_version vc6)
	(_time 1463590928157 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code baeee9eee8edeaafe8baa8e1eebdb9bfecb9bebfec)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150965)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4011(_ent (_in))))
				(_port (_int T -4 0 4011(_ent (_in))))
				(_port (_int PAD -4 0 4011(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4008(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 4014(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4016(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4020
		(_object
			(_prcs
				(line__4022(_arch 0 0 4022(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4015 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4016 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4017 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4018(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4018(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 4020(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 4021(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4023(_ent(_in))))
		(_port (_int lcdbus4 -4 0 4023(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4003(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 4004(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4006(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 4026(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 4027(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4025(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928169 Structure
(_unit VHDL (lcd_bus_3_b 0 4085(structure 0 4073))
	(_version vc6)
	(_time 1463590928170 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c99d9a9cc39e99dc9bc9db929dcecacc9fcacacc9f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150974)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4084(_ent (_in))))
				(_port (_int T -4 0 4084(_ent (_in))))
				(_port (_int PAD -4 0 4084(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4081(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 4087(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4089(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4093
		(_object
			(_prcs
				(line__4095(_arch 0 0 4095(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4088 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4089 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4090 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4091(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4091(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 4093(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 4094(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4096(_ent(_in))))
		(_port (_int lcdbus3 -4 0 4096(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4076(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 4077(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4079(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 4099(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 4100(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4098(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928185 Structure
(_unit VHDL (lcd_bus_2_b 0 4158(structure 0 4146))
	(_version vc6)
	(_time 1463590928186 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d98d8a8bd38e89cc8bd9cb828ddedadc8fdadbdc8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150980)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4157(_ent (_in))))
				(_port (_int T -4 0 4157(_ent (_in))))
				(_port (_int PAD -4 0 4157(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4154(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 4160(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4162(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4166
		(_object
			(_prcs
				(line__4168(_arch 0 0 4168(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4161 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4162 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4163 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4164(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4164(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 4166(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 4167(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4169(_ent(_in))))
		(_port (_int lcdbus2 -4 0 4169(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4149(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 4150(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4152(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 4172(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 4173(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4171(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928200 Structure
(_unit VHDL (lcd_bus_1_b 0 4231(structure 0 4219))
	(_version vc6)
	(_time 1463590928201 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e9bdbabae3beb9fcbbe9fbb2bdeeeaecbfeae8ecbf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573150994)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4230(_ent (_in))))
				(_port (_int T -4 0 4230(_ent (_in))))
				(_port (_int PAD -4 0 4230(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4227(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 4233(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4235(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4239
		(_object
			(_prcs
				(line__4241(_arch 0 0 4241(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4234 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4235 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4236 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4237(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4237(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 4239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 4240(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4242(_ent(_in))))
		(_port (_int lcdbus1 -4 0 4242(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4222(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 4223(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4225(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 4245(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 4246(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4244(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3019          1463590928216 Structure
(_unit VHDL (lcd_bus_0_b 0 4304(structure 0 4292))
	(_version vc6)
	(_time 1463590928217 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f8acaba8f3afa8edaaf8eaa3acfffbfdaefbf8fdae)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151000)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4303(_ent (_in))))
				(_port (_int T -4 0 4303(_ent (_in))))
				(_port (_int PAD -4 0 4303(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4300(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 4306(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4308(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4312
		(_object
			(_prcs
				(line__4314(_arch 0 0 4314(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4307 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4308 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4309 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4310(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4310(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 4312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 4313(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4315(_ent(_in))))
		(_port (_int lcdbus0 -4 0 4315(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4295(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 4296(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4298(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 4318(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 4319(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4317(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3026          1463590928232 Structure
(_unit VHDL (lcd_writeb 0 4377(structure 0 4365))
	(_version vc6)
	(_time 1463590928233 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 085c5a0e035f581d5a091f535b0e010f0c0e0d0e0a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151009)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4376(_ent (_in))))
				(_port (_int T -4 0 4376(_ent (_in))))
				(_port (_int PAD -4 0 4376(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4373(_ent (_out))))
			)
		)
	)
	(_inst lcd_write_pad 0 4379(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwrite_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4381(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4385
		(_object
			(_prcs
				(line__4387(_arch 0 0 4387(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4381 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4382 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4383(_ent(_string \"lcd_writeB"\))))
		(_gen (_int tipd_PADDO -3 0 4385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwrite -3 0 4386(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4388(_ent(_in))))
		(_port (_int lcdwrite -4 0 4388(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4368(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwrite_out -4 0 4369(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4371(_arch(_uni))))
		(_var (_int lcdwrite_zd -4 0 4391(_prcs 0((i 1)))))
		(_var (_int lcdwrite_GlitchData -6 0 4392(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4390(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 1702127986)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2992          1463590928247 Structure
(_unit VHDL (lcd_rsb 0 4523(structure 0 4438))
	(_version vc6)
	(_time 1463590928248 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 17434510134047024516054c451115114411141113)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151025)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4449(_ent (_in))))
				(_port (_int T -4 0 4449(_ent (_in))))
				(_port (_int PAD -4 0 4449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4446(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 4452(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4454(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4458
		(_object
			(_prcs
				(line__4460(_arch 0 0 4460(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4526 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4527 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4528 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4529(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4529(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 4531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 4532(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4534(_ent(_in))))
		(_port (_int lcdrs -4 0 4534(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 4442(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4444(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 4464(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 4465(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4463(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463590928265 Structure
(_unit VHDL (busyb 0 4596(structure 0 4511))
	(_version vc6)
	(_time 1463590928266 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 27732422257170302a27357d7420222024202e2125)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151037)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 4522(_ent (_in))))
				(_port (_int T -4 0 4522(_ent (_in))))
				(_port (_int PAD -4 0 4522(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4519(_ent (_out))))
			)
		)
	)
	(_inst busy_pad 0 4525(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(busyS_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 4527(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4531
		(_object
			(_prcs
				(line__4533(_arch 0 0 4533(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4599 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4600 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4601 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4602(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4602(_ent(_string \"busyB"\))))
		(_gen (_int tipd_PADDO -3 0 4604(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_busyS -3 0 4605(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 4607(_ent(_in))))
		(_port (_int busyS -4 0 4607(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 4514(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int busyS_out -4 0 4515(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4517(_arch(_uni))))
		(_var (_int busyS_zd -4 0 4537(_prcs 0((i 1)))))
		(_var (_int busyS_GlitchData -6 0 4538(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4536(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2037609826 83)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1000          1463590928280 Structure
(_unit VHDL (xo2iobuf0011 0 4567(structure 0 4574))
	(_version vc6)
	(_time 1463590928281 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 37623e32666561213f31716d643032313134373437)
	(_ent
		(_time 1463590928278)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 4576(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 4568(_ent(_out))))
		(_port (_int PAD -1 0 4568(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3348          1463590928312 Structure
(_unit VHDL (clkb 0 4688(structure 0 4606))
	(_version vc6)
	(_time 1463590928313 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 56025455030150405151450c545004505450555005)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151058)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 4613(_ent (_out))))
				(_port (_int PAD -5 0 4613(_ent (_in))))
			)
		)
	)
	(_inst clk_pad 0 4616(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 4620
		(_object
			(_prcs
				(line__4622(_arch 0 0 4622(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4691 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4692 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4693 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4694(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4694(_ent(_string \"clkB"\))))
		(_gen (_int tipd_clkS -3 0 4696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_clkS_PADDI -3 0 4697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_clkS -4 0 4698 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_posedge -4 0 4699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_clkS_negedge -4 0 4700 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4702(_ent(_out)(_param_out))))
		(_port (_int clkS -5 0 4702(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4609(_arch(_uni((i 1))))))
		(_sig (_int clkS_ipd -5 0 4610(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4626(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4627(_prcs 0)))
		(_var (_int tviol_clkS_clkS -8 0 4629(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_clkS -9 0 4630(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4625(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1399549027)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3348          1463590928327 Structure
(_unit VHDL (rstb 0 4772(structure 0 4690))
	(_version vc6)
	(_time 1463590928328 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 65306664633335736263773e376261636762676266)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151068)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 4697(_ent (_out))))
				(_port (_int PAD -5 0 4697(_ent (_in))))
			)
		)
	)
	(_inst rst_pad 0 4700(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 4704
		(_object
			(_prcs
				(line__4706(_arch 0 0 4706(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4775 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4776 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4777 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4778(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4778(_ent(_string \"rstB"\))))
		(_gen (_int tipd_rstS -3 0 4780(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_rstS_PADDI -3 0 4781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_rstS -4 0 4782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_posedge -4 0 4783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_rstS_negedge -4 0 4784 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4786(_ent(_out)(_param_out))))
		(_port (_int rstS -5 0 4786(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4693(_arch(_uni((i 1))))))
		(_sig (_int rstS_ipd -5 0 4694(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4710(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4711(_prcs 0)))
		(_var (_int tviol_rstS_rstS -8 0 4713(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_rstS -9 0 4714(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4709(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1400140658)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3331          1463590928333 Structure
(_unit VHDL (gob 0 4856(structure 0 4774))
	(_version vc6)
	(_time 1463590928334 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 65316365363233736762233f366362633363676362)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151074)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 4781(_ent (_out))))
				(_port (_int PAD -5 0 4781(_ent (_in))))
			)
		)
	)
	(_inst go_pad 0 4784(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(goS_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 4788
		(_object
			(_prcs
				(line__4790(_arch 0 0 4790(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4859 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4860 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4861 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4862(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4862(_ent(_string \"goB"\))))
		(_gen (_int tipd_goS -3 0 4864(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_goS_PADDI -3 0 4865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_goS -4 0 4866 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_posedge -4 0 4867 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_goS_negedge -4 0 4868 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4870(_ent(_out)(_param_out))))
		(_port (_int goS -5 0 4870(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4777(_arch(_uni((i 1))))))
		(_sig (_int goS_ipd -5 0 4778(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4794(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4795(_prcs 0)))
		(_var (_int tviol_goS_goS -8 0 4797(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_goS -9 0 4798(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4793(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5468007)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3516          1463590928343 Structure
(_unit VHDL (data1command0b 0 4940(structure 0 4858))
	(_version vc6)
	(_time 1463590928344 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 75217074712325637177642f277323732173217374)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151085)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 4865(_ent (_out))))
				(_port (_int PAD -5 0 4865(_ent (_in))))
			)
		)
	)
	(_inst data1Command0_pad 0 4868(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(data1Command0S_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 4872
		(_object
			(_prcs
				(line__4874(_arch 0 0 4874(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4943 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4944 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4945 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4946(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4946(_ent(_string \"data1Command0B"\))))
		(_gen (_int tipd_data1Command0S -3 0 4948(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_data1Command0S_PADDI -3 0 4949(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_data1Command0S -4 0 4950 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_posedge -4 0 4951 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_data1Command0S_negedge -4 0 4952 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 4954(_ent(_out)(_param_out))))
		(_port (_int data1Command0S -5 0 4954(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4861(_arch(_uni((i 1))))))
		(_sig (_int data1Command0S_ipd -5 0 4862(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4878(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4879(_prcs 0)))
		(_var (_int tviol_data1Command0S_data1Command0S -8 0 4881(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_data1Command0S -9 0 4882(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4877(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1635017060 1836008241 1684955501 21296)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463590928358 Structure
(_unit VHDL (payload_15_b 0 5024(structure 0 4942))
	(_version vc6)
	(_time 1463590928359 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 85d0848b81d3d893d382c3dfd5838180d386848680)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151091)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 4949(_ent (_out))))
				(_port (_int PAD -5 0 4949(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_15 0 4952(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload15_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 4956
		(_object
			(_prcs
				(line__4958(_arch 0 0 4958(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5027 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5028 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5029 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5030(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5030(_ent(_string \"payload_15_B"\))))
		(_gen (_int tipd_payload15 -3 0 5032(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload15_PADDI -3 0 5033(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload15 -4 0 5034 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_posedge -4 0 5035 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload15_negedge -4 0 5036 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5038(_ent(_out)(_param_out))))
		(_port (_int payload15 -5 0 5038(_ent(_in))))
		(_sig (_int PADDI_out -5 0 4945(_arch(_uni((i 1))))))
		(_sig (_int payload15_ipd -5 0 4946(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 4962(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 4963(_prcs 0)))
		(_var (_int tviol_payload15_payload15 -8 0 4965(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload15 -9 0 4966(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 4961(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 53)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463590928372 Structure
(_unit VHDL (payload_14_b 0 5108(structure 0 5026))
	(_version vc6)
	(_time 1463590928373 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 94c1959b91c2c982c293d2cec4929091c297959790)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151103)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5033(_ent (_out))))
				(_port (_int PAD -5 0 5033(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_14 0 5036(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload14_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5040
		(_object
			(_prcs
				(line__5042(_arch 0 0 5042(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5111 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5112 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5113 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5114(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5114(_ent(_string \"payload_14_B"\))))
		(_gen (_int tipd_payload14 -3 0 5116(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload14_PADDI -3 0 5117(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload14 -4 0 5118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_posedge -4 0 5119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload14_negedge -4 0 5120 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5122(_ent(_out)(_param_out))))
		(_port (_int payload14 -5 0 5122(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5029(_arch(_uni((i 1))))))
		(_sig (_int payload14_ipd -5 0 5030(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5046(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5047(_prcs 0)))
		(_var (_int tviol_payload14_payload14 -8 0 5049(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload14 -9 0 5050(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5045(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 52)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463590928378 Structure
(_unit VHDL (payload_13_b 0 5192(structure 0 5110))
	(_version vc6)
	(_time 1463590928379 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 94c1959b91c2c982c293d2cec4929091c297959797)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151115)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5117(_ent (_out))))
				(_port (_int PAD -5 0 5117(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_13 0 5120(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload13_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5124
		(_object
			(_prcs
				(line__5126(_arch 0 0 5126(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5195 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5196 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5197 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5198(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5198(_ent(_string \"payload_13_B"\))))
		(_gen (_int tipd_payload13 -3 0 5200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload13_PADDI -3 0 5201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload13 -4 0 5202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_posedge -4 0 5203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload13_negedge -4 0 5204 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5206(_ent(_out)(_param_out))))
		(_port (_int payload13 -5 0 5206(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5113(_arch(_uni((i 1))))))
		(_sig (_int payload13_ipd -5 0 5114(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5130(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5131(_prcs 0)))
		(_var (_int tviol_payload13_payload13 -8 0 5133(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload13 -9 0 5134(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5129(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 51)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463590928390 Structure
(_unit VHDL (payload_12_b 0 5276(structure 0 5194))
	(_version vc6)
	(_time 1463590928391 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code a4f1a5f3a1f2f9b2f2a3e2fef4a2a0a1f2a7a5a7a6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151121)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5201(_ent (_out))))
				(_port (_int PAD -5 0 5201(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_12 0 5204(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload12_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5208
		(_object
			(_prcs
				(line__5210(_arch 0 0 5210(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5279 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5280 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5281 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5282(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5282(_ent(_string \"payload_12_B"\))))
		(_gen (_int tipd_payload12 -3 0 5284(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload12_PADDI -3 0 5285(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload12 -4 0 5286 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_posedge -4 0 5287 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload12_negedge -4 0 5288 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5290(_ent(_out)(_param_out))))
		(_port (_int payload12 -5 0 5290(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5197(_arch(_uni((i 1))))))
		(_sig (_int payload12_ipd -5 0 5198(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5214(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5215(_prcs 0)))
		(_var (_int tviol_payload12_payload12 -8 0 5217(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload12 -9 0 5218(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5213(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 50)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463590928405 Structure
(_unit VHDL (payload_11_b 0 5360(structure 0 5278))
	(_version vc6)
	(_time 1463590928406 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code b3e6b2e7b1e5eea5e5b4f5e9e3b5b7b6e5b0b2b0b2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151130)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5285(_ent (_out))))
				(_port (_int PAD -5 0 5285(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_11 0 5288(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload11_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5292
		(_object
			(_prcs
				(line__5294(_arch 0 0 5294(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5363 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5364 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5365 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5366(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5366(_ent(_string \"payload_11_B"\))))
		(_gen (_int tipd_payload11 -3 0 5368(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload11_PADDI -3 0 5369(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload11 -4 0 5370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_posedge -4 0 5371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload11_negedge -4 0 5372 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5374(_ent(_out)(_param_out))))
		(_port (_int payload11 -5 0 5374(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5281(_arch(_uni((i 1))))))
		(_sig (_int payload11_ipd -5 0 5282(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5298(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5299(_prcs 0)))
		(_var (_int tviol_payload11_payload11 -8 0 5301(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload11 -9 0 5302(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5297(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 49)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3439          1463590928421 Structure
(_unit VHDL (payload_10_b 0 5444(structure 0 5362))
	(_version vc6)
	(_time 1463590928422 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code c396c296c1959ed595c4859993c5c7c695c0c2c0c3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151146)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5369(_ent (_out))))
				(_port (_int PAD -5 0 5369(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_10 0 5372(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload10_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5376
		(_object
			(_prcs
				(line__5378(_arch 0 0 5378(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5447 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5448 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5449 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5450(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5450(_ent(_string \"payload_10_B"\))))
		(_gen (_int tipd_payload10 -3 0 5452(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload10_PADDI -3 0 5453(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload10 -4 0 5454 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_posedge -4 0 5455 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload10_negedge -4 0 5456 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5458(_ent(_out)(_param_out))))
		(_port (_int payload10 -5 0 5458(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5365(_arch(_uni((i 1))))))
		(_sig (_int payload10_ipd -5 0 5366(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5382(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5383(_prcs 0)))
		(_var (_int tviol_payload10_payload10 -8 0 5385(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload10 -9 0 5386(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5381(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127 48)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928436 Structure
(_unit VHDL (payload_9_b 0 5528(structure 0 5446))
	(_version vc6)
	(_time 1463590928437 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code d386d281d1858ec585d4958983d5d7d685d0dad685)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151152)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5453(_ent (_out))))
				(_port (_int PAD -5 0 5453(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_9 0 5456(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload9_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5460
		(_object
			(_prcs
				(line__5462(_arch 0 0 5462(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5531 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5532 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5533 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5534(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5534(_ent(_string \"payload_9_B"\))))
		(_gen (_int tipd_payload9 -3 0 5536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload9_PADDI -3 0 5537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload9 -4 0 5538 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_posedge -4 0 5539 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload9_negedge -4 0 5540 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5542(_ent(_out)(_param_out))))
		(_port (_int payload9 -5 0 5542(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5449(_arch(_uni((i 1))))))
		(_sig (_int payload9_ipd -5 0 5450(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5466(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5467(_prcs 0)))
		(_var (_int tviol_payload9_payload9 -8 0 5469(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload9 -9 0 5470(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5465(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 962879855)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928452 Structure
(_unit VHDL (payload_8_b 0 5612(structure 0 5530))
	(_version vc6)
	(_time 1463590928453 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code e2b7e3b1e1b4bff4b4e5a4b8b2e4e6e7b4e1eae7b4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151161)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5537(_ent (_out))))
				(_port (_int PAD -5 0 5537(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_8 0 5540(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload8_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5544
		(_object
			(_prcs
				(line__5546(_arch 0 0 5546(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5615 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5616 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5617 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5618(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5618(_ent(_string \"payload_8_B"\))))
		(_gen (_int tipd_payload8 -3 0 5620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload8_PADDI -3 0 5621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload8 -4 0 5622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_posedge -4 0 5623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload8_negedge -4 0 5624 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5626(_ent(_out)(_param_out))))
		(_port (_int payload8 -5 0 5626(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5533(_arch(_uni((i 1))))))
		(_sig (_int payload8_ipd -5 0 5534(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5550(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5551(_prcs 0)))
		(_var (_int tviol_payload8_payload8 -8 0 5553(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload8 -9 0 5554(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5549(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 946102639)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928468 Structure
(_unit VHDL (payload_7_b 0 5696(structure 0 5614))
	(_version vc6)
	(_time 1463590928469 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code f2a7f3a2f1a4afe4a4f5b4a8a2f4f6f7a4f1f5f7a4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151167)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5621(_ent (_out))))
				(_port (_int PAD -5 0 5621(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_7 0 5624(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload7_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5628
		(_object
			(_prcs
				(line__5630(_arch 0 0 5630(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5699 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5700 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5701 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5702(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5702(_ent(_string \"payload_7_B"\))))
		(_gen (_int tipd_payload7 -3 0 5704(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload7_PADDI -3 0 5705(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload7 -4 0 5706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_posedge -4 0 5707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload7_negedge -4 0 5708 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5710(_ent(_out)(_param_out))))
		(_port (_int payload7 -5 0 5710(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5617(_arch(_uni((i 1))))))
		(_sig (_int payload7_ipd -5 0 5618(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5634(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5635(_prcs 0)))
		(_var (_int tviol_payload7_payload7 -8 0 5637(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload7 -9 0 5638(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5633(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 929325423)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928483 Structure
(_unit VHDL (payload_6_b 0 5780(structure 0 5698))
	(_version vc6)
	(_time 1463590928484 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 0154030701575c175706475b510705045702070457)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151177)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5705(_ent (_out))))
				(_port (_int PAD -5 0 5705(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_6 0 5708(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload6_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5712
		(_object
			(_prcs
				(line__5714(_arch 0 0 5714(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5783 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5784 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5785 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5786(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5786(_ent(_string \"payload_6_B"\))))
		(_gen (_int tipd_payload6 -3 0 5788(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload6_PADDI -3 0 5789(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload6 -4 0 5790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_posedge -4 0 5791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload6_negedge -4 0 5792 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5794(_ent(_out)(_param_out))))
		(_port (_int payload6 -5 0 5794(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5701(_arch(_uni((i 1))))))
		(_sig (_int payload6_ipd -5 0 5702(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5718(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5719(_prcs 0)))
		(_var (_int tviol_payload6_payload6 -8 0 5721(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload6 -9 0 5722(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5717(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 912548207)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928499 Structure
(_unit VHDL (payload_5_b 0 5864(structure 0 5782))
	(_version vc6)
	(_time 1463590928500 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 1144131611474c074716574b411715144712141447)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151183)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5789(_ent (_out))))
				(_port (_int PAD -5 0 5789(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_5 0 5792(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload5_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5796
		(_object
			(_prcs
				(line__5798(_arch 0 0 5798(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5867 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5868 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5869 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5870(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5870(_ent(_string \"payload_5_B"\))))
		(_gen (_int tipd_payload5 -3 0 5872(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload5_PADDI -3 0 5873(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload5 -4 0 5874 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_posedge -4 0 5875 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload5_negedge -4 0 5876 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5878(_ent(_out)(_param_out))))
		(_port (_int payload5 -5 0 5878(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5785(_arch(_uni((i 1))))))
		(_sig (_int payload5_ipd -5 0 5786(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5802(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5803(_prcs 0)))
		(_var (_int tviol_payload5_payload5 -8 0 5805(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload5 -9 0 5806(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5801(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 895770991)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928528 Structure
(_unit VHDL (payload_4_b 0 5948(structure 0 5866))
	(_version vc6)
	(_time 1463590928529 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 3065323531666d266637766a603634356633343566)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151193)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5873(_ent (_out))))
				(_port (_int PAD -5 0 5873(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_4 0 5876(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload4_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5880
		(_object
			(_prcs
				(line__5882(_arch 0 0 5882(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5951 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5952 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5953 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5954(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5954(_ent(_string \"payload_4_B"\))))
		(_gen (_int tipd_payload4 -3 0 5956(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload4_PADDI -3 0 5957(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload4 -4 0 5958 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_posedge -4 0 5959 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload4_negedge -4 0 5960 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 5962(_ent(_out)(_param_out))))
		(_port (_int payload4 -5 0 5962(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5869(_arch(_uni((i 1))))))
		(_sig (_int payload4_ipd -5 0 5870(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5886(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5887(_prcs 0)))
		(_var (_int tviol_payload4_payload4 -8 0 5889(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload4 -9 0 5890(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5885(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 878993775)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928544 Structure
(_unit VHDL (payload_3_b 0 6032(structure 0 5950))
	(_version vc6)
	(_time 1463590928545 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4015424241161d561647061a104644451643434516)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151199)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 5957(_ent (_out))))
				(_port (_int PAD -5 0 5957(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_3 0 5960(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload3_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 5964
		(_object
			(_prcs
				(line__5966(_arch 0 0 5966(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6035 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6036 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6037 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6038(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6038(_ent(_string \"payload_3_B"\))))
		(_gen (_int tipd_payload3 -3 0 6040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload3_PADDI -3 0 6041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload3 -4 0 6042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_posedge -4 0 6043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload3_negedge -4 0 6044 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6046(_ent(_out)(_param_out))))
		(_port (_int payload3 -5 0 6046(_ent(_in))))
		(_sig (_int PADDI_out -5 0 5953(_arch(_uni((i 1))))))
		(_sig (_int payload3_ipd -5 0 5954(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 5970(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 5971(_prcs 0)))
		(_var (_int tviol_payload3_payload3 -8 0 5973(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload3 -9 0 5974(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 5969(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 862216559)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928559 Structure
(_unit VHDL (payload_2_b 0 6116(structure 0 6034))
	(_version vc6)
	(_time 1463590928560 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 4f1a4d4d18191259194809151f494b4a194c4d4a19)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151212)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 6041(_ent (_out))))
				(_port (_int PAD -5 0 6041(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_2 0 6044(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload2_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 6048
		(_object
			(_prcs
				(line__6050(_arch 0 0 6050(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6119 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6120 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6121 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6122(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6122(_ent(_string \"payload_2_B"\))))
		(_gen (_int tipd_payload2 -3 0 6124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload2_PADDI -3 0 6125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload2 -4 0 6126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_posedge -4 0 6127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload2_negedge -4 0 6128 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6130(_ent(_out)(_param_out))))
		(_port (_int payload2 -5 0 6130(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6037(_arch(_uni((i 1))))))
		(_sig (_int payload2_ipd -5 0 6038(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6054(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6055(_prcs 0)))
		(_var (_int tviol_payload2_payload2 -8 0 6057(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload2 -9 0 6058(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6053(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 845439343)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928575 Structure
(_unit VHDL (payload_1_b 0 6200(structure 0 6118))
	(_version vc6)
	(_time 1463590928576 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 5f0a5d5c08090249095819050f595b5a095c5e5a09)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151224)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 6125(_ent (_out))))
				(_port (_int PAD -5 0 6125(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_1 0 6128(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload1_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 6132
		(_object
			(_prcs
				(line__6134(_arch 0 0 6134(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6203 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6204 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6205 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6206(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6206(_ent(_string \"payload_1_B"\))))
		(_gen (_int tipd_payload1 -3 0 6208(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload1_PADDI -3 0 6209(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload1 -4 0 6210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_posedge -4 0 6211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload1_negedge -4 0 6212 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6214(_ent(_out)(_param_out))))
		(_port (_int payload1 -5 0 6214(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6121(_arch(_uni((i 1))))))
		(_sig (_int payload1_ipd -5 0 6122(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6138(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6139(_prcs 0)))
		(_var (_int tviol_payload1_payload1 -8 0 6141(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload1 -9 0 6142(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6137(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 828662127)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3422          1463590928590 Structure
(_unit VHDL (payload_0_b 0 6284(structure 0 6202))
	(_version vc6)
	(_time 1463590928591 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 6f3a6d6f38393279396829353f696b6a396c6f6a39)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151230)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0011
			(_object
				(_port (_int Z -5 0 6209(_ent (_out))))
				(_port (_int PAD -5 0 6209(_ent (_in))))
			)
		)
	)
	(_inst payload_pad_0 0 6212(_comp xo2iobuf0011)
		(_port
			((Z)(PADDI_out))
			((PAD)(payload0_ipd))
		)
		(_use (_ent . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 6216
		(_object
			(_prcs
				(line__6218(_arch 0 0 6218(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6287 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6288 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6289 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6290(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6290(_ent(_string \"payload_0_B"\))))
		(_gen (_int tipd_payload0 -3 0 6292(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_payload0_PADDI -3 0 6293(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_payload0 -4 0 6294 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_posedge -4 0 6295 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_payload0_negedge -4 0 6296 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 6298(_ent(_out)(_param_out))))
		(_port (_int payload0 -5 0 6298(_ent(_in))))
		(_sig (_int PADDI_out -5 0 6205(_arch(_uni((i 1))))))
		(_sig (_int payload0_ipd -5 0 6206(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 6222(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 6223(_prcs 0)))
		(_var (_int tviol_payload0_payload0 -8 0 6225(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_payload0 -9 0 6226(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 6221(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1819894128 811884911)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1279          1463590928624 Structure
(_unit VHDL (gsr5mode 0 6368(structure 0 6273))
	(_version vc6)
	(_time 1463590928625 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8eda8b81d8d8d89d8a8bcad489888a888b8889898d)
	(_ent
		(_time 1463573151239)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 6276(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 6278(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 6369(_ent(_in))))
		(_sig (_int GSRMODE -1 0 6274(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1790          1463590928639 Structure
(_unit VHDL (gsr_instb 0 6390(structure 0 6304))
	(_version vc6)
	(_time 1463590928640 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code 9dc99893cacbcb88c89f84c7999a9e9a999b9f9b9a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463573151245)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 6310(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 6313(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 6317
		(_object
			(_prcs
				(line__6319(_arch 0 0 6319(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6393 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6394 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 6395 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 6396(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6396(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 6398(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 6400(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 6307(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 6322(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
V 000050 55 25532         1463590928684 Structure
(_unit VHDL (lcd_sender 0 6343(structure 0 6354))
	(_version vc6)
	(_time 1463590928685 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cc989d999c9b9cd99acac79bd996c8cac8cac9cbceca9f)
	(_ent
		(_time 1463590928643)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int D1 -1 0 6409(_ent (_in))))
				(_port (_int C1 -1 0 6409(_ent (_in))))
				(_port (_int B1 -1 0 6409(_ent (_in))))
				(_port (_int A1 -1 0 6410(_ent (_in))))
				(_port (_int D0 -1 0 6410(_ent (_in))))
				(_port (_int C0 -1 0 6410(_ent (_in))))
				(_port (_int B0 -1 0 6411(_ent (_in))))
				(_port (_int A0 -1 0 6411(_ent (_in))))
				(_port (_int DI1 -1 0 6411(_ent (_in))))
				(_port (_int DI0 -1 0 6412(_ent (_in))))
				(_port (_int CLK -1 0 6412(_ent (_in))))
				(_port (_int F0 -1 0 6412(_ent (_out))))
				(_port (_int Q0 -1 0 6413(_ent (_out))))
				(_port (_int F1 -1 0 6413(_ent (_out))))
				(_port (_int Q1 -1 0 6413(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int D1 -1 0 6416(_ent (_in))))
				(_port (_int C1 -1 0 6416(_ent (_in))))
				(_port (_int B1 -1 0 6416(_ent (_in))))
				(_port (_int D0 -1 0 6417(_ent (_in))))
				(_port (_int C0 -1 0 6417(_ent (_in))))
				(_port (_int A0 -1 0 6417(_ent (_in))))
				(_port (_int DI0 -1 0 6418(_ent (_in))))
				(_port (_int CLK -1 0 6418(_ent (_in))))
				(_port (_int F0 -1 0 6418(_ent (_out))))
				(_port (_int Q0 -1 0 6419(_ent (_out))))
				(_port (_int F1 -1 0 6419(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int B0 -1 0 6422(_ent (_in))))
				(_port (_int DI0 -1 0 6422(_ent (_in))))
				(_port (_int CE -1 0 6422(_ent (_in))))
				(_port (_int CLK -1 0 6423(_ent (_in))))
				(_port (_int F0 -1 0 6423(_ent (_out))))
				(_port (_int Q0 -1 0 6423(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int M1 -1 0 6426(_ent (_in))))
				(_port (_int M0 -1 0 6426(_ent (_in))))
				(_port (_int CE -1 0 6426(_ent (_in))))
				(_port (_int CLK -1 0 6427(_ent (_in))))
				(_port (_int Q0 -1 0 6427(_ent (_out))))
				(_port (_int Q1 -1 0 6427(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int M1 -1 0 6430(_ent (_in))))
				(_port (_int M0 -1 0 6430(_ent (_in))))
				(_port (_int CE -1 0 6430(_ent (_in))))
				(_port (_int CLK -1 0 6431(_ent (_in))))
				(_port (_int Q0 -1 0 6431(_ent (_out))))
				(_port (_int Q1 -1 0 6431(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int M1 -1 0 6434(_ent (_in))))
				(_port (_int M0 -1 0 6434(_ent (_in))))
				(_port (_int CE -1 0 6434(_ent (_in))))
				(_port (_int CLK -1 0 6435(_ent (_in))))
				(_port (_int Q0 -1 0 6435(_ent (_out))))
				(_port (_int Q1 -1 0 6435(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int M1 -1 0 6438(_ent (_in))))
				(_port (_int M0 -1 0 6438(_ent (_in))))
				(_port (_int CE -1 0 6438(_ent (_in))))
				(_port (_int CLK -1 0 6439(_ent (_in))))
				(_port (_int Q0 -1 0 6439(_ent (_out))))
				(_port (_int Q1 -1 0 6439(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int M0 -1 0 6442(_ent (_in))))
				(_port (_int CE -1 0 6442(_ent (_in))))
				(_port (_int CLK -1 0 6442(_ent (_in))))
				(_port (_int Q0 -1 0 6443(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int D0 -1 0 6446(_ent (_in))))
				(_port (_int A0 -1 0 6446(_ent (_in))))
				(_port (_int DI0 -1 0 6446(_ent (_in))))
				(_port (_int CE -1 0 6447(_ent (_in))))
				(_port (_int CLK -1 0 6447(_ent (_in))))
				(_port (_int F0 -1 0 6447(_ent (_out))))
				(_port (_int Q0 -1 0 6448(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D1 -1 0 6451(_ent (_in))))
				(_port (_int C1 -1 0 6451(_ent (_in))))
				(_port (_int A1 -1 0 6451(_ent (_in))))
				(_port (_int D0 -1 0 6452(_ent (_in))))
				(_port (_int C0 -1 0 6452(_ent (_in))))
				(_port (_int B0 -1 0 6452(_ent (_in))))
				(_port (_int A0 -1 0 6453(_ent (_in))))
				(_port (_int M1 -1 0 6453(_ent (_in))))
				(_port (_int M0 -1 0 6453(_ent (_in))))
				(_port (_int CE -1 0 6454(_ent (_in))))
				(_port (_int CLK -1 0 6454(_ent (_in))))
				(_port (_int F0 -1 0 6454(_ent (_out))))
				(_port (_int Q0 -1 0 6455(_ent (_out))))
				(_port (_int F1 -1 0 6455(_ent (_out))))
				(_port (_int Q1 -1 0 6455(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int D1 -1 0 6458(_ent (_in))))
				(_port (_int C1 -1 0 6458(_ent (_in))))
				(_port (_int B1 -1 0 6458(_ent (_in))))
				(_port (_int A1 -1 0 6459(_ent (_in))))
				(_port (_int D0 -1 0 6459(_ent (_in))))
				(_port (_int C0 -1 0 6459(_ent (_in))))
				(_port (_int B0 -1 0 6460(_ent (_in))))
				(_port (_int A0 -1 0 6460(_ent (_in))))
				(_port (_int M1 -1 0 6460(_ent (_in))))
				(_port (_int M0 -1 0 6461(_ent (_in))))
				(_port (_int CE -1 0 6461(_ent (_in))))
				(_port (_int CLK -1 0 6461(_ent (_in))))
				(_port (_int F0 -1 0 6462(_ent (_out))))
				(_port (_int Q0 -1 0 6462(_ent (_out))))
				(_port (_int F1 -1 0 6462(_ent (_out))))
				(_port (_int Q1 -1 0 6463(_ent (_out))))
			)
		)
		(SLICE_21
			(_object
				(_port (_int M1 -1 0 6466(_ent (_in))))
				(_port (_int M0 -1 0 6466(_ent (_in))))
				(_port (_int CE -1 0 6466(_ent (_in))))
				(_port (_int CLK -1 0 6467(_ent (_in))))
				(_port (_int Q0 -1 0 6467(_ent (_out))))
				(_port (_int Q1 -1 0 6467(_ent (_out))))
			)
		)
		(SLICE_22
			(_object
				(_port (_int M1 -1 0 6470(_ent (_in))))
				(_port (_int M0 -1 0 6470(_ent (_in))))
				(_port (_int CE -1 0 6470(_ent (_in))))
				(_port (_int CLK -1 0 6471(_ent (_in))))
				(_port (_int Q0 -1 0 6471(_ent (_out))))
				(_port (_int Q1 -1 0 6471(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 6474(_ent (_in))))
				(_port (_int lcdbus15 -1 0 6474(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 6477(_ent (_in))))
				(_port (_int lcdbus11 -1 0 6477(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 6480(_ent (_in))))
				(_port (_int lcdbus12 -1 0 6480(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 6483(_ent (_in))))
				(_port (_int lcdbus13 -1 0 6483(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 6486(_ent (_in))))
				(_port (_int lcdbus14 -1 0 6486(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 6489(_ent (_in))))
				(_port (_int lcdbus10 -1 0 6489(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 6492(_ent (_in))))
				(_port (_int lcdbus9 -1 0 6492(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 6495(_ent (_in))))
				(_port (_int lcdbus8 -1 0 6495(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 6498(_ent (_in))))
				(_port (_int lcdbus7 -1 0 6498(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 6501(_ent (_in))))
				(_port (_int lcdbus6 -1 0 6501(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 6504(_ent (_in))))
				(_port (_int lcdbus5 -1 0 6504(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 6507(_ent (_in))))
				(_port (_int lcdbus4 -1 0 6507(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 6510(_ent (_in))))
				(_port (_int lcdbus3 -1 0 6510(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 6513(_ent (_in))))
				(_port (_int lcdbus2 -1 0 6513(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 6516(_ent (_in))))
				(_port (_int lcdbus1 -1 0 6516(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 6519(_ent (_in))))
				(_port (_int lcdbus0 -1 0 6519(_ent (_out))))
			)
		)
		(lcd_writeB
			(_object
				(_port (_int PADDO -1 0 6522(_ent (_in))))
				(_port (_int lcdwrite -1 0 6522(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 6525(_ent (_in))))
				(_port (_int lcdrs -1 0 6525(_ent (_out))))
			)
		)
		(busyB
			(_object
				(_port (_int PADDO -1 0 6528(_ent (_in))))
				(_port (_int busyS -1 0 6528(_ent (_out))))
			)
		)
		(clkB
			(_object
				(_port (_int PADDI -1 0 6531(_ent (_out))))
				(_port (_int clkS -1 0 6531(_ent (_in))))
			)
		)
		(rstB
			(_object
				(_port (_int PADDI -1 0 6534(_ent (_out))))
				(_port (_int rstS -1 0 6534(_ent (_in))))
			)
		)
		(goB
			(_object
				(_port (_int PADDI -1 0 6537(_ent (_out))))
				(_port (_int goS -1 0 6537(_ent (_in))))
			)
		)
		(data1Command0B
			(_object
				(_port (_int PADDI -1 0 6540(_ent (_out))))
				(_port (_int data1Command0S -1 0 6540(_ent (_in))))
			)
		)
		(payload_15_B
			(_object
				(_port (_int PADDI -1 0 6543(_ent (_out))))
				(_port (_int payload15 -1 0 6543(_ent (_in))))
			)
		)
		(payload_14_B
			(_object
				(_port (_int PADDI -1 0 6546(_ent (_out))))
				(_port (_int payload14 -1 0 6546(_ent (_in))))
			)
		)
		(payload_13_B
			(_object
				(_port (_int PADDI -1 0 6549(_ent (_out))))
				(_port (_int payload13 -1 0 6549(_ent (_in))))
			)
		)
		(payload_12_B
			(_object
				(_port (_int PADDI -1 0 6552(_ent (_out))))
				(_port (_int payload12 -1 0 6552(_ent (_in))))
			)
		)
		(payload_11_B
			(_object
				(_port (_int PADDI -1 0 6555(_ent (_out))))
				(_port (_int payload11 -1 0 6555(_ent (_in))))
			)
		)
		(payload_10_B
			(_object
				(_port (_int PADDI -1 0 6558(_ent (_out))))
				(_port (_int payload10 -1 0 6558(_ent (_in))))
			)
		)
		(payload_9_B
			(_object
				(_port (_int PADDI -1 0 6561(_ent (_out))))
				(_port (_int payload9 -1 0 6561(_ent (_in))))
			)
		)
		(payload_8_B
			(_object
				(_port (_int PADDI -1 0 6564(_ent (_out))))
				(_port (_int payload8 -1 0 6564(_ent (_in))))
			)
		)
		(payload_7_B
			(_object
				(_port (_int PADDI -1 0 6567(_ent (_out))))
				(_port (_int payload7 -1 0 6567(_ent (_in))))
			)
		)
		(payload_6_B
			(_object
				(_port (_int PADDI -1 0 6570(_ent (_out))))
				(_port (_int payload6 -1 0 6570(_ent (_in))))
			)
		)
		(payload_5_B
			(_object
				(_port (_int PADDI -1 0 6573(_ent (_out))))
				(_port (_int payload5 -1 0 6573(_ent (_in))))
			)
		)
		(payload_4_B
			(_object
				(_port (_int PADDI -1 0 6576(_ent (_out))))
				(_port (_int payload4 -1 0 6576(_ent (_in))))
			)
		)
		(payload_3_B
			(_object
				(_port (_int PADDI -1 0 6579(_ent (_out))))
				(_port (_int payload3 -1 0 6579(_ent (_in))))
			)
		)
		(payload_2_B
			(_object
				(_port (_int PADDI -1 0 6582(_ent (_out))))
				(_port (_int payload2 -1 0 6582(_ent (_in))))
			)
		)
		(payload_1_B
			(_object
				(_port (_int PADDI -1 0 6585(_ent (_out))))
				(_port (_int payload1 -1 0 6585(_ent (_in))))
			)
		)
		(payload_0_B
			(_object
				(_port (_int PADDI -1 0 6588(_ent (_out))))
				(_port (_int payload0 -1 0 6588(_ent (_in))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 6591(_ent (_in))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 6594(_comp SLICE_0)
		(_port
			((D1)(PS_vivaz_state_1))
			((C1)(n324))
			((B1)(PS_vivaz_state_0))
			((A1)(PS_vivaz_state_2))
			((D0)(PS_vivaz_state_1))
			((C0)(n324))
			((B0)(PS_vivaz_state_2))
			((A0)(PS_vivaz_state_0))
			((DI1)(n300))
			((DI0)(PS_vivaz_state_2_N_17_0))
			((CLK)(clk_c))
			((F0)(PS_vivaz_state_2_N_17_0))
			((Q0)(PS_vivaz_state_0))
			((F1)(n300))
			((Q1)(PS_vivaz_state_1))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 6601(_comp SLICE_1)
		(_port
			((D1)(PS_vivaz_state_1))
			((C1)(PS_vivaz_state_0))
			((B1)(PS_vivaz_state_2))
			((D0)(PS_vivaz_state_1))
			((C0)(PS_vivaz_state_0))
			((A0)(PS_vivaz_state_2))
			((DI0)(n304))
			((CLK)(clk_c))
			((F0)(n304))
			((Q0)(PS_vivaz_state_2))
			((F1)(clk_c_enable_19))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 6607(_comp SLICE_2)
		(_port
			((B0)(PS_vivaz_state_2))
			((DI0)(n323))
			((CE)(clk_c_enable_1))
			((CLK)(clk_c))
			((F0)(n323))
			((Q0)(busy_c))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_4I 0 6610(_comp SLICE_4)
		(_port
			((M1)(payload_c_1))
			((M0)(payload_c_2))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_2))
			((Q1)(lcd_bus_c_1))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 6613(_comp SLICE_5)
		(_port
			((M1)(payload_c_3))
			((M0)(payload_c_4))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_4))
			((Q1)(lcd_bus_c_3))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 6616(_comp SLICE_6)
		(_port
			((M1)(payload_c_5))
			((M0)(payload_c_6))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_6))
			((Q1)(lcd_bus_c_5))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 6619(_comp SLICE_7)
		(_port
			((M1)(payload_c_7))
			((M0)(payload_c_8))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_8))
			((Q1)(lcd_bus_c_7))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_11I 0 6622(_comp SLICE_11)
		(_port
			((M0)(data1Command0_c))
			((CE)(clk_c_enable_2))
			((CLK)(clk_c))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 6625(_comp SLICE_12)
		(_port
			((D0)(PS_vivaz_state_2))
			((A0)(PS_vivaz_state_1))
			((DI0)(lcd_write_N_23))
			((CE)(clk_c_enable_18))
			((CLK)(clk_c))
			((F0)(lcd_write_N_23))
			((Q0)(lcd_write_c))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 6629(_comp SLICE_13)
		(_port
			((D1)(busy_c))
			((C1)(go_c))
			((A1)(rst_c))
			((D0)(PS_vivaz_state_2))
			((C0)(n324))
			((B0)(PS_vivaz_state_0))
			((A0)(PS_vivaz_state_1))
			((M1)(payload_c_9))
			((M0)(payload_c_0))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((F0)(clk_c_enable_18))
			((Q0)(lcd_bus_c_0))
			((F1)(n324))
			((Q1)(lcd_bus_c_9))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 6635(_comp SLICE_14)
		(_port
			((D1)(n324))
			((C1)(PS_vivaz_state_1))
			((B1)(PS_vivaz_state_2))
			((A1)(PS_vivaz_state_0))
			((D0)(n324))
			((C0)(PS_vivaz_state_0))
			((B0)(PS_vivaz_state_2))
			((A0)(PS_vivaz_state_1))
			((M1)(payload_c_11))
			((M0)(payload_c_10))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((F0)(clk_c_enable_2))
			((Q0)(lcd_bus_c_10))
			((F1)(clk_c_enable_1))
			((Q1)(lcd_bus_c_11))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_21I 0 6642(_comp SLICE_21)
		(_port
			((M1)(payload_c_12))
			((M0)(payload_c_13))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_13))
			((Q1)(lcd_bus_c_12))
		)
		(_use (_ent . SLICE_21)
		)
	)
	(_inst SLICE_22I 0 6645(_comp SLICE_22)
		(_port
			((M1)(payload_c_14))
			((M0)(payload_c_15))
			((CE)(clk_c_enable_19))
			((CLK)(clk_c))
			((Q0)(lcd_bus_c_15))
			((Q1)(lcd_bus_c_14))
		)
		(_use (_ent . SLICE_22)
		)
	)
	(_inst lcd_bus_15_I 0 6648(_comp lcd_bus_15_B)
		(_port
			((PADDO)(lcd_bus_c_15))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_11_I 0 6650(_comp lcd_bus_11_B)
		(_port
			((PADDO)(lcd_bus_c_11))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_12_I 0 6652(_comp lcd_bus_12_B)
		(_port
			((PADDO)(lcd_bus_c_12))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_13_I 0 6654(_comp lcd_bus_13_B)
		(_port
			((PADDO)(lcd_bus_c_13))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 6656(_comp lcd_bus_14_B)
		(_port
			((PADDO)(lcd_bus_c_14))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_10_I 0 6658(_comp lcd_bus_10_B)
		(_port
			((PADDO)(lcd_bus_c_10))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_9_I 0 6660(_comp lcd_bus_9_B)
		(_port
			((PADDO)(lcd_bus_c_9))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_8_I 0 6662(_comp lcd_bus_8_B)
		(_port
			((PADDO)(lcd_bus_c_8))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_7_I 0 6664(_comp lcd_bus_7_B)
		(_port
			((PADDO)(lcd_bus_c_7))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_6_I 0 6666(_comp lcd_bus_6_B)
		(_port
			((PADDO)(lcd_bus_c_6))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_5_I 0 6668(_comp lcd_bus_5_B)
		(_port
			((PADDO)(lcd_bus_c_5))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_4_I 0 6670(_comp lcd_bus_4_B)
		(_port
			((PADDO)(lcd_bus_c_4))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_3_I 0 6672(_comp lcd_bus_3_B)
		(_port
			((PADDO)(lcd_bus_c_3))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 6674(_comp lcd_bus_2_B)
		(_port
			((PADDO)(lcd_bus_c_2))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_1_I 0 6676(_comp lcd_bus_1_B)
		(_port
			((PADDO)(lcd_bus_c_1))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 6678(_comp lcd_bus_0_B)
		(_port
			((PADDO)(lcd_bus_c_0))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_writeI 0 6680(_comp lcd_writeB)
		(_port
			((PADDO)(lcd_write_c))
			((lcdwrite)(lcd_write))
		)
		(_use (_ent . lcd_writeB)
		)
	)
	(_inst lcd_rsI 0 6682(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst busyI 0 6684(_comp busyB)
		(_port
			((PADDO)(busy_c))
			((busyS)(busy))
		)
		(_use (_ent . busyB)
		)
	)
	(_inst clkI 0 6686(_comp clkB)
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_ent . clkB)
		)
	)
	(_inst rstI 0 6688(_comp rstB)
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_ent . rstB)
		)
	)
	(_inst goI 0 6690(_comp goB)
		(_port
			((PADDI)(go_c))
			((goS)(go))
		)
		(_use (_ent . goB)
		)
	)
	(_inst data1Command0I 0 6692(_comp data1Command0B)
		(_port
			((PADDI)(data1Command0_c))
			((data1Command0S)(data1Command0))
		)
		(_use (_ent . data1Command0B)
		)
	)
	(_inst payload_15_I 0 6694(_comp payload_15_B)
		(_port
			((PADDI)(payload_c_15))
			((payload15)(payload(15)))
		)
		(_use (_ent . payload_15_B)
		)
	)
	(_inst payload_14_I 0 6696(_comp payload_14_B)
		(_port
			((PADDI)(payload_c_14))
			((payload14)(payload(14)))
		)
		(_use (_ent . payload_14_B)
		)
	)
	(_inst payload_13_I 0 6698(_comp payload_13_B)
		(_port
			((PADDI)(payload_c_13))
			((payload13)(payload(13)))
		)
		(_use (_ent . payload_13_B)
		)
	)
	(_inst payload_12_I 0 6700(_comp payload_12_B)
		(_port
			((PADDI)(payload_c_12))
			((payload12)(payload(12)))
		)
		(_use (_ent . payload_12_B)
		)
	)
	(_inst payload_11_I 0 6702(_comp payload_11_B)
		(_port
			((PADDI)(payload_c_11))
			((payload11)(payload(11)))
		)
		(_use (_ent . payload_11_B)
		)
	)
	(_inst payload_10_I 0 6704(_comp payload_10_B)
		(_port
			((PADDI)(payload_c_10))
			((payload10)(payload(10)))
		)
		(_use (_ent . payload_10_B)
		)
	)
	(_inst payload_9_I 0 6706(_comp payload_9_B)
		(_port
			((PADDI)(payload_c_9))
			((payload9)(payload(9)))
		)
		(_use (_ent . payload_9_B)
		)
	)
	(_inst payload_8_I 0 6708(_comp payload_8_B)
		(_port
			((PADDI)(payload_c_8))
			((payload8)(payload(8)))
		)
		(_use (_ent . payload_8_B)
		)
	)
	(_inst payload_7_I 0 6710(_comp payload_7_B)
		(_port
			((PADDI)(payload_c_7))
			((payload7)(payload(7)))
		)
		(_use (_ent . payload_7_B)
		)
	)
	(_inst payload_6_I 0 6712(_comp payload_6_B)
		(_port
			((PADDI)(payload_c_6))
			((payload6)(payload(6)))
		)
		(_use (_ent . payload_6_B)
		)
	)
	(_inst payload_5_I 0 6714(_comp payload_5_B)
		(_port
			((PADDI)(payload_c_5))
			((payload5)(payload(5)))
		)
		(_use (_ent . payload_5_B)
		)
	)
	(_inst payload_4_I 0 6716(_comp payload_4_B)
		(_port
			((PADDI)(payload_c_4))
			((payload4)(payload(4)))
		)
		(_use (_ent . payload_4_B)
		)
	)
	(_inst payload_3_I 0 6718(_comp payload_3_B)
		(_port
			((PADDI)(payload_c_3))
			((payload3)(payload(3)))
		)
		(_use (_ent . payload_3_B)
		)
	)
	(_inst payload_2_I 0 6720(_comp payload_2_B)
		(_port
			((PADDI)(payload_c_2))
			((payload2)(payload(2)))
		)
		(_use (_ent . payload_2_B)
		)
	)
	(_inst payload_1_I 0 6722(_comp payload_1_B)
		(_port
			((PADDI)(payload_c_1))
			((payload1)(payload(1)))
		)
		(_use (_ent . payload_1_B)
		)
	)
	(_inst payload_0_I 0 6724(_comp payload_0_B)
		(_port
			((PADDI)(payload_c_0))
			((payload0)(payload(0)))
		)
		(_use (_ent . payload_0_B)
		)
	)
	(_inst GSR_INST 0 6726(_comp GSR_INSTB)
		(_port
			((GSRNET)(rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst VHI_INST 0 6728(_comp .machxo2.components.vhi)
		(_port
			((z)(VCCI))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_inst PUR_INST 0 6730(_comp .machxo2.components.pur)
		(_port
			((pur)(VCCI))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 6344(_ent(_in))))
		(_port (_int rst -1 0 6344(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6345(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 6345(_ent(_out))))
		(_port (_int lcd_write -1 0 6346(_ent(_out))))
		(_port (_int lcd_rs -1 0 6346(_ent(_out))))
		(_port (_int go -1 0 6346(_ent(_in))))
		(_port (_int data1Command0 -1 0 6347(_ent(_in))))
		(_port (_int busy -1 0 6347(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 6348(_array -1 ((_dto i 15 i 0)))))
		(_port (_int payload 1 0 6348(_ent(_in))))
		(_sig (_int PS_vivaz_state_1 -1 0 6355(_arch(_uni))))
		(_sig (_int n324 -1 0 6356(_arch(_uni))))
		(_sig (_int PS_vivaz_state_0 -1 0 6357(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2 -1 0 6358(_arch(_uni))))
		(_sig (_int n300 -1 0 6359(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_17_0 -1 0 6360(_arch(_uni))))
		(_sig (_int clk_c -1 0 6361(_arch(_uni))))
		(_sig (_int n304 -1 0 6362(_arch(_uni))))
		(_sig (_int clk_c_enable_19 -1 0 6363(_arch(_uni))))
		(_sig (_int n323 -1 0 6364(_arch(_uni))))
		(_sig (_int clk_c_enable_1 -1 0 6365(_arch(_uni))))
		(_sig (_int busy_c -1 0 6366(_arch(_uni))))
		(_sig (_int payload_c_1 -1 0 6367(_arch(_uni))))
		(_sig (_int payload_c_2 -1 0 6368(_arch(_uni))))
		(_sig (_int lcd_bus_c_2 -1 0 6369(_arch(_uni))))
		(_sig (_int lcd_bus_c_1 -1 0 6370(_arch(_uni))))
		(_sig (_int payload_c_3 -1 0 6371(_arch(_uni))))
		(_sig (_int payload_c_4 -1 0 6372(_arch(_uni))))
		(_sig (_int lcd_bus_c_4 -1 0 6373(_arch(_uni))))
		(_sig (_int lcd_bus_c_3 -1 0 6374(_arch(_uni))))
		(_sig (_int payload_c_5 -1 0 6375(_arch(_uni))))
		(_sig (_int payload_c_6 -1 0 6376(_arch(_uni))))
		(_sig (_int lcd_bus_c_6 -1 0 6377(_arch(_uni))))
		(_sig (_int lcd_bus_c_5 -1 0 6378(_arch(_uni))))
		(_sig (_int payload_c_7 -1 0 6379(_arch(_uni))))
		(_sig (_int payload_c_8 -1 0 6380(_arch(_uni))))
		(_sig (_int lcd_bus_c_8 -1 0 6381(_arch(_uni))))
		(_sig (_int lcd_bus_c_7 -1 0 6382(_arch(_uni))))
		(_sig (_int data1Command0_c -1 0 6383(_arch(_uni))))
		(_sig (_int clk_c_enable_2 -1 0 6384(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 6385(_arch(_uni))))
		(_sig (_int lcd_write_N_23 -1 0 6386(_arch(_uni))))
		(_sig (_int clk_c_enable_18 -1 0 6387(_arch(_uni))))
		(_sig (_int lcd_write_c -1 0 6388(_arch(_uni))))
		(_sig (_int go_c -1 0 6389(_arch(_uni))))
		(_sig (_int rst_c -1 0 6390(_arch(_uni))))
		(_sig (_int payload_c_9 -1 0 6391(_arch(_uni))))
		(_sig (_int payload_c_0 -1 0 6392(_arch(_uni))))
		(_sig (_int lcd_bus_c_0 -1 0 6393(_arch(_uni))))
		(_sig (_int lcd_bus_c_9 -1 0 6394(_arch(_uni))))
		(_sig (_int payload_c_11 -1 0 6395(_arch(_uni))))
		(_sig (_int payload_c_10 -1 0 6396(_arch(_uni))))
		(_sig (_int lcd_bus_c_10 -1 0 6397(_arch(_uni))))
		(_sig (_int lcd_bus_c_11 -1 0 6398(_arch(_uni))))
		(_sig (_int payload_c_12 -1 0 6399(_arch(_uni))))
		(_sig (_int payload_c_13 -1 0 6400(_arch(_uni))))
		(_sig (_int lcd_bus_c_13 -1 0 6401(_arch(_uni))))
		(_sig (_int lcd_bus_c_12 -1 0 6402(_arch(_uni))))
		(_sig (_int payload_c_14 -1 0 6403(_arch(_uni))))
		(_sig (_int payload_c_15 -1 0 6404(_arch(_uni))))
		(_sig (_int lcd_bus_c_15 -1 0 6405(_arch(_uni))))
		(_sig (_int lcd_bus_c_14 -1 0 6406(_arch(_uni))))
		(_sig (_int VCCI -1 0 6407(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000032 55 381 0 structure_con
(_configuration VHDL (structure_con 0 6737 (lcd_sender))
	(_version vc6)
	(_time 1463590928700 2016.05.18 19:02:08)
	(_source (\./../../impl1/MachXO_7000HE_Testproject_impl1_vho.vho\))
	(_parameters tan)
	(_code dc89dd8f8b8a8acbd9dfcf8789dbd9dbdedad9d98a)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000049 55 2418          1463590929120 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463590929121 2016.05.18 19:02:09)
	(_source (\./../../MachXO_7000HE_Testproject_tb.vhd\))
	(_parameters tan)
	(_code 81d4818f85d7d696818e93dbd587d4878287898685)
	(_ent
		(_time 1463573151723)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int go -1 0 34(_ent (_in))))
				(_port (_int data1Command0 -1 0 35(_ent (_in))))
				(_port (_int payload 0 0 36(_ent (_in))))
				(_port (_int lcd_bus 1 0 37(_ent (_inout))))
				(_port (_int busy -1 0 38(_ent (_inout))))
				(_port (_int lcd_write -1 0 39(_ent (_out))))
				(_port (_int lcd_rs -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((clk)(clk_sig))
			((rst)(rst))
			((go)(go))
			((data1Command0)(data1Command0))
			((payload)(payload))
			((lcd_bus)(lcd_bus))
			((busy)(busy))
			((lcd_write)(lcd_write))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . lcd_sender)
			(_port
				((clk)(clk))
				((rst)(rst))
				((lcd_bus)(lcd_bus))
				((lcd_write)(lcd_write))
				((lcd_rs)(lcd_rs))
				((go)(go))
				((data1Command0)(data1Command0))
				((busy)(busy))
				((payload)(payload))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rst -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 45(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 45(_arch(_uni))))
		(_sig (_int lcd_write -1 0 46(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 47(_arch(_uni))))
		(_sig (_int go -1 0 48(_arch(_uni))))
		(_sig (_int data1Command0 -1 0 49(_arch(_uni))))
		(_sig (_int busy -1 0 50(_arch(_uni))))
		(_sig (_int payload 2 0 51(_arch(_uni))))
		(_sig (_int clk_sig -1 0 54(_arch(_uni((i 2))))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(8))(_sens(8)))))
			(tb(_arch 1 0 75(_prcs (_wait_for)(_trgt(0)(4)(5)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
