// Seed: 1995514511
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5
);
  id_7(
      .id_0(id_5 ? id_0 : id_1), .id_1(id_1), .id_2(id_2 && 1), .id_3(1), .id_4(1), .id_5(1 < id_3)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4,
    output wand id_5,
    output tri id_6
);
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_3, id_4
  );
endmodule
