-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\axis_packet_generator\AxisPacketGenerator_src_Falling_Edge_Detector_block.vhd
-- Created: 2021-02-09 12:52:35
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: AxisPacketGenerator_src_Falling_Edge_Detector_block
-- Source Path: axis_packet_generator/AXI-Stream Packet Generator/Packet Inspector Real1/Falling Edge Detector
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY AxisPacketGenerator_src_Falling_Edge_Detector_block IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        Signal_rsvd                       :   IN    std_logic;  -- ufix1
        Fall                              :   OUT   std_logic
        );
END AxisPacketGenerator_src_Falling_Edge_Detector_block;


ARCHITECTURE rtl OF AxisPacketGenerator_src_Falling_Edge_Detector_block IS

  -- Signals
  SIGNAL NOT_out1                         : std_logic;
  SIGNAL Delay_out1                       : std_logic;  -- ufix1
  SIGNAL AND1_out1                        : std_logic;

BEGIN
  NOT_out1 <=  NOT Signal_rsvd;

  Delay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_out1 <= Signal_rsvd;
      END IF;
    END IF;
  END PROCESS Delay_process;


  AND1_out1 <= NOT_out1 AND Delay_out1;

  Fall <= AND1_out1;

END rtl;

