DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "work"
unitName "ipbus"
)
(DmPackageRef
library "work"
unitName "emac_hostbus_decl"
)
(DmPackageRef
library "work"
unitName "fmcTLU"
)
(DmPackageRef
library "unisim"
unitName "vcomponents"
)
]
instances [
(Instance
name "I0"
duLibraryName "fmc_mTLU_lib"
duName "DUTInterfaces"
elements [
(GiElement
name "NUM_DUTS"
type "positive"
value "NUM_DUTS"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "IPBUS_WIDTH"
)
]
mwi 0
uid 1048,0
)
(Instance
name "I3"
duLibraryName "fmc_mTLU_lib"
duName "triggerLogic"
elements [
(GiElement
name "NUM_INPUTS"
type "positive"
value "4"
)
]
mwi 0
uid 2446,0
)
(Instance
name "I1"
duLibraryName "fmc_mTLU_lib"
duName "triggerInputs"
elements [
(GiElement
name "NUM_INPUTS"
type "natural"
value "4"
)
]
mwi 0
uid 3277,0
)
(Instance
name "I2"
duLibraryName "fmc_mTLU_lib"
duName "eventFormatter"
elements [
(GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "64"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
(GiElement
name "NUM_TRIG_INPUTS"
type "positive"
value "4"
)
]
mwi 0
uid 3597,0
)
(Instance
name "I4"
duLibraryName "fmc_mTLU_lib"
duName "IPBusInterface"
elements [
(GiElement
name "NUM_EXT_SLAVES"
type "positive"
value "NUM_EXT_SLAVES"
)
]
mwi 0
uid 4555,0
)
(Instance
name "I6"
duLibraryName "fmc_mTLU_lib"
duName "logic_clocks"
elements [
]
mwi 0
uid 4817,0
)
(Instance
name "I8"
duLibraryName "moduleware"
duName "sor"
elements [
]
mwi 1
uid 4949,0
)
(Instance
name "I5"
duLibraryName "fmc_mTLU_lib"
duName "eventBuffer"
elements [
(GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "64"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
]
mwi 0
uid 5038,0
)
]
libraryRefs [
"ieee"
"work"
"unisim"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy"
)
(vvPair
variable "d_logical"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy"
)
(vvPair
variable "date"
value "11/15/12"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "top_extphy"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "HEP_Instrumentation"
)
(vvPair
variable "host"
value "kipper.phy.bris.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "fmc_mTLU_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/fmc_mTLU_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/fmc_mTLU_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "top_extphy"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd"
)
(vvPair
variable "p_logical"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fmc_mTLU"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "/opt/CAD/Mentor/LeonardoSpectrum_2008a/bin"
)
(vvPair
variable "task_ModelSimPath"
value "/opt/CAD/Mentor/Modelsim/6.4a/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "/opt/CAD/Mentor/Precis_Synth_2009a_update2/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "/opt/CAD/Mentor/HDS2008.1b/questasim/bin"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:24:55"
)
(vvPair
variable "unit"
value "top_extphy"
)
(vvPair
variable "user"
value "phdgc"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 356,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-8000,46625,-6500,47375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-6500,47000,-6000,47000"
pts [
"-6500,47000"
"-6000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "courier,8,0"
)
xt "-12000,46550,-9000,47450"
st "busy_i"
ju 2
blo "-9000,47250"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "busy_i"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "courier,8,0"
)
xt "12000,2000,41000,2900"
st "busy_i            : std_logic_vector(NUM_DUTS-1 DOWNTO 0)"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-5000,89625,-3500,90375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-3500,90000,-3000,90000"
pts [
"-3500,90000"
"-3000,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "courier,8,0"
)
xt "-5000,88550,1000,89450"
st "cfd_discr_i"
ju 2
blo "1000,89250"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "cfd_discr_i"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "courier,8,0"
)
xt "12000,2900,44500,3800"
st "cfd_discr_i       : std_logic_vector(NUM_TRIG_INPUTS-1 DOWNTO 0)"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-8000,53625,-6500,54375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-6500,54000,-6000,54000"
pts [
"-6500,54000"
"-6000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "courier,8,0"
)
xt "-12500,53550,-9000,54450"
st "dut_clk"
ju 2
blo "-9000,54250"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "dut_clk"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "courier,8,0"
)
xt "12000,4700,41000,5600"
st "dut_clk           : std_logic_vector(NUM_DUTS-1 DOWNTO 0)"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "145500,14625,147000,15375"
)
(Line
uid 54,0
sl 0
ro 270
xt "145000,15000,145500,15000"
pts [
"145000,15000"
"145500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "courier,8,0"
)
xt "148000,14550,155500,15450"
st "gmii_gtx_clk_o"
blo "148000,15250"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
o 11
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "courier,8,0"
)
xt "12000,11900,27000,12800"
st "gmii_gtx_clk_o    : std_logic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "88000,6625,89500,7375"
)
(Line
uid 68,0
sl 0
ro 270
xt "89500,7000,90000,7000"
pts [
"89500,7000"
"90000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "courier,8,0"
)
xt "80000,6550,87000,7450"
st "gmii_rx_clk_i"
ju 2
blo "87000,7250"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 4
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "courier,8,0"
)
xt "12000,5600,27000,6500"
st "gmii_rx_clk_i     : std_logic"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "88000,9625,89500,10375"
)
(Line
uid 82,0
sl 0
ro 270
xt "89500,10000,90000,10000"
pts [
"89500,10000"
"90000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "courier,8,0"
)
xt "80500,9550,87000,10450"
st "gmii_rx_dv_i"
ju 2
blo "87000,10250"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
o 5
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "courier,8,0"
)
xt "12000,6500,27000,7400"
st "gmii_rx_dv_i      : std_logic"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "88000,12625,89500,13375"
)
(Line
uid 96,0
sl 0
ro 270
xt "89500,13000,90000,13000"
pts [
"89500,13000"
"90000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "courier,8,0"
)
xt "80500,12550,87000,13450"
st "gmii_rx_er_i"
ju 2
blo "87000,13250"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
o 6
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "courier,8,0"
)
xt "12000,7400,27000,8300"
st "gmii_rx_er_i      : std_logic"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "88000,15625,89500,16375"
)
(Line
uid 110,0
sl 0
ro 270
xt "89500,16000,90000,16000"
pts [
"89500,16000"
"90000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "81500,15550,87000,16450"
st "gmii_rxd_i"
ju 2
blo "87000,16250"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "courier,8,0"
)
xt "12000,8300,36500,9200"
st "gmii_rxd_i        : std_logic_vector(7 DOWNTO 0)"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "145500,5625,147000,6375"
)
(Line
uid 124,0
sl 0
ro 270
xt "145000,6000,145500,6000"
pts [
"145000,6000"
"145500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "courier,8,0"
)
xt "148000,5550,154500,6450"
st "gmii_tx_en_o"
blo "148000,6250"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
o 12
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "courier,8,0"
)
xt "12000,12800,27000,13700"
st "gmii_tx_en_o      : std_logic"
)
)
*19 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "145500,7625,147000,8375"
)
(Line
uid 138,0
sl 0
ro 270
xt "145000,8000,145500,8000"
pts [
"145000,8000"
"145500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "courier,8,0"
)
xt "148000,7550,154500,8450"
st "gmii_tx_er_o"
blo "148000,8250"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
o 13
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "courier,8,0"
)
xt "12000,13700,27000,14600"
st "gmii_tx_er_o      : std_logic"
)
)
*21 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "145500,10625,147000,11375"
)
(Line
uid 152,0
sl 0
ro 270
xt "145000,11000,145500,11000"
pts [
"145000,11000"
"145500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "courier,8,0"
)
xt "148000,10550,153500,11450"
st "gmii_txd_o"
blo "148000,11250"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "12000,14600,36500,15500"
st "gmii_txd_o        : std_logic_vector(7 DOWNTO 0)"
)
)
*23 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "6500,23625,8000,24375"
)
(Line
uid 166,0
sl 0
ro 270
xt "6000,24000,6500,24000"
pts [
"6000,24000"
"6500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
font "courier,8,0"
)
xt "9000,23550,13500,24450"
st "i2c_scl_o"
blo "9000,24250"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
decl (Decl
n "i2c_scl_o"
t "std_logic"
o 15
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "courier,8,0"
)
xt "12000,15500,27000,16400"
st "i2c_scl_o         : std_logic"
)
)
*25 (PortIoInOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 179,0
sl 0
ro 180
xt "-5000,25625,-3500,26375"
)
(Line
uid 180,0
sl 0
ro 180
xt "-3500,26000,-3000,26000"
pts [
"-3000,26000"
"-3500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "courier,8,0"
)
xt "-10500,25550,-6000,26450"
st "i2c_sda_d"
ju 2
blo "-6000,26250"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
decl (Decl
n "i2c_sda_d"
t "std_logic"
o 20
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "courier,8,0"
)
xt "12000,22700,27000,23600"
st "i2c_sda_d         : std_logic"
)
)
*27 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "5500,32625,7000,33375"
)
(Line
uid 194,0
sl 0
ro 270
xt "5000,33000,5500,33000"
pts [
"5000,33000"
"5500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
font "courier,8,0"
)
xt "8000,32550,11000,33450"
st "leds_o"
blo "8000,33250"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
decl (Decl
n "leds_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 16
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "courier,8,0"
)
xt "12000,17300,36500,18200"
st "leds_o            : std_logic_vector(3 DOWNTO 0)"
)
)
*29 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "145500,12625,147000,13375"
)
(Line
uid 208,0
sl 0
ro 270
xt "145000,13000,145500,13000"
pts [
"145000,13000"
"145500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "courier,8,0"
)
xt "148000,12550,153500,13450"
st "phy_rstb_o"
blo "148000,13250"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 217,0
decl (Decl
n "phy_rstb_o"
t "std_logic"
o 17
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "courier,8,0"
)
xt "12000,18200,27000,19100"
st "phy_rstb_o        : std_logic"
)
)
*31 (PortIoOut
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "63500,48625,65000,49375"
)
(Line
uid 222,0
sl 0
ro 270
xt "63000,49000,63500,49000"
pts [
"63000,49000"
"63500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "courier,8,0"
)
xt "66000,48550,73500,49450"
st "reset_or_clk_o"
blo "66000,49250"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 231,0
decl (Decl
n "reset_or_clk_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 18
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "12000,19100,41000,20000"
st "reset_or_clk_o    : std_logic_vector(NUM_DUTS-1 DOWNTO 0)"
)
)
*33 (PortIoIn
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "-5000,86625,-3500,87375"
)
(Line
uid 250,0
sl 0
ro 270
xt "-3500,87000,-3000,87000"
pts [
"-3500,87000"
"-3000,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "courier,8,0"
)
xt "-8000,85550,1000,86450"
st "threshold_discr_i"
ju 2
blo "1000,86250"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 259,0
decl (Decl
n "threshold_discr_i"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 10
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
font "courier,8,0"
)
xt "12000,11000,44500,11900"
st "threshold_discr_i : std_logic_vector(NUM_TRIG_INPUTS-1 DOWNTO 0)"
)
)
*35 (PortIoOut
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "63500,53625,65000,54375"
)
(Line
uid 264,0
sl 0
ro 270
xt "63000,54000,63500,54000"
pts [
"63000,54000"
"63500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
font "courier,8,0"
)
xt "66000,53550,71500,54450"
st "triggers_o"
blo "66000,54250"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 273,0
decl (Decl
n "triggers_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 19
suid 19,0
)
declText (MLText
uid 274,0
va (VaSet
font "courier,8,0"
)
xt "12000,20000,41000,20900"
st "triggers_o        : std_logic_vector(NUM_DUTS-1 DOWNTO 0)"
)
)
*37 (Grouping
uid 313,0
optionalChildren [
*38 (CommentText
uid 315,0
shape (Rectangle
uid 316,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "163000,115000,180000,116000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 317,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "163200,115050,175200,115950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 318,0
shape (Rectangle
uid 319,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "180000,111000,184000,112000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 320,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "180200,111050,184200,111950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 321,0
shape (Rectangle
uid 322,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "163000,113000,180000,114000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 323,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "163200,113050,168700,113950"
st "
top_extphy
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 324,0
shape (Rectangle
uid 325,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "159000,113000,163000,114000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 326,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "159200,113050,162200,113950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 327,0
shape (Rectangle
uid 328,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "180000,112000,200000,116000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 329,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "180200,112200,193700,114900"
st "
Top level of AIDA Mini-TLU
(double-height FMC coupled
to Xilinx SP605 )

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 330,0
shape (Rectangle
uid 331,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "184000,111000,200000,112000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 332,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "184200,111050,188200,111950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 333,0
shape (Rectangle
uid 334,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "159000,111000,180000,113000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 335,0
va (VaSet
fg "32768,0,0"
)
xt "162600,111000,176400,113000"
st "
University of Bristol 
High Energy Physics
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 336,0
shape (Rectangle
uid 337,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "159000,114000,163000,115000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 338,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "159200,114050,161700,114950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*46 (CommentText
uid 339,0
shape (Rectangle
uid 340,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "159000,115000,163000,116000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 341,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "159200,115050,162700,115950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*47 (CommentText
uid 342,0
shape (Rectangle
uid 343,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "163000,114000,180000,115000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 344,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "163200,114050,178700,114950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 314,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "159000,111000,200000,116000"
)
oxt "14000,66000,55000,71000"
)
*48 (PortIoIn
uid 745,0
shape (CompositeShape
uid 746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 747,0
sl 0
ro 270
xt "88000,18625,89500,19375"
)
(Line
uid 748,0
sl 0
ro 270
xt "89500,19000,90000,19000"
pts [
"89500,19000"
"90000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
font "courier,8,0"
)
xt "81500,18550,87000,19450"
st "sysclk_p_i"
ju 2
blo "87000,19250"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 757,0
decl (Decl
n "sysclk_p_i"
t "std_logic"
eolc "! 200 MHz xtal clock"
o 9
suid 20,0
)
declText (MLText
uid 758,0
va (VaSet
font "courier,8,0"
)
xt "12000,10100,39000,11000"
st "sysclk_p_i        : std_logic -- ! 200 MHz xtal clock"
)
)
*50 (PortIoIn
uid 759,0
shape (CompositeShape
uid 760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 761,0
sl 0
ro 270
xt "88000,21625,89500,22375"
)
(Line
uid 762,0
sl 0
ro 270
xt "89500,22000,90000,22000"
pts [
"89500,22000"
"90000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 763,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
font "courier,8,0"
)
xt "81500,21550,87000,22450"
st "sysclk_n_i"
ju 2
blo "87000,22250"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 771,0
decl (Decl
n "sysclk_n_i"
t "std_logic"
o 8
suid 21,0
)
declText (MLText
uid 772,0
va (VaSet
font "courier,8,0"
)
xt "12000,9200,27000,10100"
st "sysclk_n_i        : std_logic"
)
)
*52 (SaComponent
uid 1048,0
optionalChildren [
*53 (CptPort
uid 1012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,51625,7000,52375"
)
tg (CPTG
uid 1014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1015,0
va (VaSet
font "courier,8,0"
)
xt "8000,51550,12500,52450"
st "trigger_i"
blo "8000,52250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_i"
t "std_logic"
eolc "goes high when trigger logic issues a trigger"
o 5
suid 5,0
)
)
)
*54 (CptPort
uid 1020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,55625,7000,56375"
)
tg (CPTG
uid 1022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1023,0
va (VaSet
font "courier,8,0"
)
xt "8000,55550,15500,56450"
st "logic_strobe_i"
blo "8000,56250"
)
)
thePort (LogicalPort
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! goes high every 4th clock cycle"
o 7
suid 7,0
)
)
)
*55 (CptPort
uid 1024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,57625,7000,58375"
)
tg (CPTG
uid 1026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1027,0
va (VaSet
font "courier,8,0"
)
xt "8000,57550,27000,58450"
st "trigger_counter_i : (IPBUS_WIDTH-1:0)"
blo "8000,58250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_counter_i"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*56 (CptPort
uid 1028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,59625,7000,60375"
)
tg (CPTG
uid 1030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1031,0
va (VaSet
font "courier,8,0"
)
xt "8000,59550,14000,60450"
st "ipbus_clk_i"
blo "8000,60250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 9
suid 9,0
)
)
)
*57 (CptPort
uid 1032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,62625,7000,63375"
)
tg (CPTG
uid 1034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1035,0
va (VaSet
font "courier,8,0"
)
xt "8000,62550,15000,63450"
st "ipbus_reset_i"
blo "8000,63250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 10
suid 10,0
)
)
)
*58 (CptPort
uid 1036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,64625,7000,65375"
)
tg (CPTG
uid 1038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1039,0
va (VaSet
font "courier,8,0"
)
xt "8000,64550,11500,65450"
st "ipbus_i"
blo "8000,65250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
eolc "Signals from IPBus core to slave"
o 11
suid 11,0
)
)
)
*59 (CptPort
uid 1040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,58625,54750,59375"
)
tg (CPTG
uid 1042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1043,0
va (VaSet
font "courier,8,0"
)
xt "49500,58550,53000,59450"
st "ipbus_o"
ju 2
blo "53000,59250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
eolc "signals from slave to IPBus core"
o 12
suid 12,0
)
)
)
*60 (CptPort
uid 1044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,63625,54750,64375"
)
tg (CPTG
uid 1046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1047,0
va (VaSet
font "courier,8,0"
)
xt "50000,63550,53000,64450"
st "veto_o"
ju 2
blo "53000,64250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "veto_o"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 13
suid 13,0
)
)
)
*61 (CptPort
uid 1227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,46625,7000,47375"
)
tg (CPTG
uid 1229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1230,0
va (VaSet
font "courier,8,0"
)
xt "8000,46550,24500,47450"
st "busy_from_dut_i : (NUM_DUTS-1:0)"
blo "8000,47250"
)
)
thePort (LogicalPort
decl (Decl
n "busy_from_dut_i"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
eolc "BUSY input from DUTs"
o 2
suid 2,0
)
)
)
*62 (CptPort
uid 1231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,48625,7000,49375"
)
tg (CPTG
uid 1233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1234,0
va (VaSet
font "courier,8,0"
)
xt "8000,48550,15500,49450"
st "clk_4x_logic_i"
blo "8000,49250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_4x_logic_i"
t "std_logic"
o 6
suid 6,0
)
)
)
*63 (CptPort
uid 1235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,53625,7000,54375"
)
tg (CPTG
uid 1237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1238,0
va (VaSet
font "courier,8,0"
)
xt "8000,53550,24000,54450"
st "clk_from_dut_i : (NUM_DUTS-1:0)"
blo "8000,54250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_from_dut_i"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
eolc "clocks trigger data when in EUDET mode"
o 4
suid 4,0
)
)
)
*64 (CptPort
uid 1239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,48625,54750,49375"
)
tg (CPTG
uid 1241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1242,0
va (VaSet
font "courier,8,0"
)
xt "33500,48550,53000,49450"
st "reset_or_clk_to_dut_o : (NUM_DUTS-1:0)"
ju 2
blo "53000,49250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_or_clk_to_dut_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
eolc "! Either reset line or trigger"
o 3
suid 3,0
)
)
)
*65 (CptPort
uid 1243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,53625,54750,54375"
)
tg (CPTG
uid 1245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1246,0
va (VaSet
font "courier,8,0"
)
xt "36000,53550,53000,54450"
st "trigger_to_dut_o : (NUM_DUTS-1:0)"
ju 2
blo "53000,54250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger_to_dut_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
eolc "! Trigger output"
o 1
suid 1,0
)
)
)
]
shape (Rectangle
uid 1049,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,46000,54000,66000"
)
oxt "14000,17000,57000,37000"
ttg (MlTextGroup
uid 1050,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 1051,0
va (VaSet
font "courier,8,1"
)
xt "28750,60100,35250,61000"
st "fmc_mTLU_lib"
blo "28750,60800"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 1052,0
va (VaSet
font "courier,8,1"
)
xt "28750,61000,35750,61900"
st "DUTInterfaces"
blo "28750,61700"
tm "CptNameMgr"
)
*68 (Text
uid 1053,0
va (VaSet
font "courier,8,1"
)
xt "28750,61900,29750,62800"
st "I0"
blo "28750,62600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1054,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1055,0
text (MLText
uid 1056,0
va (VaSet
font "courier,8,0"
)
xt "19000,41200,41000,43000"
st "NUM_DUTS    = NUM_DUTS       ( positive )  
IPBUS_WIDTH = IPBUS_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "NUM_DUTS"
type "positive"
value "NUM_DUTS"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "IPBUS_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 1057,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,64250,8750,65750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*69 (Net
uid 1205,0
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! normally 160MHz"
o 24
suid 26,0
)
declText (MLText
uid 1206,0
va (VaSet
font "courier,8,0"
)
xt "12000,26300,41000,27200"
st "SIGNAL clk_4x_logic      : std_logic -- ! normally 160MHz"
)
)
*70 (Net
uid 1405,0
decl (Decl
n "ipb_clk"
t "std_logic"
eolc "! IPBus clock to slaves"
o 24
suid 35,0
)
declText (MLText
uid 1406,0
va (VaSet
font "courier,8,0"
)
xt "12000,29900,44000,30800"
st "SIGNAL ipb_clk           : std_logic -- ! IPBus clock to slaves"
)
)
*71 (Net
uid 1407,0
decl (Decl
n "ipb_rst"
t "std_logic"
eolc "! IPBus reset to slaves"
o 25
suid 36,0
)
declText (MLText
uid 1408,0
va (VaSet
font "courier,8,0"
)
xt "12000,30800,44000,31700"
st "SIGNAL ipb_rst           : std_logic -- ! IPBus reset to slaves"
)
)
*72 (Net
uid 1429,0
decl (Decl
n "ipbus_clk"
t "std_logic"
o 28
suid 39,0
)
declText (MLText
uid 1430,0
va (VaSet
font "courier,8,0"
)
xt "12000,32600,30500,33500"
st "SIGNAL ipbus_clk         : std_logic"
)
)
*73 (Net
uid 1431,0
decl (Decl
n "ipbus_reset"
t "std_logic"
o 29
suid 40,0
)
declText (MLText
uid 1432,0
va (VaSet
font "courier,8,0"
)
xt "12000,33500,30500,34400"
st "SIGNAL ipbus_reset       : std_logic"
)
)
*74 (Net
uid 1588,0
decl (Decl
n "ipbw"
t "ipb_wbus_array"
b "(NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IBus write signals"
o 26
suid 41,0
)
declText (MLText
uid 1589,0
va (VaSet
font "courier,8,0"
)
xt "12000,34400,58500,35300"
st "SIGNAL ipbw              : ipb_wbus_array(NUM_EXT_SLAVES-1 DOWNTO 0) -- ! IBus write signals"
)
)
*75 (Net
uid 1668,0
decl (Decl
n "ipbr"
t "ipb_rbus_array"
b "(NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IPBus read signals"
o 27
suid 42,0
)
declText (MLText
uid 1669,0
va (VaSet
font "courier,8,0"
)
xt "12000,31700,58500,32600"
st "SIGNAL ipbr              : ipb_rbus_array(NUM_EXT_SLAVES-1 DOWNTO 0) -- ! IPBus read signals"
)
)
*76 (Net
uid 1808,0
decl (Decl
n "overall_trigger"
t "std_logic"
eolc "goes high to load trigger data"
o 31
suid 61,0
)
declText (MLText
uid 1809,0
va (VaSet
font "courier,8,0"
)
xt "12000,35300,47500,36200"
st "SIGNAL overall_trigger   : std_logic -- goes high to load trigger data"
)
)
*77 (Net
uid 1810,0
decl (Decl
n "overall_veto"
t "std_logic"
eolc "! Halts triggers when high"
o 36
suid 62,0
)
declText (MLText
uid 1811,0
va (VaSet
font "courier,8,0"
)
xt "12000,36200,45500,37100"
st "SIGNAL overall_veto      : std_logic -- ! Halts triggers when high"
)
)
*78 (Net
uid 2117,0
lang 2
decl (Decl
n "triggers"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger from input conector active"
o 35
suid 68,0
)
declText (MLText
uid 2118,0
va (VaSet
font "courier,8,0"
)
xt "12000,40700,73000,41600"
st "SIGNAL triggers          : std_logic_vector(NUM_TRIG_INPUTS-1 DOWNTO 0) -- ! High when trigger from input conector active"
)
)
*79 (Net
uid 2273,0
lang 2
decl (Decl
n "trigger_count"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 41
suid 77,0
)
declText (MLText
uid 2274,0
va (VaSet
font "courier,8,0"
)
xt "12000,38900,46000,39800"
st "SIGNAL trigger_count     : std_logic_vector(IPBUS_WIDTH-1 DOWNTO 0)"
)
)
*80 (Net
uid 2360,0
lang 2
decl (Decl
n "data_strobe"
t "std_logic"
eolc "goes high when data ready to load into event buffer"
o 40
suid 82,0
)
declText (MLText
uid 2361,0
va (VaSet
font "courier,8,0"
)
xt "12000,28100,58000,29000"
st "SIGNAL data_strobe       : std_logic -- goes high when data ready to load into event buffer"
)
)
*81 (SaComponent
uid 2446,0
optionalChildren [
*82 (CptPort
uid 2410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,80625,92000,81375"
)
tg (CPTG
uid 2412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2413,0
va (VaSet
font "courier,8,0"
)
xt "93000,80550,99500,81450"
st "clk_4x_logic"
blo "93000,81250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! Rising edge active"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*83 (CptPort
uid 2414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,83625,92000,84375"
)
tg (CPTG
uid 2416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2417,0
va (VaSet
font "courier,8,0"
)
xt "93000,83550,100500,84450"
st "logic_strobe_i"
blo "93000,84250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 5
suid 2,0
)
)
)
*84 (CptPort
uid 2418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,92625,92000,93375"
)
tg (CPTG
uid 2420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2421,0
va (VaSet
font "courier,8,0"
)
xt "93000,92550,99000,93450"
st "ipbus_clk_i"
blo "93000,93250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 2
suid 3,0
)
)
)
*85 (CptPort
uid 2422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,95625,92000,96375"
)
tg (CPTG
uid 2424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2425,0
va (VaSet
font "courier,8,0"
)
xt "93000,95550,96500,96450"
st "ipbus_i"
blo "93000,96250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
eolc "Signals from IPBus core to slave"
o 3
suid 4,0
)
)
)
*86 (CptPort
uid 2426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "124000,94625,124750,95375"
)
tg (CPTG
uid 2428,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2429,0
va (VaSet
font "courier,8,0"
)
xt "119500,94550,123000,95450"
st "ipbus_o"
ju 2
blo "123000,95250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
eolc "signals from slave to IPBus core"
o 6
suid 5,0
)
)
)
*87 (CptPort
uid 2430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,98625,92000,99375"
)
tg (CPTG
uid 2432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2433,0
va (VaSet
font "courier,8,0"
)
xt "93000,98550,100000,99450"
st "ipbus_reset_i"
blo "93000,99250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 4
suid 6,0
)
)
)
*88 (CptPort
uid 2434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,86625,92000,87375"
)
tg (CPTG
uid 2436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2437,0
va (VaSet
font "courier,8,0"
)
xt "93000,86550,107500,87450"
st "trigger_i : (NUM_INPUTS-1:0)"
blo "93000,87250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "trigger_i"
t "std_logic_vector"
b "(NUM_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger from input conector active"
o 7
suid 7,0
)
)
)
*89 (CptPort
uid 2438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,89625,92000,90375"
)
tg (CPTG
uid 2440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2441,0
va (VaSet
font "courier,8,0"
)
xt "93000,89550,96000,90450"
st "veto_i"
blo "93000,90250"
)
)
thePort (LogicalPort
decl (Decl
n "veto_i"
t "std_logic"
eolc "! Halts triggers when high"
o 8
suid 8,0
)
)
)
*90 (CptPort
uid 2442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "124000,84625,124750,85375"
)
tg (CPTG
uid 2444,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2445,0
va (VaSet
font "courier,8,0"
)
xt "118500,84550,123000,85450"
st "trigger_o"
ju 2
blo "123000,85250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger_o"
t "std_logic"
eolc "! goes high when trigger passes"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 2447,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,80000,124000,100000"
)
oxt "15000,6000,47000,26000"
ttg (MlTextGroup
uid 2448,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 2449,0
va (VaSet
font "courier,8,1"
)
xt "101750,89100,108250,90000"
st "fmc_mTLU_lib"
blo "101750,89800"
tm "BdLibraryNameMgr"
)
*92 (Text
uid 2450,0
va (VaSet
font "courier,8,1"
)
xt "101750,90000,108250,90900"
st "triggerLogic"
blo "101750,90700"
tm "CptNameMgr"
)
*93 (Text
uid 2451,0
va (VaSet
font "courier,8,1"
)
xt "101750,90900,102750,91800"
st "I3"
blo "101750,91600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2452,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2453,0
text (MLText
uid 2454,0
va (VaSet
font "courier,8,0"
)
xt "102000,79100,118500,80000"
st "NUM_INPUTS = 4    ( positive )  "
)
header ""
)
elements [
(GiElement
name "NUM_INPUTS"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 2455,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "92250,98250,93750,99750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*94 (PortIoOut
uid 2818,0
shape (CompositeShape
uid 2819,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2820,0
sl 0
ro 270
xt "5500,35625,7000,36375"
)
(Line
uid 2821,0
sl 0
ro 270
xt "5000,36000,5500,36000"
pts [
"5000,36000"
"5500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2822,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2823,0
va (VaSet
font "courier,8,0"
)
xt "8000,35500,10000,36400"
st "leds"
blo "8000,36200"
tm "WireNameMgr"
)
)
)
*95 (Net
uid 2830,0
lang 2
decl (Decl
n "leds"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 37
suid 83,0
)
declText (MLText
uid 2831,0
va (VaSet
font "courier,8,0"
)
xt "12000,16400,36500,17300"
st "leds              : std_logic_vector(3 DOWNTO 0)"
)
)
*96 (PortIoIn
uid 2832,0
shape (CompositeShape
uid 2833,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2834,0
sl 0
ro 270
xt "90000,27625,91500,28375"
)
(Line
uid 2835,0
sl 0
ro 270
xt "91500,28000,92000,28000"
pts [
"91500,28000"
"92000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2836,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2837,0
va (VaSet
font "courier,8,0"
)
xt "83500,27550,89000,28450"
st "dip_switch"
ju 2
blo "89000,28250"
tm "WireNameMgr"
)
)
)
*97 (Net
uid 2844,0
lang 2
decl (Decl
n "dip_switch"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 38
suid 84,0
)
declText (MLText
uid 2845,0
va (VaSet
font "courier,8,0"
)
xt "12000,3800,36500,4700"
st "dip_switch        : std_logic_vector(3 DOWNTO 0)"
)
)
*98 (SaComponent
uid 3277,0
optionalChildren [
*99 (CptPort
uid 3236,0
optionalChildren [
*100 (FFT
pts [
"4750,81000"
"4000,81375"
"4000,80625"
]
uid 3240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,80625,4750,81375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,80625,4000,81375"
)
tg (CPTG
uid 3238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3239,0
va (VaSet
font "courier,8,0"
)
xt "5000,80550,11500,81450"
st "clk_4x_logic"
blo "5000,81250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! Rising edge active"
preAdd 0
posAdd 0
o 2
suid 1,0
)
)
)
*101 (CptPort
uid 3241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,83625,4000,84375"
)
tg (CPTG
uid 3243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3244,0
va (VaSet
font "courier,8,0"
)
xt "5000,83550,12500,84450"
st "logic_strobe_i"
blo "5000,84250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*102 (CptPort
uid 3245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,86625,4000,87375"
)
tg (CPTG
uid 3247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3248,0
va (VaSet
font "courier,8,0"
)
xt "5000,86550,23500,87450"
st "threshold_discr_i : (NUM_INPUTS-1:0)"
blo "5000,87250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "threshold_discr_i"
t "std_logic_vector"
b "(NUM_INPUTS-1 DOWNTO 0)"
eolc "! inputs from threshold comparators"
preAdd 0
posAdd 0
o 4
suid 3,0
)
)
)
*103 (CptPort
uid 3249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,89625,4000,90375"
)
tg (CPTG
uid 3251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3252,0
va (VaSet
font "courier,8,0"
)
xt "5000,89550,20500,90450"
st "cfd_discr_i : (NUM_INPUTS-1:0)"
blo "5000,90250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "cfd_discr_i"
t "std_logic_vector"
b "(NUM_INPUTS-1 DOWNTO 0)"
posAdd 0
o 1
suid 4,0
)
)
)
*104 (CptPort
uid 3253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,81625,44750,82375"
)
tg (CPTG
uid 3255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3256,0
va (VaSet
font "courier,8,0"
)
xt "25500,81550,43000,82450"
st "trigger_times_o : (NUM_INPUTS-1:0)"
ju 2
blo "43000,82250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_times_o"
t "t_triggerTimeArray"
b "(NUM_INPUTS-1 DOWNTO 0)"
eolc "! trigger arrival time ( w.r.t. logic_strobe)"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*105 (CptPort
uid 3257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,86625,44750,87375"
)
tg (CPTG
uid 3259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3260,0
va (VaSet
font "courier,8,0"
)
xt "28500,86550,43000,87450"
st "trigger_o : (NUM_INPUTS-1:0)"
ju 2
blo "43000,87250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_o"
t "std_logic_vector"
b "(NUM_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger active"
o 6
suid 7,0
)
)
)
*106 (CptPort
uid 3261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,92625,4000,93375"
)
tg (CPTG
uid 3263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3264,0
va (VaSet
font "courier,8,0"
)
xt "5000,92550,11000,93450"
st "ipbus_clk_i"
blo "5000,93250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 7
suid 8,0
)
)
)
*107 (CptPort
uid 3265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,95625,4000,96375"
)
tg (CPTG
uid 3267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3268,0
va (VaSet
font "courier,8,0"
)
xt "5000,95550,8500,96450"
st "ipbus_i"
blo "5000,96250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
eolc "Signals from IPBus core to slave"
o 9
suid 9,0
)
)
)
*108 (CptPort
uid 3269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,92625,44750,93375"
)
tg (CPTG
uid 3271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3272,0
va (VaSet
font "courier,8,0"
)
xt "39500,92550,43000,93450"
st "ipbus_o"
ju 2
blo "43000,93250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
eolc "signals from slave to IPBus core"
o 10
suid 10,0
)
)
)
*109 (CptPort
uid 3273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,98625,4000,99375"
)
tg (CPTG
uid 3275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3276,0
va (VaSet
font "courier,8,0"
)
xt "5000,98550,12000,99450"
st "ipbus_reset_i"
blo "5000,99250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 8
suid 11,0
)
)
)
]
shape (Rectangle
uid 3278,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,79000,44000,101000"
)
oxt "17000,11000,57000,33000"
ttg (MlTextGroup
uid 3279,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 3280,0
va (VaSet
font "courier,8,1"
)
xt "20750,94100,27250,95000"
st "fmc_mTLU_lib"
blo "20750,94800"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 3281,0
va (VaSet
font "courier,8,1"
)
xt "20750,95000,27750,95900"
st "triggerInputs"
blo "20750,95700"
tm "CptNameMgr"
)
*112 (Text
uid 3282,0
va (VaSet
font "courier,8,1"
)
xt "20750,95900,21750,96800"
st "I1"
blo "20750,96600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3283,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3284,0
text (MLText
uid 3285,0
va (VaSet
font "courier,8,0"
)
xt "17000,77100,33000,78000"
st "NUM_INPUTS = 4    ( natural )  "
)
header ""
)
elements [
(GiElement
name "NUM_INPUTS"
type "natural"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 3286,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "4250,99250,5750,100750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*113 (Net
uid 3331,0
lang 2
decl (Decl
n "trigger_times"
t "t_triggerTimeArray"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! trigger arrival time ( w.r.t. logic_strobe)"
preAdd 0
posAdd 0
o 38
suid 86,0
)
declText (MLText
uid 3332,0
va (VaSet
font "courier,8,0"
)
xt "12000,39800,73500,40700"
st "SIGNAL trigger_times     : t_triggerTimeArray(NUM_TRIG_INPUTS-1 DOWNTO 0) -- ! trigger arrival time ( w.r.t. logic_strobe)"
)
)
*114 (Net
uid 3567,0
lang 2
decl (Decl
n "event_data"
t "std_logic_vector"
b "(EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 42
suid 93,0
)
declText (MLText
uid 3568,0
va (VaSet
font "courier,8,0"
)
xt "12000,29000,48500,29900"
st "SIGNAL event_data        : std_logic_vector(EVENT_DATA_WIDTH-1 DOWNTO 0)"
)
)
*115 (SaComponent
uid 3597,0
optionalChildren [
*116 (CptPort
uid 3569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,39625,103000,40375"
)
tg (CPTG
uid 3571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3572,0
va (VaSet
font "courier,8,0"
)
xt "104000,39550,108500,40450"
st "trigger_i"
blo "104000,40250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_i"
t "std_logic"
eolc "goes high to load trigger data"
o 3
suid 1,0
)
)
)
*117 (CptPort
uid 3573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,44625,103000,45375"
)
tg (CPTG
uid 3575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3576,0
va (VaSet
font "courier,8,0"
)
xt "104000,44550,111500,45450"
st "clk_4x_logic_i"
blo "104000,45250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_4x_logic_i"
t "std_logic"
eolc "! Rising edge active"
preAdd 0
posAdd 0
o 1
suid 2,0
)
)
)
*118 (CptPort
uid 3577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,49625,103000,50375"
)
tg (CPTG
uid 3579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3580,0
va (VaSet
font "courier,8,0"
)
xt "104000,49550,111500,50450"
st "logic_strobe_i"
blo "104000,50250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 2
suid 3,0
)
)
)
*119 (CptPort
uid 3581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,39625,134750,40375"
)
tg (CPTG
uid 3583,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3584,0
va (VaSet
font "courier,8,0"
)
xt "126000,39550,133000,40450"
st "data_strobe_o"
ju 2
blo "133000,40250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "data_strobe_o"
t "std_logic"
eolc "goes high when data ready to load into event buffer"
o 4
suid 4,0
)
)
)
*120 (CptPort
uid 3585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,46625,134750,47375"
)
tg (CPTG
uid 3587,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3588,0
va (VaSet
font "courier,8,0"
)
xt "115000,46550,133000,47450"
st "trigger_count_o : (IPBUS_WIDTH-1:0)"
ju 2
blo "133000,47250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_count_o"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 5
suid 5,0
)
)
)
*121 (CptPort
uid 3589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,54625,103000,55375"
)
tg (CPTG
uid 3591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3592,0
va (VaSet
font "courier,8,0"
)
xt "104000,54550,124000,55450"
st "trigger_times_i : (NUM_TRIG_INPUTS-1:0)"
blo "104000,55250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "trigger_times_i"
t "t_triggerTimeArray"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "Array of trigger times ( w.r.t. logic_strobe)"
o 6
suid 6,0
)
)
)
*122 (CptPort
uid 3593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,53625,134750,54375"
)
tg (CPTG
uid 3595,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3596,0
va (VaSet
font "courier,8,0"
)
xt "114000,53550,133000,54450"
st "event_data_o : (EVENT_DATA_WIDTH-1:0)"
ju 2
blo "133000,54250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "event_data_o"
t "std_logic_vector"
b "(EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 3598,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,37000,134000,57000"
)
oxt "16000,18000,47000,38000"
ttg (MlTextGroup
uid 3599,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
uid 3600,0
va (VaSet
font "courier,8,1"
)
xt "111750,42100,118250,43000"
st "fmc_mTLU_lib"
blo "111750,42800"
tm "BdLibraryNameMgr"
)
*124 (Text
uid 3601,0
va (VaSet
font "courier,8,1"
)
xt "111750,43000,119250,43900"
st "eventFormatter"
blo "111750,43700"
tm "CptNameMgr"
)
*125 (Text
uid 3602,0
va (VaSet
font "courier,8,1"
)
xt "111750,43900,112750,44800"
st "I2"
blo "111750,44600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3603,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3604,0
text (MLText
uid 3605,0
va (VaSet
font "courier,8,0"
)
xt "114000,34200,134000,36900"
st "EVENT_DATA_WIDTH = 64    ( positive )  
IPBUS_WIDTH      = 32    ( positive )  
NUM_TRIG_INPUTS  = 4     ( positive )  "
)
header ""
)
elements [
(GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "64"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
(GiElement
name "NUM_TRIG_INPUTS"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 3606,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "103250,55250,104750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*126 (SaComponent
uid 4555,0
optionalChildren [
*127 (CptPort
uid 4479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,6625,105000,7375"
)
tg (CPTG
uid 4481,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4482,0
va (VaSet
font "courier,8,0"
)
xt "106000,6550,113000,7450"
st "gmii_rx_clk_i"
blo "106000,7250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 1
suid 2,0
)
)
)
*128 (CptPort
uid 4483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,9625,105000,10375"
)
tg (CPTG
uid 4485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4486,0
va (VaSet
font "courier,8,0"
)
xt "106000,9550,112500,10450"
st "gmii_rx_dv_i"
blo "106000,10250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
o 2
suid 3,0
)
)
)
*129 (CptPort
uid 4487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,12625,105000,13375"
)
tg (CPTG
uid 4489,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4490,0
va (VaSet
font "courier,8,0"
)
xt "106000,12550,112500,13450"
st "gmii_rx_er_i"
blo "106000,13250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
o 3
suid 4,0
)
)
)
*130 (CptPort
uid 4491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,15625,105000,16375"
)
tg (CPTG
uid 4493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4494,0
va (VaSet
font "courier,8,0"
)
xt "106000,15550,115500,16450"
st "gmii_rxd_i : (7:0)"
blo "106000,16250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*131 (CptPort
uid 4495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,5625,138750,6375"
)
tg (CPTG
uid 4497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4498,0
va (VaSet
font "courier,8,0"
)
xt "130500,5550,137000,6450"
st "gmii_tx_en_o"
ju 2
blo "137000,6250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
o 10
suid 6,0
)
)
)
*132 (CptPort
uid 4499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,7625,138750,8375"
)
tg (CPTG
uid 4501,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4502,0
va (VaSet
font "courier,8,0"
)
xt "130500,7550,137000,8450"
st "gmii_tx_er_o"
ju 2
blo "137000,8250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
o 11
suid 7,0
)
)
)
*133 (CptPort
uid 4503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,10625,138750,11375"
)
tg (CPTG
uid 4505,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4506,0
va (VaSet
font "courier,8,0"
)
xt "127500,10550,137000,11450"
st "gmii_txd_o : (7:0)"
ju 2
blo "137000,11250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 8,0
)
)
)
*134 (CptPort
uid 4507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,12625,138750,13375"
)
tg (CPTG
uid 4509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4510,0
va (VaSet
font "courier,8,0"
)
xt "131500,12550,137000,13450"
st "phy_rstb_o"
ju 2
blo "137000,13250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "phy_rstb_o"
t "std_logic"
o 17
suid 10,0
)
)
)
*135 (CptPort
uid 4511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,14625,138750,15375"
)
tg (CPTG
uid 4513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4514,0
va (VaSet
font "courier,8,0"
)
xt "129500,14550,137000,15450"
st "gmii_gtx_clk_o"
ju 2
blo "137000,15250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
o 9
suid 1,0
)
)
)
*136 (CptPort
uid 4515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,18625,105000,19375"
)
tg (CPTG
uid 4517,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4518,0
va (VaSet
font "courier,8,0"
)
xt "106000,18550,111500,19450"
st "sysclk_n_i"
blo "106000,19250"
)
)
thePort (LogicalPort
decl (Decl
n "sysclk_n_i"
t "std_logic"
o 6
suid 12,0
)
)
)
*137 (CptPort
uid 4519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,21625,105000,22375"
)
tg (CPTG
uid 4521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4522,0
va (VaSet
font "courier,8,0"
)
xt "106000,21550,111500,22450"
st "sysclk_p_i"
blo "106000,22250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sysclk_p_i"
t "std_logic"
eolc "! 200 MHz xtal clock"
o 7
suid 13,0
)
)
)
*138 (CptPort
uid 4523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,16625,138750,17375"
)
tg (CPTG
uid 4525,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4526,0
va (VaSet
font "courier,8,0"
)
xt "132500,16550,137000,17450"
st "ipb_clk_o"
ju 2
blo "137000,17250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ipb_clk_o"
t "std_logic"
eolc "! IPBus clock to slaves"
o 13
suid 14,0
)
)
)
*139 (CptPort
uid 4527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,19625,138750,20375"
)
tg (CPTG
uid 4529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4530,0
va (VaSet
font "courier,8,0"
)
xt "132500,19550,137000,20450"
st "ipb_rst_o"
ju 2
blo "137000,20250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ipb_rst_o"
t "std_logic"
eolc "! IPBus reset to slaves"
o 14
suid 15,0
)
)
)
*140 (CptPort
uid 4531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,21625,138750,22375"
)
tg (CPTG
uid 4533,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4534,0
va (VaSet
font "courier,8,0"
)
xt "122000,21550,137000,22450"
st "ipbw_o : (NUM_EXT_SLAVES-1:0)"
ju 2
blo "137000,22250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ipbw_o"
t "ipb_wbus_array"
b "(NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IBus write signals"
o 15
suid 16,0
)
)
)
*141 (CptPort
uid 4535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4536,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,24625,105000,25375"
)
tg (CPTG
uid 4537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4538,0
va (VaSet
font "courier,8,0"
)
xt "106000,24550,121000,25450"
st "ipbr_i : (NUM_EXT_SLAVES-1:0)"
blo "106000,25250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ipbr_i"
t "ipb_rbus_array"
b "(NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IPBus read signals"
o 5
suid 19,0
)
)
)
*142 (CptPort
uid 4539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,23625,138750,24375"
)
tg (CPTG
uid 4541,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4542,0
va (VaSet
font "courier,8,0"
)
xt "133500,23550,137000,24450"
st "onehz_o"
ju 2
blo "137000,24250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "onehz_o"
t "std_logic"
o 16
suid 22,0
)
)
)
*143 (CptPort
uid 4543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,26625,138750,27375"
)
tg (CPTG
uid 4545,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4546,0
va (VaSet
font "courier,8,0"
)
xt "129000,26550,137000,27450"
st "clocks_locked_o"
ju 2
blo "137000,27250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clocks_locked_o"
t "std_logic"
o 8
suid 23,0
)
)
)
*144 (CptPort
uid 4547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,27625,105000,28375"
)
tg (CPTG
uid 4549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4550,0
va (VaSet
font "courier,8,0"
)
xt "106000,27550,116500,28450"
st "dip_switch_i : (3:0)"
blo "106000,28250"
)
)
thePort (LogicalPort
decl (Decl
n "dip_switch_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 25,0
)
)
)
*145 (CptPort
uid 4551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4552,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,28625,138750,29375"
)
tg (CPTG
uid 4553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4554,0
va (VaSet
font "courier,8,0"
)
xt "128500,28550,137000,29450"
st "clk_logic_xtal_o"
ju 2
blo "137000,29250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_logic_xtal_o"
t "std_logic"
o 19
suid 26,0
)
)
)
]
shape (Rectangle
uid 4556,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,5000,138000,30000"
)
oxt "5000,21000,38000,46000"
ttg (MlTextGroup
uid 4557,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 4558,0
va (VaSet
font "courier,8,1"
)
xt "114750,16100,121250,17000"
st "fmc_mTLU_lib"
blo "114750,16800"
tm "BdLibraryNameMgr"
)
*147 (Text
uid 4559,0
va (VaSet
font "courier,8,1"
)
xt "114750,17000,122250,17900"
st "IPBusInterface"
blo "114750,17700"
tm "CptNameMgr"
)
*148 (Text
uid 4560,0
va (VaSet
font "courier,8,1"
)
xt "114750,17900,115750,18800"
st "I4"
blo "114750,18600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4561,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4562,0
text (MLText
uid 4563,0
va (VaSet
font "courier,8,0"
)
xt "113000,5100,138000,6000"
st "NUM_EXT_SLAVES = NUM_EXT_SLAVES    ( positive )  "
)
header ""
)
elements [
(GiElement
name "NUM_EXT_SLAVES"
type "positive"
value "NUM_EXT_SLAVES"
)
]
)
viewicon (ZoomableIcon
uid 4564,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,28250,106750,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*149 (PortIoInOut
uid 4643,0
shape (CompositeShape
uid 4644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4645,0
sl 0
ro 180
xt "150000,80625,151500,81375"
)
(Line
uid 4646,0
sl 0
ro 180
xt "151500,81000,152000,81000"
pts [
"152000,81000"
"151500,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4647,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4648,0
va (VaSet
font "courier,8,0"
)
xt "143500,80550,149000,81450"
st "extclk_p_b"
ju 2
blo "149000,81250"
tm "WireNameMgr"
)
)
)
*150 (PortIoInOut
uid 4649,0
shape (CompositeShape
uid 4650,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4651,0
sl 0
ro 180
xt "150000,83625,151500,84375"
)
(Line
uid 4652,0
sl 0
ro 180
xt "151500,84000,152000,84000"
pts [
"152000,84000"
"151500,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4653,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4654,0
va (VaSet
font "courier,8,0"
)
xt "143500,83550,149000,84450"
st "extclk_n_b"
ju 2
blo "149000,84250"
tm "WireNameMgr"
)
)
)
*151 (Net
uid 4655,0
decl (Decl
n "extclk_p_b"
t "std_logic"
eolc "either external clock in, or a clock being driven out"
o 48
suid 105,0
)
declText (MLText
uid 4656,0
va (VaSet
font "courier,8,0"
)
xt "12000,21800,55500,22700"
st "extclk_p_b        : std_logic -- either external clock in, or a clock being driven out"
)
)
*152 (Net
uid 4661,0
decl (Decl
n "extclk_n_b"
t "std_logic"
o 49
suid 106,0
)
declText (MLText
uid 4662,0
va (VaSet
font "courier,8,0"
)
xt "12000,20900,27000,21800"
st "extclk_n_b        : std_logic"
)
)
*153 (Net
uid 4667,0
decl (Decl
n "clk_logic_xtal"
t "std_logic"
eolc "! 40MHz clock from onboard xtal"
o 47
suid 107,0
)
declText (MLText
uid 4668,0
va (VaSet
font "courier,8,0"
)
xt "12000,27200,48000,28100"
st "SIGNAL clk_logic_xtal    : std_logic -- ! 40MHz clock from onboard xtal"
)
)
*154 (Net
uid 4691,0
lang 11
decl (Decl
n "strobe_4x_logic"
t "std_logic"
eolc "one pulse every 4 cycles of clk_4x"
o 40
suid 109,0
)
declText (MLText
uid 4692,0
va (VaSet
font "courier,8,0"
)
xt "12000,38000,49500,38900"
st "SIGNAL strobe_4x_logic   : std_logic -- one pulse every 4 cycles of clk_4x"
)
)
*155 (Net
uid 4693,0
lang 11
decl (Decl
n "clk_16x_logic"
t "std_logic"
eolc "640MHz clock"
o 41
suid 110,0
)
declText (MLText
uid 4694,0
va (VaSet
font "courier,8,0"
)
xt "12000,25400,38500,26300"
st "SIGNAL clk_16x_logic     : std_logic -- 640MHz clock"
)
)
*156 (Net
uid 4695,0
lang 11
decl (Decl
n "strobe_16x_logic"
t "std_logic"
eolc "strobes once every 4 cycles of clk_16x"
o 42
suid 111,0
)
declText (MLText
uid 4696,0
va (VaSet
font "courier,8,0"
)
xt "12000,37100,51500,38000"
st "SIGNAL strobe_16x_logic  : std_logic -- strobes once every 4 cycles of clk_16x"
)
)
*157 (SaComponent
uid 4817,0
optionalChildren [
*158 (CptPort
uid 4769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,86625,160000,87375"
)
tg (CPTG
uid 4771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4772,0
va (VaSet
font "courier,8,0"
)
xt "161000,86550,169500,87450"
st "clk_logic_xtal_i"
blo "161000,87250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk_logic_xtal_i"
t "std_logic"
eolc "! 40MHz clock from onboard xtal"
o 4
suid 1,0
)
)
)
*159 (CptPort
uid 4773,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4774,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,80625,160000,81375"
)
tg (CPTG
uid 4775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4776,0
va (VaSet
font "courier,8,0"
)
xt "161000,80550,166500,81450"
st "extclk_p_b"
blo "161000,81250"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "extclk_p_b"
t "std_logic"
eolc "either external clock in, or a clock being driven out"
o 10
suid 2,0
)
)
)
*160 (CptPort
uid 4777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184000,80625,184750,81375"
)
tg (CPTG
uid 4779,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4780,0
va (VaSet
font "courier,8,0"
)
xt "175500,80550,183000,81450"
st "clk_4x_logic_o"
ju 2
blo "183000,81250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk_4x_logic_o"
t "std_logic"
eolc "160MHz clock"
o 6
suid 3,0
)
)
)
*161 (CptPort
uid 4781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184000,83625,184750,84375"
)
tg (CPTG
uid 4783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4784,0
va (VaSet
font "courier,8,0"
)
xt "174000,83550,183000,84450"
st "strobe_4x_logic_O"
ju 2
blo "183000,84250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "strobe_4x_logic_O"
t "std_logic"
eolc "one pulse every 4 cycles of clk_4x"
o 9
suid 4,0
)
)
)
*162 (CptPort
uid 4785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184000,86625,184750,87375"
)
tg (CPTG
uid 4787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4788,0
va (VaSet
font "courier,8,0"
)
xt "175000,86550,183000,87450"
st "clk_16x_logic_O"
ju 2
blo "183000,87250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk_16x_logic_O"
t "std_logic"
eolc "640MHz clock"
o 5
suid 5,0
)
)
)
*163 (CptPort
uid 4789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184000,90625,184750,91375"
)
tg (CPTG
uid 4791,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4792,0
va (VaSet
font "courier,8,0"
)
xt "173500,90550,183000,91450"
st "strobe_16x_logic_O"
ju 2
blo "183000,91250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "strobe_16x_logic_O"
t "std_logic"
eolc "strobes once every 4 cycles of clk_16x"
o 8
suid 6,0
)
)
)
*164 (CptPort
uid 4793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,90625,160000,91375"
)
tg (CPTG
uid 4795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4796,0
va (VaSet
font "courier,8,0"
)
xt "161000,90550,167000,91450"
st "ipbus_clk_i"
blo "161000,91250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 1
suid 7,0
)
)
)
*165 (CptPort
uid 4797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,93625,160000,94375"
)
tg (CPTG
uid 4799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4800,0
va (VaSet
font "courier,8,0"
)
xt "161000,93550,164500,94450"
st "ipbus_i"
blo "161000,94250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
o 2
suid 8,0
)
)
)
*166 (CptPort
uid 4801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184000,93625,184750,94375"
)
tg (CPTG
uid 4803,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4804,0
va (VaSet
font "courier,8,0"
)
xt "179500,93550,183000,94450"
st "ipbus_o"
ju 2
blo "183000,94250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
o 7
suid 9,0
)
)
)
*167 (CptPort
uid 4805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,96625,160000,97375"
)
tg (CPTG
uid 4807,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4808,0
va (VaSet
font "courier,8,0"
)
xt "161000,96550,168000,97450"
st "ipbus_reset_i"
blo "161000,97250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 3
suid 10,0
)
)
)
*168 (CptPort
uid 4809,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4810,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,83625,160000,84375"
)
tg (CPTG
uid 4811,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4812,0
va (VaSet
font "courier,8,0"
)
xt "161000,83550,166500,84450"
st "extclk_n_b"
blo "161000,84250"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "extclk_n_b"
t "std_logic"
o 11
suid 11,0
)
)
)
*169 (CptPort
uid 4813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184000,96625,184750,97375"
)
tg (CPTG
uid 4815,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4816,0
va (VaSet
font "courier,8,0"
)
xt "177000,96550,183000,97450"
st "clk_logic_o"
ju 2
blo "183000,97250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_logic_o"
t "std_logic"
o 12
suid 13,0
)
)
)
]
shape (Rectangle
uid 4818,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "160000,79000,184000,99000"
)
oxt "15000,20000,39000,40000"
ttg (MlTextGroup
uid 4819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
uid 4820,0
va (VaSet
font "courier,8,1"
)
xt "167750,81100,174250,82000"
st "fmc_mTLU_lib"
blo "167750,81800"
tm "BdLibraryNameMgr"
)
*171 (Text
uid 4821,0
va (VaSet
font "courier,8,1"
)
xt "167750,82000,174250,82900"
st "logic_clocks"
blo "167750,82700"
tm "CptNameMgr"
)
*172 (Text
uid 4822,0
va (VaSet
font "courier,8,1"
)
xt "167750,82900,168750,83800"
st "I6"
blo "167750,83600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4824,0
text (MLText
uid 4825,0
va (VaSet
font "courier,8,0"
)
xt "166000,78000,166000,78000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4826,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "160250,97250,161750,98750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*173 (MWC
uid 4949,0
optionalChildren [
*174 (CptPort
uid 4913,0
optionalChildren [
*175 (Line
uid 4917,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "80000,90000,81000,90000"
pts [
"81000,90000"
"80000,90000"
]
)
*176 (Property
uid 4918,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4914,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "81000,89625,81750,90375"
)
tg (CPTG
uid 4915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4916,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "82219,89342,84219,90242"
st "dout"
ju 2
blo "84219,90042"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "! Halts triggers when high"
o 36
suid 1,0
)
)
)
*177 (CptPort
uid 4919,0
optionalChildren [
*178 (Line
uid 4923,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "75000,89000,76589,89000"
pts [
"75000,89000"
"76589,89000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4920,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "74250,88625,75000,89375"
)
tg (CPTG
uid 4921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4922,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "71885,88294,73885,89194"
st "din0"
blo "71885,88994"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
eolc "--! Goes high when event buffer almost full"
o 45
suid 2,0
)
)
)
*179 (CptPort
uid 4924,0
optionalChildren [
*180 (Line
uid 4928,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "75000,91000,76589,91000"
pts [
"75000,91000"
"76589,91000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4925,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "74250,90625,75000,91375"
)
tg (CPTG
uid 4926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4927,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72000,90700,74000,91600"
st "din1"
blo "72000,91400"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 45
suid 3,0
)
)
)
*181 (CommentGraphic
uid 4929,0
optionalChildren [
*182 (Property
uid 4931,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"76000,92000"
"76000,92000"
]
uid 4930,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "76000,92000,76000,92000"
)
oxt "7000,10000,7000,10000"
)
*183 (CommentGraphic
uid 4932,0
optionalChildren [
*184 (Property
uid 4934,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"76000,88000"
"76000,88000"
]
uid 4933,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "76000,88000,76000,88000"
)
oxt "7000,6000,7000,6000"
)
*185 (CommentGraphic
uid 4935,0
shape (Arc2D
pts [
"76000,88004"
"78263,88521"
"80000,90000"
]
uid 4936,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "76000,88003,80000,90000"
)
oxt "7000,6003,11000,8000"
)
*186 (Grouping
uid 4937,0
optionalChildren [
*187 (CommentGraphic
uid 4939,0
optionalChildren [
*188 (Property
uid 4941,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"76000,91998"
"76000,88000"
"77183,88211"
"78952,89156"
"80000,90000"
"78048,91132"
"76000,91998"
]
uid 4940,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "76000,88000,80000,91998"
)
oxt "7000,6000,11000,9998"
)
*189 (CommentGraphic
uid 4942,0
optionalChildren [
*190 (Property
uid 4944,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"76000,88000"
"76763,90001"
"76000,92000"
]
uid 4943,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "76000,88000,76762,92000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 4938,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "76000,88000,80000,92000"
)
oxt "7000,6000,11000,10000"
)
*191 (CommentGraphic
uid 4945,0
shape (Arc2D
pts [
"80000,90005"
"78449,91394"
"75996,91998"
]
uid 4946,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "75996,90005,80000,92000"
)
oxt "6996,8005,11000,10000"
)
*192 (CommentGraphic
uid 4947,0
shape (PolyLine2D
pts [
"80000,90000"
"80000,90000"
]
uid 4948,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "80000,90000,80000,90000"
)
oxt "11000,8000,11000,8000"
)
]
shape (Rectangle
uid 4950,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "75000,88000,81000,92000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 4951,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
uid 4952,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "76500,90600,82000,91500"
st "moduleware"
blo "76500,91300"
)
*194 (Text
uid 4953,0
va (VaSet
font "courier,8,0"
)
xt "76500,91500,78000,92400"
st "sor"
blo "76500,92200"
)
*195 (Text
uid 4954,0
va (VaSet
font "courier,8,0"
)
xt "76500,92400,77500,93300"
st "I8"
blo "76500,93100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4955,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4956,0
text (MLText
uid 4957,0
va (VaSet
font "courier,8,0"
)
xt "60000,78900,60000,78900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*196 (Net
uid 4982,0
decl (Decl
n "veto_o"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 45
suid 116,0
)
declText (MLText
uid 4983,0
va (VaSet
font "courier,8,0"
)
xt "12000,41600,52000,42500"
st "SIGNAL veto_o            : std_logic -- goes high when one or more DUT are busy"
)
)
*197 (Net
uid 4988,0
decl (Decl
n "buffer_full_o"
t "std_logic"
eolc "--! Goes high when event buffer almost full"
o 45
suid 117,0
)
declText (MLText
uid 4989,0
va (VaSet
font "courier,8,0"
)
xt "12000,24500,52500,25400"
st "SIGNAL buffer_full_o     : std_logic --! Goes high when event buffer almost full"
)
)
*198 (SaComponent
uid 5038,0
optionalChildren [
*199 (CptPort
uid 4998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,43625,165000,44375"
)
tg (CPTG
uid 5000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5001,0
va (VaSet
font "courier,8,0"
)
xt "166000,43550,173500,44450"
st "clk_4x_logic_i"
blo "166000,44250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_4x_logic_i"
t "std_logic"
o 1
suid 1,0
)
)
)
*200 (CptPort
uid 5002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,59625,165000,60375"
)
tg (CPTG
uid 5004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5005,0
va (VaSet
font "courier,8,0"
)
xt "166000,59550,175000,60450"
st "strobe_4x_logic_i"
blo "166000,60250"
)
)
thePort (LogicalPort
decl (Decl
n "strobe_4x_logic_i"
t "std_logic"
o 2
suid 2,0
)
)
)
*201 (CptPort
uid 5006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,51625,165000,52375"
)
tg (CPTG
uid 5008,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5009,0
va (VaSet
font "courier,8,0"
)
xt "166000,51550,172000,52450"
st "ipbus_clk_i"
blo "166000,52250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 3
suid 3,0
)
)
)
*202 (CptPort
uid 5010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5011,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,56625,165000,57375"
)
tg (CPTG
uid 5012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5013,0
va (VaSet
font "courier,8,0"
)
xt "166000,56550,173000,57450"
st "ipbus_reset_i"
blo "166000,57250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 4
suid 4,0
)
)
)
*203 (CptPort
uid 5014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5015,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,53625,165000,54375"
)
tg (CPTG
uid 5016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5017,0
va (VaSet
font "courier,8,0"
)
xt "166000,53550,169500,54450"
st "ipbus_i"
blo "166000,54250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
o 5
suid 5,0
)
)
)
*204 (CptPort
uid 5018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,44625,206750,45375"
)
tg (CPTG
uid 5020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5021,0
va (VaSet
font "courier,8,0"
)
xt "201500,44550,205000,45450"
st "ipbus_o"
ju 2
blo "205000,45250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
o 6
suid 6,0
)
)
)
*205 (CptPort
uid 5022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5023,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,48625,165000,49375"
)
tg (CPTG
uid 5024,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5025,0
va (VaSet
font "courier,8,0"
)
xt "166000,48550,185000,49450"
st "event_data_i : (EVENT_DATA_WIDTH-1:0)"
blo "166000,49250"
)
)
thePort (LogicalPort
decl (Decl
n "event_data_i"
t "std_logic_vector"
b "(EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
*206 (CptPort
uid 5026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5027,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,46625,165000,47375"
)
tg (CPTG
uid 5028,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5029,0
va (VaSet
font "courier,8,0"
)
xt "166000,46550,184000,47450"
st "trigger_count_i : (IPBUS_WIDTH-1:0)"
blo "166000,47250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_count_i"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*207 (CptPort
uid 5030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,40625,165000,41375"
)
tg (CPTG
uid 5032,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5033,0
va (VaSet
font "courier,8,0"
)
xt "166000,40550,173000,41450"
st "data_strobe_i"
blo "166000,41250"
)
)
thePort (LogicalPort
decl (Decl
n "data_strobe_i"
t "std_logic"
eolc "Indicates data to transfer"
o 9
suid 9,0
)
)
)
*208 (CptPort
uid 5034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,55625,206750,56375"
)
tg (CPTG
uid 5036,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5037,0
va (VaSet
font "courier,8,0"
)
xt "198000,55550,205000,56450"
st "buffer_full_o"
ju 2
blo "205000,56250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "buffer_full_o"
t "std_logic"
eolc "--! Goes high when event buffer almost full"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 5039,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "165000,40000,206000,61000"
)
oxt "16000,16000,57000,37000"
ttg (MlTextGroup
uid 5040,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
uid 5041,0
va (VaSet
font "courier,8,1"
)
xt "181750,43100,188250,44000"
st "fmc_mTLU_lib"
blo "181750,43800"
tm "BdLibraryNameMgr"
)
*210 (Text
uid 5042,0
va (VaSet
font "courier,8,1"
)
xt "181750,44000,187750,44900"
st "eventBuffer"
blo "181750,44700"
tm "CptNameMgr"
)
*211 (Text
uid 5043,0
va (VaSet
font "courier,8,1"
)
xt "181750,44900,182750,45800"
st "I5"
blo "181750,45600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5044,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5045,0
text (MLText
uid 5046,0
va (VaSet
font "courier,8,0"
)
xt "172000,38100,192000,39900"
st "EVENT_DATA_WIDTH = 64    ( positive )  
IPBUS_WIDTH      = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "64"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 5047,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "165250,59250,166750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*212 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,47000,6250,47000"
pts [
"-6000,47000"
"6250,47000"
]
)
start &1
end &61
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-4000,46100,8000,47000"
st "busy_i : (NUM_DUTS-1:0)"
blo "-4000,46800"
tm "WireNameMgr"
)
)
on &2
)
*213 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,90000,3250,90000"
pts [
"-3000,90000"
"3250,90000"
]
)
start &3
end &103
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1000,89100,5000,90000"
st "cfd_discr_i"
blo "-1000,89800"
tm "WireNameMgr"
)
)
on &4
)
*214 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,54000,6250,54000"
pts [
"-6000,54000"
"6250,54000"
]
)
start &5
end &63
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-4000,53100,-500,54000"
st "dut_clk"
blo "-4000,53800"
tm "WireNameMgr"
)
)
on &6
)
*215 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "138750,15000,145000,15000"
pts [
"145000,15000"
"138750,15000"
]
)
start &7
end &135
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,14100,151500,15000"
st "gmii_gtx_clk_o"
blo "144000,14800"
tm "WireNameMgr"
)
)
on &8
)
*216 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "90000,7000,104250,7000"
pts [
"90000,7000"
"104250,7000"
]
)
start &9
end &127
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,6100,99000,7000"
st "gmii_rx_clk_i"
blo "92000,6800"
tm "WireNameMgr"
)
)
on &10
)
*217 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "90000,10000,104250,10000"
pts [
"90000,10000"
"104250,10000"
]
)
start &11
end &128
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,9100,98500,10000"
st "gmii_rx_dv_i"
blo "92000,9800"
tm "WireNameMgr"
)
)
on &12
)
*218 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "90000,13000,104250,13000"
pts [
"90000,13000"
"104250,13000"
]
)
start &13
end &129
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,12100,98500,13000"
st "gmii_rx_er_i"
blo "92000,12800"
tm "WireNameMgr"
)
)
on &14
)
*219 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,16000,104250,16000"
pts [
"90000,16000"
"104250,16000"
]
)
start &15
end &130
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,15100,101500,16000"
st "gmii_rxd_i : (7:0)"
blo "92000,15800"
tm "WireNameMgr"
)
)
on &16
)
*220 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "138750,6000,145000,6000"
pts [
"145000,6000"
"138750,6000"
]
)
start &17
end &131
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,5100,150500,6000"
st "gmii_tx_en_o"
blo "144000,5800"
tm "WireNameMgr"
)
)
on &18
)
*221 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "138750,8000,145000,8000"
pts [
"145000,8000"
"138750,8000"
]
)
start &19
end &132
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,7100,150500,8000"
st "gmii_tx_er_o"
blo "144000,7800"
tm "WireNameMgr"
)
)
on &20
)
*222 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,11000,145000,11000"
pts [
"145000,11000"
"138750,11000"
]
)
start &21
end &133
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,10100,153500,11000"
st "gmii_txd_o : (7:0)"
blo "144000,10800"
tm "WireNameMgr"
)
)
on &22
)
*223 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "-4000,24000,6000,24000"
pts [
"6000,24000"
"-4000,24000"
]
)
start &23
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,23100,9500,24000"
st "i2c_scl_o"
blo "5000,23800"
tm "WireNameMgr"
)
)
on &24
)
*224 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "-3000,26000,7000,26000"
pts [
"-3000,26000"
"7000,26000"
]
)
start &25
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1000,25100,3500,26000"
st "i2c_sda_d"
blo "-1000,25800"
tm "WireNameMgr"
)
)
on &26
)
*225 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5000,33000,5000,33000"
pts [
"5000,33000"
"-5000,33000"
]
)
start &27
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "4000,32100,11500,33000"
st "leds_o : (3:0)"
blo "4000,32800"
tm "WireNameMgr"
)
)
on &28
)
*226 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "138750,13000,145000,13000"
pts [
"145000,13000"
"138750,13000"
]
)
start &29
end &134
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,12100,149500,13000"
st "phy_rstb_o"
blo "144000,12800"
tm "WireNameMgr"
)
)
on &30
)
*227 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,49000,63000,49000"
pts [
"63000,49000"
"54750,49000"
]
)
start &31
end &64
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "62000,48100,69500,49000"
st "reset_or_clk_o"
blo "62000,48800"
tm "WireNameMgr"
)
)
on &32
)
*228 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,87000,3250,87000"
pts [
"-3000,87000"
"3250,87000"
]
)
start &33
end &102
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-10000,82100,11000,83000"
st "threshold_discr_i : (NUM_TRIG_INPUTS-1:0)"
blo "-10000,82800"
tm "WireNameMgr"
)
)
on &34
)
*229 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,54000,63000,54000"
pts [
"63000,54000"
"54750,54000"
]
)
start &35
end &65
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "62000,53100,67500,54000"
st "triggers_o"
blo "62000,53800"
tm "WireNameMgr"
)
)
on &36
)
*230 (Wire
uid 751,0
shape (OrthoPolyLine
uid 752,0
va (VaSet
vasetType 3
)
xt "90000,19000,104250,19000"
pts [
"90000,19000"
"104250,19000"
]
)
start &48
end &136
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,18100,97500,19000"
st "sysclk_p_i"
blo "92000,18800"
tm "WireNameMgr"
)
)
on &49
)
*231 (Wire
uid 765,0
shape (OrthoPolyLine
uid 766,0
va (VaSet
vasetType 3
)
xt "90000,22000,104250,22000"
pts [
"90000,22000"
"104250,22000"
]
)
start &50
end &137
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 770,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,21100,97500,22000"
st "sysclk_n_i"
blo "92000,21800"
tm "WireNameMgr"
)
)
on &51
)
*232 (Wire
uid 1215,0
shape (OrthoPolyLine
uid 1216,0
va (VaSet
vasetType 3
)
xt "-7000,56000,6250,56000"
pts [
"6250,56000"
"-7000,56000"
]
)
start &54
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
va (VaSet
font "courier,8,0"
)
xt "-4000,55100,4000,56000"
st "strobe_4x_logic"
blo "-4000,55800"
tm "WireNameMgr"
)
)
on &154
)
*233 (Wire
uid 1304,0
shape (OrthoPolyLine
uid 1305,0
va (VaSet
vasetType 3
)
xt "-7000,49000,6250,49000"
pts [
"-7000,49000"
"6250,49000"
]
)
end &62
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1309,0
va (VaSet
font "courier,8,0"
)
xt "-5000,48100,1500,49000"
st "clk_4x_logic"
blo "-5000,48800"
tm "WireNameMgr"
)
)
on &69
)
*234 (Wire
uid 1359,0
shape (OrthoPolyLine
uid 1360,0
va (VaSet
vasetType 3
)
xt "138750,17000,146000,17000"
pts [
"138750,17000"
"146000,17000"
]
)
start &138
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1364,0
va (VaSet
font "courier,8,0"
)
xt "140750,16100,144250,17000"
st "ipb_clk"
blo "140750,16800"
tm "WireNameMgr"
)
)
on &70
)
*235 (Wire
uid 1367,0
shape (OrthoPolyLine
uid 1368,0
va (VaSet
vasetType 3
)
xt "138750,20000,146000,20000"
pts [
"138750,20000"
"146000,20000"
]
)
start &139
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1372,0
va (VaSet
font "courier,8,0"
)
xt "140750,19100,144250,20000"
st "ipb_rst"
blo "140750,19800"
tm "WireNameMgr"
)
)
on &71
)
*236 (Wire
uid 1383,0
shape (OrthoPolyLine
uid 1384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,22000,146000,22000"
pts [
"138750,22000"
"146000,22000"
]
)
start &140
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1388,0
va (VaSet
font "courier,8,0"
)
xt "140000,21100,154000,22000"
st "ipbw : (NUM_EXT_SLAVES-1:0)"
blo "140000,21800"
tm "WireNameMgr"
)
)
on &74
)
*237 (Wire
uid 1391,0
shape (OrthoPolyLine
uid 1392,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,25000,104250,25000"
pts [
"104250,25000"
"89000,25000"
]
)
start &141
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1396,0
va (VaSet
font "courier,8,0"
)
xt "90000,24100,104000,25000"
st "ipbr : (NUM_EXT_SLAVES-1:0)"
blo "90000,24800"
tm "WireNameMgr"
)
)
on &75
)
*238 (Wire
uid 1415,0
shape (OrthoPolyLine
uid 1416,0
va (VaSet
vasetType 3
)
xt "-7000,60000,6250,60000"
pts [
"6250,60000"
"-7000,60000"
]
)
start &56
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1420,0
va (VaSet
font "courier,8,0"
)
xt "-5000,59100,-500,60000"
st "ipbus_clk"
blo "-5000,59800"
tm "WireNameMgr"
)
)
on &72
)
*239 (Wire
uid 1423,0
shape (OrthoPolyLine
uid 1424,0
va (VaSet
vasetType 3
)
xt "-7000,63000,6250,63000"
pts [
"6250,63000"
"-7000,63000"
]
)
start &57
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1428,0
va (VaSet
font "courier,8,0"
)
xt "-5000,62100,1000,63000"
st "ipbus_reset"
blo "-5000,62800"
tm "WireNameMgr"
)
)
on &73
)
*240 (Wire
uid 1672,0
shape (OrthoPolyLine
uid 1673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,65000,6250,65000"
pts [
"-7000,65000"
"6250,65000"
]
)
end &58
sat 16
eat 32
sty 1
sl "(0)"
st 0
sf 1
tg (WTG
uid 1676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1677,0
va (VaSet
font "courier,8,0"
)
xt "-5000,64100,10500,65000"
st "ipbw(0) : (NUM_EXT_SLAVES-1:0)"
blo "-5000,64800"
tm "WireNameMgr"
)
)
on &74
)
*241 (Wire
uid 1680,0
shape (OrthoPolyLine
uid 1681,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,59000,66000,59000"
pts [
"54750,59000"
"66000,59000"
]
)
start &59
sat 32
eat 16
sty 1
sl "(0)"
st 0
sf 1
tg (WTG
uid 1684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1685,0
va (VaSet
font "courier,8,0"
)
xt "56000,58100,71500,59000"
st "ipbr(0) : (NUM_EXT_SLAVES-1:0)"
blo "56000,58800"
tm "WireNameMgr"
)
)
on &75
)
*242 (Wire
uid 1698,0
shape (OrthoPolyLine
uid 1699,0
va (VaSet
vasetType 3
)
xt "-7000,81000,3250,81000"
pts [
"-7000,81000"
"3250,81000"
]
)
end &99
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1703,0
va (VaSet
font "courier,8,0"
)
xt "-5000,80100,1500,81000"
st "clk_4x_logic"
blo "-5000,80800"
tm "WireNameMgr"
)
)
on &69
)
*243 (Wire
uid 1706,0
shape (OrthoPolyLine
uid 1707,0
va (VaSet
vasetType 3
)
xt "-7000,84000,3250,84000"
pts [
"-7000,84000"
"3250,84000"
]
)
end &101
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1711,0
va (VaSet
font "courier,8,0"
)
xt "-6000,83100,2000,84000"
st "strobe_4x_logic"
blo "-6000,83800"
tm "WireNameMgr"
)
)
on &154
)
*244 (Wire
uid 1714,0
shape (OrthoPolyLine
uid 1715,0
va (VaSet
vasetType 3
)
xt "-7000,93000,3250,93000"
pts [
"-7000,93000"
"3250,93000"
]
)
end &106
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1719,0
va (VaSet
font "courier,8,0"
)
xt "-5000,92100,-500,93000"
st "ipbus_clk"
blo "-5000,92800"
tm "WireNameMgr"
)
)
on &72
)
*245 (Wire
uid 1722,0
shape (OrthoPolyLine
uid 1723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,96000,3250,96000"
pts [
"-7000,96000"
"3250,96000"
]
)
end &107
sat 16
eat 32
sty 1
sl "(1)"
st 0
sf 1
tg (WTG
uid 1726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1727,0
va (VaSet
font "courier,8,0"
)
xt "-5000,95100,10500,96000"
st "ipbw(1) : (NUM_EXT_SLAVES-1:0)"
blo "-5000,95800"
tm "WireNameMgr"
)
)
on &74
)
*246 (Wire
uid 1730,0
shape (OrthoPolyLine
uid 1731,0
va (VaSet
vasetType 3
)
xt "-7000,99000,3250,99000"
pts [
"-7000,99000"
"3250,99000"
]
)
end &109
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1735,0
va (VaSet
font "courier,8,0"
)
xt "-5000,98100,1000,99000"
st "ipbus_reset"
blo "-5000,98800"
tm "WireNameMgr"
)
)
on &73
)
*247 (Wire
uid 1738,0
shape (OrthoPolyLine
uid 1739,0
va (VaSet
vasetType 3
)
xt "124750,85000,136000,85000"
pts [
"124750,85000"
"136000,85000"
]
)
start &90
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1743,0
va (VaSet
font "courier,8,0"
)
xt "126750,84100,134750,85000"
st "overall_trigger"
blo "126750,84800"
tm "WireNameMgr"
)
)
on &76
)
*248 (Wire
uid 1746,0
shape (OrthoPolyLine
uid 1747,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124750,95000,136000,95000"
pts [
"124750,95000"
"136000,95000"
]
)
start &86
sat 32
eat 16
sty 1
sl "(2)"
st 0
sf 1
tg (WTG
uid 1750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1751,0
va (VaSet
font "courier,8,0"
)
xt "126750,94100,142250,95000"
st "ipbr(2) : (NUM_EXT_SLAVES-1:0)"
blo "126750,94800"
tm "WireNameMgr"
)
)
on &75
)
*249 (Wire
uid 1754,0
shape (OrthoPolyLine
uid 1755,0
va (VaSet
vasetType 3
)
xt "84000,81000,91250,81000"
pts [
"91250,81000"
"84000,81000"
]
)
start &82
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1759,0
va (VaSet
font "courier,8,0"
)
xt "83250,80100,89750,81000"
st "clk_4x_logic"
blo "83250,80800"
tm "WireNameMgr"
)
)
on &69
)
*250 (Wire
uid 1762,0
shape (OrthoPolyLine
uid 1763,0
va (VaSet
vasetType 3
)
xt "84000,84000,91250,84000"
pts [
"91250,84000"
"84000,84000"
]
)
start &83
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1767,0
va (VaSet
font "courier,8,0"
)
xt "82250,83100,90250,84000"
st "strobe_4x_logic"
blo "82250,83800"
tm "WireNameMgr"
)
)
on &154
)
*251 (Wire
uid 1778,0
shape (OrthoPolyLine
uid 1779,0
va (VaSet
vasetType 3
)
xt "81000,90000,91250,90000"
pts [
"91250,90000"
"81000,90000"
]
)
start &89
end &174
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1783,0
va (VaSet
font "courier,8,0"
)
xt "83250,89100,89750,90000"
st "overall_veto"
blo "83250,89800"
tm "WireNameMgr"
)
)
on &77
)
*252 (Wire
uid 1786,0
shape (OrthoPolyLine
uid 1787,0
va (VaSet
vasetType 3
)
xt "84000,93000,91250,93000"
pts [
"91250,93000"
"84000,93000"
]
)
start &84
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1791,0
va (VaSet
font "courier,8,0"
)
xt "84250,92100,88750,93000"
st "ipbus_clk"
blo "84250,92800"
tm "WireNameMgr"
)
)
on &72
)
*253 (Wire
uid 1794,0
shape (OrthoPolyLine
uid 1795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,96000,91250,96000"
pts [
"91250,96000"
"84000,96000"
]
)
start &85
sat 32
eat 16
sty 1
sl "(2)"
st 0
sf 1
tg (WTG
uid 1798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1799,0
va (VaSet
font "courier,8,0"
)
xt "76000,95100,91500,96000"
st "ipbw(2) : (NUM_EXT_SLAVES-1:0)"
blo "76000,95800"
tm "WireNameMgr"
)
)
on &74
)
*254 (Wire
uid 1802,0
shape (OrthoPolyLine
uid 1803,0
va (VaSet
vasetType 3
)
xt "84000,99000,91250,99000"
pts [
"91250,99000"
"84000,99000"
]
)
start &87
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1807,0
va (VaSet
font "courier,8,0"
)
xt "83250,98100,89250,99000"
st "ipbus_reset"
blo "83250,98800"
tm "WireNameMgr"
)
)
on &73
)
*255 (Wire
uid 1814,0
shape (OrthoPolyLine
uid 1815,0
va (VaSet
vasetType 3
)
xt "-7000,52000,6250,52000"
pts [
"6250,52000"
"-7000,52000"
]
)
start &53
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1819,0
va (VaSet
font "courier,8,0"
)
xt "-5000,51100,3000,52000"
st "overall_trigger"
blo "-5000,51800"
tm "WireNameMgr"
)
)
on &76
)
*256 (Wire
uid 2101,0
shape (OrthoPolyLine
uid 2102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,87000,91250,87000"
pts [
"44750,87000"
"91250,87000"
]
)
start &105
end &88
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2106,0
va (VaSet
font "courier,8,0"
)
xt "46000,86100,62500,87000"
st "triggers : (NUM_TRIG_INPUTS-1:0)"
blo "46000,86800"
tm "WireNameMgr"
)
)
on &78
)
*257 (Wire
uid 2109,0
shape (OrthoPolyLine
uid 2110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,93000,55000,93000"
pts [
"44750,93000"
"55000,93000"
]
)
start &108
sat 32
eat 16
sty 1
sl "(1)"
st 0
sf 1
tg (WTG
uid 2113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2114,0
va (VaSet
font "courier,8,0"
)
xt "46750,92100,62250,93000"
st "ipbr(1) : (NUM_EXT_SLAVES-1:0)"
blo "46750,92800"
tm "WireNameMgr"
)
)
on &75
)
*258 (Wire
uid 2141,0
shape (OrthoPolyLine
uid 2142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,58000,6250,58000"
pts [
"6250,58000"
"-7000,58000"
]
)
start &55
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2146,0
va (VaSet
font "courier,8,0"
)
xt "-11000,57100,6000,58000"
st "trigger_count : (IPBUS_WIDTH-1:0)"
blo "-11000,57800"
tm "WireNameMgr"
)
)
on &79
)
*259 (Wire
uid 2227,0
shape (OrthoPolyLine
uid 2228,0
va (VaSet
vasetType 3
)
xt "90000,40000,102250,40000"
pts [
"102250,40000"
"90000,40000"
]
)
start &116
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2232,0
va (VaSet
font "courier,8,0"
)
xt "92000,39100,100000,40000"
st "overall_trigger"
blo "92000,39800"
tm "WireNameMgr"
)
)
on &76
)
*260 (Wire
uid 2235,0
shape (OrthoPolyLine
uid 2236,0
va (VaSet
vasetType 3
)
xt "90000,45000,102250,45000"
pts [
"102250,45000"
"90000,45000"
]
)
start &117
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2240,0
va (VaSet
font "courier,8,0"
)
xt "94250,44100,100750,45000"
st "clk_4x_logic"
blo "94250,44800"
tm "WireNameMgr"
)
)
on &69
)
*261 (Wire
uid 2243,0
shape (OrthoPolyLine
uid 2244,0
va (VaSet
vasetType 3
)
xt "91000,50000,102250,50000"
pts [
"102250,50000"
"91000,50000"
]
)
start &118
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2248,0
va (VaSet
font "courier,8,0"
)
xt "92000,49100,100000,50000"
st "strobe_4x_logic"
blo "92000,49800"
tm "WireNameMgr"
)
)
on &154
)
*262 (Wire
uid 2251,0
shape (OrthoPolyLine
uid 2252,0
va (VaSet
vasetType 3
)
xt "134750,40000,164250,41000"
pts [
"134750,40000"
"163000,40000"
"163000,41000"
"164250,41000"
]
)
start &119
end &207
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2256,0
va (VaSet
font "courier,8,0"
)
xt "136750,39100,142750,40000"
st "data_strobe"
blo "136750,39800"
tm "WireNameMgr"
)
)
on &80
)
*263 (Wire
uid 2824,0
shape (OrthoPolyLine
uid 2825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5000,36000,5000,36000"
pts [
"-5000,36000"
"5000,36000"
]
)
end &94
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2829,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-3000,35100,3500,36000"
st "leds : (3:0)"
blo "-3000,35800"
tm "WireNameMgr"
)
)
on &95
)
*264 (Wire
uid 2838,0
shape (OrthoPolyLine
uid 2839,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,28000,104250,28000"
pts [
"92000,28000"
"104250,28000"
]
)
start &96
end &144
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2843,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "94000,27100,103500,28000"
st "dip_switch : (3:0)"
blo "94000,27800"
tm "WireNameMgr"
)
)
on &97
)
*265 (Wire
uid 3327,0
shape (OrthoPolyLine
uid 3328,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,55000,102250,82000"
pts [
"44750,82000"
"71000,82000"
"71000,55000"
"102250,55000"
]
)
start &104
end &121
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3330,0
va (VaSet
font "courier,8,0"
)
xt "76000,55100,95000,56000"
st "trigger_times : (NUM_TRIG_INPUTS-1:0)"
blo "76000,55800"
tm "WireNameMgr"
)
)
on &113
)
*266 (Wire
uid 3415,0
shape (OrthoPolyLine
uid 3416,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134750,49000,164250,54000"
pts [
"134750,54000"
"140000,54000"
"140000,49000"
"164250,49000"
]
)
start &122
end &205
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3418,0
va (VaSet
font "courier,8,0"
)
xt "136750,53100,142250,54000"
st "event_data"
blo "136750,53800"
tm "WireNameMgr"
)
)
on &114
)
*267 (Wire
uid 3421,0
shape (OrthoPolyLine
uid 3422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134750,47000,164250,47000"
pts [
"134750,47000"
"164250,47000"
]
)
start &120
end &206
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3424,0
va (VaSet
font "courier,8,0"
)
xt "136750,46100,143750,47000"
st "trigger_count"
blo "136750,46800"
tm "WireNameMgr"
)
)
on &79
)
*268 (Wire
uid 3521,0
shape (OrthoPolyLine
uid 3522,0
va (VaSet
vasetType 3
)
xt "142000,44000,164250,44000"
pts [
"164250,44000"
"142000,44000"
]
)
start &199
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3526,0
va (VaSet
font "courier,8,0"
)
xt "144000,43100,150500,44000"
st "clk_4x_logic"
blo "144000,43800"
tm "WireNameMgr"
)
)
on &69
)
*269 (Wire
uid 3537,0
shape (OrthoPolyLine
uid 3538,0
va (VaSet
vasetType 3
)
xt "156000,52000,164250,52000"
pts [
"164250,52000"
"156000,52000"
]
)
start &201
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3542,0
va (VaSet
font "courier,8,0"
)
xt "158000,51100,162500,52000"
st "ipbus_clk"
blo "158000,51800"
tm "WireNameMgr"
)
)
on &72
)
*270 (Wire
uid 3545,0
shape (OrthoPolyLine
uid 3546,0
va (VaSet
vasetType 3
)
xt "156000,57000,164250,57000"
pts [
"164250,57000"
"156000,57000"
]
)
start &202
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3550,0
va (VaSet
font "courier,8,0"
)
xt "158000,56100,164000,57000"
st "ipbus_reset"
blo "158000,56800"
tm "WireNameMgr"
)
)
on &73
)
*271 (Wire
uid 3553,0
shape (OrthoPolyLine
uid 3554,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "156000,54000,164250,54000"
pts [
"164250,54000"
"156000,54000"
]
)
start &203
sat 32
eat 16
sty 1
sl "(3)"
st 0
sf 1
tg (WTG
uid 3557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3558,0
va (VaSet
font "courier,8,0"
)
xt "158000,53100,173500,54000"
st "ipbw(3) : (NUM_EXT_SLAVES-1:0)"
blo "158000,53800"
tm "WireNameMgr"
)
)
on &74
)
*272 (Wire
uid 3561,0
shape (OrthoPolyLine
uid 3562,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "206750,45000,224000,45000"
pts [
"206750,45000"
"224000,45000"
]
)
start &204
sat 32
eat 16
sty 1
sl "(3)"
st 0
sf 1
tg (WTG
uid 3565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3566,0
va (VaSet
font "courier,8,0"
)
xt "220750,44100,236250,45000"
st "ipbr(3) : (NUM_EXT_SLAVES-1:0)"
blo "220750,44800"
tm "WireNameMgr"
)
)
on &75
)
*273 (Wire
uid 4567,0
shape (OrthoPolyLine
uid 4568,0
va (VaSet
vasetType 3
)
xt "184750,81000,200000,81000"
pts [
"184750,81000"
"200000,81000"
]
)
start &160
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4572,0
va (VaSet
font "courier,8,0"
)
xt "186750,80100,193250,81000"
st "clk_4x_logic"
blo "186750,80800"
tm "WireNameMgr"
)
)
on &69
)
*274 (Wire
uid 4575,0
shape (OrthoPolyLine
uid 4576,0
va (VaSet
vasetType 3
)
xt "184750,84000,200000,84000"
pts [
"184750,84000"
"200000,84000"
]
)
start &161
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4580,0
va (VaSet
font "courier,8,0"
)
xt "186750,83100,194750,84000"
st "strobe_4x_logic"
blo "186750,83800"
tm "WireNameMgr"
)
)
on &154
)
*275 (Wire
uid 4583,0
shape (OrthoPolyLine
uid 4584,0
va (VaSet
vasetType 3
)
xt "184750,87000,200000,87000"
pts [
"184750,87000"
"200000,87000"
]
)
start &162
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4588,0
va (VaSet
font "courier,8,0"
)
xt "186750,86100,193750,87000"
st "clk_16x_logic"
blo "186750,86800"
tm "WireNameMgr"
)
)
on &155
)
*276 (Wire
uid 4591,0
shape (OrthoPolyLine
uid 4592,0
va (VaSet
vasetType 3
)
xt "184750,91000,200000,91000"
pts [
"184750,91000"
"200000,91000"
]
)
start &163
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4596,0
va (VaSet
font "courier,8,0"
)
xt "186750,90100,195250,91000"
st "strobe_16x_logic"
blo "186750,90800"
tm "WireNameMgr"
)
)
on &156
)
*277 (Wire
uid 4599,0
shape (OrthoPolyLine
uid 4600,0
va (VaSet
vasetType 3
)
xt "184750,94000,200000,94000"
pts [
"184750,94000"
"200000,94000"
]
)
start &166
sat 32
eat 16
sl "(4)"
st 0
sf 1
tg (WTG
uid 4603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4604,0
va (VaSet
font "courier,8,0"
)
xt "186750,93100,202250,94000"
st "ipbr(4) : (NUM_EXT_SLAVES-1:0)"
blo "186750,93800"
tm "WireNameMgr"
)
)
on &75
)
*278 (Wire
uid 4607,0
shape (OrthoPolyLine
uid 4608,0
va (VaSet
vasetType 3
)
xt "150000,97000,159250,97000"
pts [
"159250,97000"
"150000,97000"
]
)
start &167
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4612,0
va (VaSet
font "courier,8,0"
)
xt "151250,96100,157250,97000"
st "ipbus_reset"
blo "151250,96800"
tm "WireNameMgr"
)
)
on &73
)
*279 (Wire
uid 4615,0
shape (OrthoPolyLine
uid 4616,0
va (VaSet
vasetType 3
)
xt "150000,94000,159250,94000"
pts [
"159250,94000"
"150000,94000"
]
)
start &165
sat 32
eat 16
sl "(4)"
st 0
sf 1
tg (WTG
uid 4619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4620,0
va (VaSet
font "courier,8,0"
)
xt "152000,93100,167500,94000"
st "ipbw(4) : (NUM_EXT_SLAVES-1:0)"
blo "152000,93800"
tm "WireNameMgr"
)
)
on &74
)
*280 (Wire
uid 4623,0
shape (OrthoPolyLine
uid 4624,0
va (VaSet
vasetType 3
)
xt "150000,91000,159250,91000"
pts [
"159250,91000"
"150000,91000"
]
)
start &164
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4628,0
va (VaSet
font "courier,8,0"
)
xt "152250,90100,156750,91000"
st "ipbus_clk"
blo "152250,90800"
tm "WireNameMgr"
)
)
on &72
)
*281 (Wire
uid 4631,0
shape (OrthoPolyLine
uid 4632,0
va (VaSet
vasetType 3
)
xt "150000,87000,159250,87000"
pts [
"159250,87000"
"150000,87000"
]
)
start &158
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4636,0
va (VaSet
font "courier,8,0"
)
xt "149250,86100,156750,87000"
st "clk_logic_xtal"
blo "149250,86800"
tm "WireNameMgr"
)
)
on &153
)
*282 (Wire
uid 4657,0
shape (OrthoPolyLine
uid 4658,0
va (VaSet
vasetType 3
)
xt "152000,81000,159250,81000"
pts [
"152000,81000"
"159250,81000"
]
)
start &149
end &159
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4660,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "154000,80100,159500,81000"
st "extclk_p_b"
blo "154000,80800"
tm "WireNameMgr"
)
)
on &151
)
*283 (Wire
uid 4663,0
shape (OrthoPolyLine
uid 4664,0
va (VaSet
vasetType 3
)
xt "152000,84000,159250,84000"
pts [
"152000,84000"
"159250,84000"
]
)
start &150
end &168
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4666,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "154000,83100,159500,84000"
st "extclk_n_b"
blo "154000,83800"
tm "WireNameMgr"
)
)
on &152
)
*284 (Wire
uid 4699,0
shape (OrthoPolyLine
uid 4700,0
va (VaSet
vasetType 3
)
xt "138750,29000,146000,29000"
pts [
"138750,29000"
"146000,29000"
]
)
start &145
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4704,0
va (VaSet
font "courier,8,0"
)
xt "140750,28100,148250,29000"
st "clk_logic_xtal"
blo "140750,28800"
tm "WireNameMgr"
)
)
on &153
)
*285 (Wire
uid 4897,0
shape (OrthoPolyLine
uid 4898,0
va (VaSet
vasetType 3
)
xt "156000,60000,164250,60000"
pts [
"164250,60000"
"156000,60000"
]
)
start &200
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4902,0
va (VaSet
font "courier,8,0"
)
xt "154250,59100,162250,60000"
st "strobe_4x_logic"
blo "154250,59800"
tm "WireNameMgr"
)
)
on &154
)
*286 (Wire
uid 4984,0
shape (OrthoPolyLine
uid 4985,0
va (VaSet
vasetType 3
)
xt "54750,64000,75000,91000"
pts [
"54750,64000"
"69000,64000"
"69000,91000"
"75000,91000"
]
)
start &60
end &179
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4987,0
va (VaSet
font "courier,8,0"
)
xt "56750,63100,59750,64000"
st "veto_o"
blo "56750,63800"
tm "WireNameMgr"
)
)
on &196
)
*287 (Wire
uid 4990,0
shape (OrthoPolyLine
uid 4991,0
va (VaSet
vasetType 3
)
xt "72000,56000,212000,89000"
pts [
"206750,56000"
"212000,56000"
"212000,74000"
"72000,74000"
"72000,89000"
"75000,89000"
]
)
start &208
end &177
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4993,0
va (VaSet
font "courier,8,0"
)
xt "208750,55100,215750,56000"
st "buffer_full_o"
blo "208750,55800"
tm "WireNameMgr"
)
)
on &197
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *288 (PackageList
uid 345,0
stg "VerticalLayoutStrategy"
textVec [
*289 (Text
uid 346,0
va (VaSet
font "courier,8,1"
)
xt "-13000,0,-6500,900"
st "Package List"
blo "-13000,700"
)
*290 (MLText
uid 347,0
va (VaSet
font "courier,8,0"
)
xt "-13000,900,3000,10800"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY work;
USE work.ipbus.all;
USE work.emac_hostbus_decl.all;

USE work.fmcTLU.all;
LIBRARY unisim;
USE unisim.vcomponents.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 348,0
stg "VerticalLayoutStrategy"
textVec [
*291 (Text
uid 349,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*292 (Text
uid 350,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*293 (MLText
uid 351,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*294 (Text
uid 352,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*295 (MLText
uid 353,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*296 (Text
uid 354,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*297 (MLText
uid 355,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1737,263,3667,1050"
viewArea "97159,29833,222293,74989"
cachedDiagramExtent "-13000,0,236250,116000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1684
paperHeight 2384
unixPaperWidth 1684
unixPaperHeight 2384
paperType "A1  (594mm x 841mm)"
unixPaperName "A1  (594mm x 841mm)"
panelVisible 1
allPanelsVisible 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-13000,0"
lastUid 5047,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*298 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*299 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*300 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,2750,6350"
st "I0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*301 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*302 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*303 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2000,6350"
st "I0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*304 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*305 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*306 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2000,6350"
st "I0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*307 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*308 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*309 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,1500,6350"
st "I0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*311 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*312 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,750,6350"
st "I0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*313 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*314 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*316 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*317 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*318 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "10000,200,16500,1100"
st "Declarations"
blo "10000,900"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "10000,1100,13000,2000"
st "Ports:"
blo "10000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "10000,200,14500,1100"
st "Pre User:"
blo "10000,900"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "10000,200,10000,200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "10000,23600,18500,24500"
st "Diagram Signals:"
blo "10000,24300"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "10000,200,15500,1100"
st "Post User:"
blo "10000,900"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "10000,200,10000,200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 117,0
usingSuid 1
emptyRow *319 (LEmptyRow
)
uid 358,0
optionalChildren [
*320 (RefLabelRowHdr
)
*321 (TitleRowHdr
)
*322 (FilterRowHdr
)
*323 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*324 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*325 (GroupColHdr
tm "GroupColHdrMgr"
)
*326 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*327 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*328 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*329 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*330 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*331 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*332 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "leds_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 16
suid 14,0
)
)
uid 277,0
)
*333 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
o 11
suid 4,0
)
)
uid 279,0
)
*334 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
o 12
suid 9,0
)
)
uid 281,0
)
*335 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
o 13
suid 10,0
)
)
uid 283,0
)
*336 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 4
suid 5,0
)
)
uid 285,0
)
*337 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
o 5
suid 6,0
)
)
uid 287,0
)
*338 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
o 6
suid 7,0
)
)
uid 289,0
)
*339 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 8,0
)
)
uid 291,0
)
*340 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "phy_rstb_o"
t "std_logic"
o 17
suid 15,0
)
)
uid 293,0
)
*341 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 11,0
)
)
uid 295,0
)
*342 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "triggers_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 19
suid 19,0
)
)
uid 297,0
)
*343 (LeafLogPort
port (LogicalPort
decl (Decl
n "busy_i"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 299,0
)
*344 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reset_or_clk_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 18
suid 16,0
)
)
uid 301,0
)
*345 (LeafLogPort
port (LogicalPort
decl (Decl
n "dut_clk"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 303,0
)
*346 (LeafLogPort
port (LogicalPort
decl (Decl
n "threshold_discr_i"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 10
suid 18,0
)
)
uid 305,0
)
*347 (LeafLogPort
port (LogicalPort
decl (Decl
n "cfd_discr_i"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 307,0
)
*348 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i2c_scl_o"
t "std_logic"
o 15
suid 12,0
)
)
uid 309,0
)
*349 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "i2c_sda_d"
t "std_logic"
o 20
suid 13,0
)
)
uid 311,0
)
*350 (LeafLogPort
port (LogicalPort
decl (Decl
n "sysclk_p_i"
t "std_logic"
eolc "! 200 MHz xtal clock"
o 9
suid 20,0
)
)
uid 742,0
)
*351 (LeafLogPort
port (LogicalPort
decl (Decl
n "sysclk_n_i"
t "std_logic"
o 8
suid 21,0
)
)
uid 744,0
)
*352 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! normally 160MHz"
o 24
suid 26,0
)
)
uid 1223,0
)
*353 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipb_clk"
t "std_logic"
eolc "! IPBus clock to slaves"
o 24
suid 35,0
)
)
uid 1409,0
)
*354 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipb_rst"
t "std_logic"
eolc "! IPBus reset to slaves"
o 25
suid 36,0
)
)
uid 1411,0
)
*355 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbus_clk"
t "std_logic"
o 28
suid 39,0
)
)
uid 2119,0
)
*356 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbus_reset"
t "std_logic"
o 29
suid 40,0
)
)
uid 2121,0
)
*357 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbw"
t "ipb_wbus_array"
b "(NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IBus write signals"
o 26
suid 41,0
)
)
uid 2123,0
)
*358 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbr"
t "ipb_rbus_array"
b "(NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IPBus read signals"
o 27
suid 42,0
)
)
uid 2125,0
)
*359 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "overall_trigger"
t "std_logic"
eolc "goes high to load trigger data"
o 31
suid 61,0
)
)
uid 2131,0
)
*360 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "overall_veto"
t "std_logic"
eolc "! Halts triggers when high"
o 36
suid 62,0
)
)
uid 2133,0
)
*361 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "triggers"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger from input conector active"
o 35
suid 68,0
)
)
uid 2137,0
)
*362 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trigger_count"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 41
suid 77,0
)
)
uid 2287,0
)
*363 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "data_strobe"
t "std_logic"
eolc "goes high when data ready to load into event buffer"
o 40
suid 82,0
)
)
uid 2362,0
)
*364 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "leds"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 37
suid 83,0
)
)
uid 2814,0
scheme 0
)
*365 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dip_switch"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 38
suid 84,0
)
)
uid 2816,0
scheme 0
)
*366 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trigger_times"
t "t_triggerTimeArray"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! trigger arrival time ( w.r.t. logic_strobe)"
preAdd 0
posAdd 0
o 38
suid 86,0
)
)
uid 3333,0
)
*367 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "event_data"
t "std_logic_vector"
b "(EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 42
suid 93,0
)
)
uid 3653,0
)
*368 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "extclk_p_b"
t "std_logic"
eolc "either external clock in, or a clock being driven out"
o 48
suid 105,0
)
)
uid 4683,0
)
*369 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "extclk_n_b"
t "std_logic"
o 49
suid 106,0
)
)
uid 4685,0
)
*370 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_logic_xtal"
t "std_logic"
eolc "! 40MHz clock from onboard xtal"
o 47
suid 107,0
)
)
uid 4687,0
)
*371 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "strobe_4x_logic"
t "std_logic"
eolc "one pulse every 4 cycles of clk_4x"
o 40
suid 109,0
)
)
uid 4705,0
)
*372 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_16x_logic"
t "std_logic"
eolc "640MHz clock"
o 41
suid 110,0
)
)
uid 4707,0
)
*373 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "strobe_16x_logic"
t "std_logic"
eolc "strobes once every 4 cycles of clk_16x"
o 42
suid 111,0
)
)
uid 4709,0
)
*374 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "veto_o"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 45
suid 116,0
)
)
uid 4994,0
)
*375 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "buffer_full_o"
t "std_logic"
eolc "--! Goes high when event buffer almost full"
o 45
suid 117,0
)
)
uid 4996,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 371,0
optionalChildren [
*376 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *377 (MRCItem
litem &319
pos 44
dimension 20
)
uid 373,0
optionalChildren [
*378 (MRCItem
litem &320
pos 0
dimension 20
uid 374,0
)
*379 (MRCItem
litem &321
pos 1
dimension 23
uid 375,0
)
*380 (MRCItem
litem &322
pos 2
hidden 1
dimension 20
uid 376,0
)
*381 (MRCItem
litem &332
pos 2
dimension 20
uid 278,0
)
*382 (MRCItem
litem &333
pos 3
dimension 20
uid 280,0
)
*383 (MRCItem
litem &334
pos 4
dimension 20
uid 282,0
)
*384 (MRCItem
litem &335
pos 5
dimension 20
uid 284,0
)
*385 (MRCItem
litem &336
pos 6
dimension 20
uid 286,0
)
*386 (MRCItem
litem &337
pos 7
dimension 20
uid 288,0
)
*387 (MRCItem
litem &338
pos 8
dimension 20
uid 290,0
)
*388 (MRCItem
litem &339
pos 9
dimension 20
uid 292,0
)
*389 (MRCItem
litem &340
pos 10
dimension 20
uid 294,0
)
*390 (MRCItem
litem &341
pos 11
dimension 20
uid 296,0
)
*391 (MRCItem
litem &342
pos 12
dimension 20
uid 298,0
)
*392 (MRCItem
litem &343
pos 13
dimension 20
uid 300,0
)
*393 (MRCItem
litem &344
pos 14
dimension 20
uid 302,0
)
*394 (MRCItem
litem &345
pos 15
dimension 20
uid 304,0
)
*395 (MRCItem
litem &346
pos 16
dimension 20
uid 306,0
)
*396 (MRCItem
litem &347
pos 17
dimension 20
uid 308,0
)
*397 (MRCItem
litem &348
pos 18
dimension 20
uid 310,0
)
*398 (MRCItem
litem &349
pos 19
dimension 20
uid 312,0
)
*399 (MRCItem
litem &350
pos 0
dimension 20
uid 741,0
)
*400 (MRCItem
litem &351
pos 1
dimension 20
uid 743,0
)
*401 (MRCItem
litem &352
pos 20
dimension 20
uid 1224,0
)
*402 (MRCItem
litem &353
pos 21
dimension 20
uid 1410,0
)
*403 (MRCItem
litem &354
pos 22
dimension 20
uid 1412,0
)
*404 (MRCItem
litem &355
pos 23
dimension 20
uid 2120,0
)
*405 (MRCItem
litem &356
pos 24
dimension 20
uid 2122,0
)
*406 (MRCItem
litem &357
pos 25
dimension 20
uid 2124,0
)
*407 (MRCItem
litem &358
pos 26
dimension 20
uid 2126,0
)
*408 (MRCItem
litem &359
pos 27
dimension 20
uid 2132,0
)
*409 (MRCItem
litem &360
pos 28
dimension 20
uid 2134,0
)
*410 (MRCItem
litem &361
pos 29
dimension 20
uid 2138,0
)
*411 (MRCItem
litem &362
pos 30
dimension 20
uid 2288,0
)
*412 (MRCItem
litem &363
pos 31
dimension 20
uid 2363,0
)
*413 (MRCItem
litem &364
pos 32
dimension 20
uid 2815,0
)
*414 (MRCItem
litem &365
pos 33
dimension 20
uid 2817,0
)
*415 (MRCItem
litem &366
pos 34
dimension 20
uid 3334,0
)
*416 (MRCItem
litem &367
pos 35
dimension 20
uid 3654,0
)
*417 (MRCItem
litem &368
pos 36
dimension 20
uid 4684,0
)
*418 (MRCItem
litem &369
pos 37
dimension 20
uid 4686,0
)
*419 (MRCItem
litem &370
pos 38
dimension 20
uid 4688,0
)
*420 (MRCItem
litem &371
pos 39
dimension 20
uid 4706,0
)
*421 (MRCItem
litem &372
pos 40
dimension 20
uid 4708,0
)
*422 (MRCItem
litem &373
pos 41
dimension 20
uid 4710,0
)
*423 (MRCItem
litem &374
pos 42
dimension 20
uid 4995,0
)
*424 (MRCItem
litem &375
pos 43
dimension 20
uid 4997,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 377,0
optionalChildren [
*425 (MRCItem
litem &323
pos 0
dimension 20
uid 378,0
)
*426 (MRCItem
litem &325
pos 1
dimension 50
uid 379,0
)
*427 (MRCItem
litem &326
pos 2
dimension 100
uid 380,0
)
*428 (MRCItem
litem &327
pos 3
dimension 50
uid 381,0
)
*429 (MRCItem
litem &328
pos 4
dimension 100
uid 382,0
)
*430 (MRCItem
litem &329
pos 5
dimension 100
uid 383,0
)
*431 (MRCItem
litem &330
pos 6
dimension 50
uid 384,0
)
*432 (MRCItem
litem &331
pos 7
dimension 80
uid 385,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 372,0
vaOverrides [
]
)
]
)
uid 357,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *433 (LEmptyRow
)
uid 387,0
optionalChildren [
*434 (RefLabelRowHdr
)
*435 (TitleRowHdr
)
*436 (FilterRowHdr
)
*437 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*438 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*439 (GroupColHdr
tm "GroupColHdrMgr"
)
*440 (NameColHdr
tm "GenericNameColHdrMgr"
)
*441 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*442 (InitColHdr
tm "GenericValueColHdrMgr"
)
*443 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*444 (EolColHdr
tm "GenericEolColHdrMgr"
)
*445 (LogGeneric
generic (GiElement
name "NUM_DUTS"
type "positive"
value "3"
)
uid 738,0
)
*446 (LogGeneric
generic (GiElement
name "NUM_TRIG_INPUTS"
type "positive"
value "4"
)
uid 740,0
)
*447 (LogGeneric
generic (GiElement
name "NUM_EXT_SLAVES"
type "positive"
value "5"
e "! Number of slaves outside IPBus interface"
)
uid 2456,0
)
*448 (LogGeneric
generic (GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "64"
)
uid 2458,0
)
*449 (LogGeneric
generic (GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
uid 2460,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 399,0
optionalChildren [
*450 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *451 (MRCItem
litem &433
pos 5
dimension 20
)
uid 401,0
optionalChildren [
*452 (MRCItem
litem &434
pos 0
dimension 20
uid 402,0
)
*453 (MRCItem
litem &435
pos 1
dimension 23
uid 403,0
)
*454 (MRCItem
litem &436
pos 2
hidden 1
dimension 20
uid 404,0
)
*455 (MRCItem
litem &445
pos 0
dimension 20
uid 737,0
)
*456 (MRCItem
litem &446
pos 1
dimension 20
uid 739,0
)
*457 (MRCItem
litem &447
pos 2
dimension 20
uid 2457,0
)
*458 (MRCItem
litem &448
pos 3
dimension 20
uid 2459,0
)
*459 (MRCItem
litem &449
pos 4
dimension 20
uid 2461,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 405,0
optionalChildren [
*460 (MRCItem
litem &437
pos 0
dimension 20
uid 406,0
)
*461 (MRCItem
litem &439
pos 1
dimension 50
uid 407,0
)
*462 (MRCItem
litem &440
pos 2
dimension 100
uid 408,0
)
*463 (MRCItem
litem &441
pos 3
dimension 100
uid 409,0
)
*464 (MRCItem
litem &442
pos 4
dimension 50
uid 410,0
)
*465 (MRCItem
litem &443
pos 5
dimension 50
uid 411,0
)
*466 (MRCItem
litem &444
pos 6
dimension 80
uid 412,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 400,0
vaOverrides [
]
)
]
)
uid 386,0
type 1
)
activeModelName "BlockDiag"
)
