{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689790326320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689790326321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 21:12:05 2023 " "Processing started: Wed Jul 19 21:12:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689790326321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790326321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ipselector -c ipselector " "Command: quartus_map --read_settings_files=on --write_settings_files=off ipselector -c ipselector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790326321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689790327079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689790327079 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ipselector.qsys " "Elaborating Platform Designer system entity \"ipselector.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790335784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:19 Progress: Loading ipselector/ipselector.qsys " "2023.07.19.21:12:19 Progress: Loading ipselector/ipselector.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790339458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:20 Progress: Reading input file " "2023.07.19.21:12:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790340593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:20 Progress: Adding button \[altera_avalon_pio 22.1\] " "2023.07.19.21:12:20 Progress: Adding button \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790340669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:20 Progress: Parameterizing module button " "2023.07.19.21:12:20 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790340750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:20 Progress: Adding clk_0 \[clock_source 22.1\] " "2023.07.19.21:12:20 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790340753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Parameterizing module clk_0 " "2023.07.19.21:12:21 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Adding debug \[altera_avalon_jtag_uart 22.1\] " "2023.07.19.21:12:21 Progress: Adding debug \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Parameterizing module debug " "2023.07.19.21:12:21 Progress: Parameterizing module debug" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Adding ipselector \[altera_nios2_gen2 22.1\] " "2023.07.19.21:12:21 Progress: Adding ipselector \[altera_nios2_gen2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Parameterizing module ipselector " "2023.07.19.21:12:21 Progress: Parameterizing module ipselector" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Adding nios_top \[nios_top 1.0\] " "2023.07.19.21:12:21 Progress: Adding nios_top \[nios_top 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Parameterizing module nios_top " "2023.07.19.21:12:21 Progress: Parameterizing module nios_top" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Adding sdram \[altera_avalon_onchip_memory2 22.1\] " "2023.07.19.21:12:21 Progress: Adding sdram \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Parameterizing module sdram " "2023.07.19.21:12:21 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Adding seg7 \[altera_avalon_pio 22.1\] " "2023.07.19.21:12:21 Progress: Adding seg7 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Parameterizing module seg7 " "2023.07.19.21:12:21 Progress: Parameterizing module seg7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Building connections " "2023.07.19.21:12:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Parameterizing connections " "2023.07.19.21:12:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:21 Progress: Validating " "2023.07.19.21:12:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790341839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:12:23 Progress: Done reading input file " "2023.07.19.21:12:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790343199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Ipselector.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790345199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector.debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Ipselector.debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790345200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector: Generating ipselector \"ipselector\" for QUARTUS_SYNTH " "Ipselector: Generating ipselector \"ipselector\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790345921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'ipselector_button' " "Button: Starting RTL generation for module 'ipselector_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790354889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_button --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0002_button_gen//ipselector_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_button --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0002_button_gen//ipselector_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790354889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'ipselector_button' " "Button: Done RTL generation for module 'ipselector_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790355833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"ipselector\" instantiated altera_avalon_pio \"button\" " "Button: \"ipselector\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790355847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: Starting RTL generation for module 'ipselector_debug' " "Debug: Starting RTL generation for module 'ipselector_debug'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790355853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ipselector_debug --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0003_debug_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0003_debug_gen//ipselector_debug_component_configuration.pl  --do_build_sim=0  \] " "Debug:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ipselector_debug --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0003_debug_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0003_debug_gen//ipselector_debug_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790355853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: Done RTL generation for module 'ipselector_debug' " "Debug: Done RTL generation for module 'ipselector_debug'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790356173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: \"ipselector\" instantiated altera_avalon_jtag_uart \"debug\" " "Debug: \"ipselector\" instantiated altera_avalon_jtag_uart \"debug\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790356186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector: \"ipselector\" instantiated altera_nios2_gen2 \"ipselector\" " "Ipselector: \"ipselector\" instantiated altera_nios2_gen2 \"ipselector\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790357884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_top: \"ipselector\" instantiated nios_top \"nios_top\" " "Nios_top: \"ipselector\" instantiated nios_top \"nios_top\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790357894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'ipselector_sdram' " "Sdram: Starting RTL generation for module 'ipselector_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790357900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ipselector_sdram --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0005_sdram_gen//ipselector_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ipselector_sdram --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0005_sdram_gen//ipselector_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790357900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'ipselector_sdram' " "Sdram: Done RTL generation for module 'ipselector_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790358276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"ipselector\" instantiated altera_avalon_onchip_memory2 \"sdram\" " "Sdram: \"ipselector\" instantiated altera_avalon_onchip_memory2 \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790358298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: Starting RTL generation for module 'ipselector_seg7' " "Seg7: Starting RTL generation for module 'ipselector_seg7'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790358305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_seg7 --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0006_seg7_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0006_seg7_gen//ipselector_seg7_component_configuration.pl  --do_build_sim=0  \] " "Seg7:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_seg7 --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0006_seg7_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0006_seg7_gen//ipselector_seg7_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790358305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: Done RTL generation for module 'ipselector_seg7' " "Seg7: Done RTL generation for module 'ipselector_seg7'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790358523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: \"ipselector\" instantiated altera_avalon_pio \"seg7\" " "Seg7: \"ipselector\" instantiated altera_avalon_pio \"seg7\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790358535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790367549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790368446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790369330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790370221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790371097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790371988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ipselector\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ipselector\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790378216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ipselector\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ipselector\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790378236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ipselector\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ipselector\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790378276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ipselector_ipselector_cpu' " "Cpu: Starting RTL generation for module 'ipselector_ipselector_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790378299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ipselector_ipselector_cpu --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0009_cpu_gen//ipselector_ipselector_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ipselector_ipselector_cpu --dir=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_5880358667169547456.dir/0009_cpu_gen//ipselector_ipselector_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790378299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:12:59 (*) Starting Nios II generation " "Cpu: # 2023.07.19 21:12:59 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:12:59 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.07.19 21:12:59 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:12:59 (*)   Creating all objects for CPU " "Cpu: # 2023.07.19 21:12:59 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:13:00 (*)   Generating RTL from CPU objects " "Cpu: # 2023.07.19 21:13:00 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:13:00 (*)   Creating plain-text RTL " "Cpu: # 2023.07.19 21:13:00 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:13:00 (*) Done Nios II generation " "Cpu: # 2023.07.19 21:13:00 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ipselector_ipselector_cpu' " "Cpu: Done RTL generation for module 'ipselector_ipselector_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"ipselector\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"ipselector\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ipselector_data_master_translator\" " "Ipselector_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ipselector_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"debug_avalon_jtag_slave_translator\" " "Debug_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"debug_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ipselector_data_master_agent\" " "Ipselector_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ipselector_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"debug_avalon_jtag_slave_agent\" " "Debug_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"debug_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"debug_avalon_jtag_slave_agent_rsp_fifo\" " "Debug_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790380958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_top_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios_top_avalon_slave_0_burst_adapter\" " "Nios_top_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios_top_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_top_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios_top_avalon_slave_0_rsp_width_adapter\" " "Nios_top_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios_top_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790381255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790382987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790384671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790386380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790386397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790386402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790386409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector: Done \"ipselector\" with 37 modules, 59 files " "Ipselector: Done \"ipselector\" with 37 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790386410 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ipselector.qsys " "Finished elaborating Platform Designer system entity \"ipselector.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790387435 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/lenet_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387658 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_scan.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387662 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_dec.sv " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/x7seg/x7seg_dec.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387666 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/relu_1.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/relu_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387669 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/multi_add.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387679 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_pool.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_pool.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387683 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_index_10.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/max_index_10.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387686 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/larger_index.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/larger_index.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387689 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387692 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387696 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387699 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387703 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v " "Can't analyze file -- file ../licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689790387706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_mem_gen_0.v 1 1 " "Found 1 design units, including 1 entities, in source file blk_mem_gen_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_0 " "Found entity 1: blk_mem_gen_0" {  } { { "blk_mem_gen_0.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_mem_gen_1.v 1 1 " "Found 1 design units, including 1 entities, in source file blk_mem_gen_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_1 " "Found entity 1: blk_mem_gen_1" {  } { { "blk_mem_gen_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_mem_gen_2.v 1 1 " "Found 1 design units, including 1 entities, in source file blk_mem_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_2 " "Found entity 1: blk_mem_gen_2" {  } { { "blk_mem_gen_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/ipselector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/ipselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector " "Found entity 1: ipselector" {  } { { "db/ip/ipselector/ipselector.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ipselector/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/ipselector/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/ipselector/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387796 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387824 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387824 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387824 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387824 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790387843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ipselector/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ipselector/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ipselector/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790387938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_button " "Found entity 1: ipselector_button" {  } { { "db/ip/ipselector/submodules/ipselector_button.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ipselector/submodules/ipselector_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_debug_sim_scfifo_w " "Found entity 1: ipselector_debug_sim_scfifo_w" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387957 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_debug_scfifo_w " "Found entity 2: ipselector_debug_scfifo_w" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387957 ""} { "Info" "ISGN_ENTITY_NAME" "3 ipselector_debug_sim_scfifo_r " "Found entity 3: ipselector_debug_sim_scfifo_r" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387957 ""} { "Info" "ISGN_ENTITY_NAME" "4 ipselector_debug_scfifo_r " "Found entity 4: ipselector_debug_scfifo_r" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387957 ""} { "Info" "ISGN_ENTITY_NAME" "5 ipselector_debug " "Found entity 5: ipselector_debug" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector " "Found entity 1: ipselector_ipselector" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_register_bank_a_module " "Found entity 1: ipselector_ipselector_cpu_register_bank_a_module" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_ipselector_cpu_register_bank_b_module " "Found entity 2: ipselector_ipselector_cpu_register_bank_b_module" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "3 ipselector_ipselector_cpu_nios2_oci_debug " "Found entity 3: ipselector_ipselector_cpu_nios2_oci_debug" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "4 ipselector_ipselector_cpu_nios2_oci_break " "Found entity 4: ipselector_ipselector_cpu_nios2_oci_break" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "5 ipselector_ipselector_cpu_nios2_oci_xbrk " "Found entity 5: ipselector_ipselector_cpu_nios2_oci_xbrk" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "6 ipselector_ipselector_cpu_nios2_oci_dbrk " "Found entity 6: ipselector_ipselector_cpu_nios2_oci_dbrk" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "7 ipselector_ipselector_cpu_nios2_oci_itrace " "Found entity 7: ipselector_ipselector_cpu_nios2_oci_itrace" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "8 ipselector_ipselector_cpu_nios2_oci_td_mode " "Found entity 8: ipselector_ipselector_cpu_nios2_oci_td_mode" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "9 ipselector_ipselector_cpu_nios2_oci_dtrace " "Found entity 9: ipselector_ipselector_cpu_nios2_oci_dtrace" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "10 ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "11 ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "12 ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "13 ipselector_ipselector_cpu_nios2_oci_fifo " "Found entity 13: ipselector_ipselector_cpu_nios2_oci_fifo" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "14 ipselector_ipselector_cpu_nios2_oci_pib " "Found entity 14: ipselector_ipselector_cpu_nios2_oci_pib" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "15 ipselector_ipselector_cpu_nios2_oci_im " "Found entity 15: ipselector_ipselector_cpu_nios2_oci_im" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "16 ipselector_ipselector_cpu_nios2_performance_monitors " "Found entity 16: ipselector_ipselector_cpu_nios2_performance_monitors" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "17 ipselector_ipselector_cpu_nios2_avalon_reg " "Found entity 17: ipselector_ipselector_cpu_nios2_avalon_reg" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "18 ipselector_ipselector_cpu_ociram_sp_ram_module " "Found entity 18: ipselector_ipselector_cpu_ociram_sp_ram_module" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "19 ipselector_ipselector_cpu_nios2_ocimem " "Found entity 19: ipselector_ipselector_cpu_nios2_ocimem" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "20 ipselector_ipselector_cpu_nios2_oci " "Found entity 20: ipselector_ipselector_cpu_nios2_oci" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""} { "Info" "ISGN_ENTITY_NAME" "21 ipselector_ipselector_cpu " "Found entity 21: ipselector_ipselector_cpu" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_debug_slave_sysclk " "Found entity 1: ipselector_ipselector_cpu_debug_slave_sysclk" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790387995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790387995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_debug_slave_tck " "Found entity 1: ipselector_ipselector_cpu_debug_slave_tck" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_debug_slave_wrapper " "Found entity 1: ipselector_ipselector_cpu_debug_slave_wrapper" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_test_bench " "Found entity 1: ipselector_ipselector_cpu_test_bench" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_irq_mapper " "Found entity 1: ipselector_irq_mapper" {  } { { "db/ip/ipselector/submodules/ipselector_irq_mapper.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0 " "Found entity 1: ipselector_mm_interconnect_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_003" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_demux " "Found entity 1: ipselector_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ipselector_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_mux " "Found entity 1: ipselector_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_mux_002 " "Found entity 1: ipselector_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388205 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router " "Found entity 2: ipselector_mm_interconnect_0_router" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_001_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388209 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_001 " "Found entity 2: ipselector_mm_interconnect_0_router_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_002_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388212 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_002 " "Found entity 2: ipselector_mm_interconnect_0_router_002" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_003_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388215 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_003 " "Found entity 2: ipselector_mm_interconnect_0_router_003" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_004_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388218 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_004 " "Found entity 2: ipselector_mm_interconnect_0_router_004" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790388221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_005_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388222 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_005 " "Found entity 2: ipselector_mm_interconnect_0_router_005" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_rsp_demux " "Found entity 1: ipselector_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_rsp_mux " "Found entity 1: ipselector_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ipselector_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_sdram " "Found entity 1: ipselector_sdram" {  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_seg7 " "Found entity 1: ipselector_seg7" {  } { { "db/ip/ipselector/submodules/ipselector_seg7.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_seg7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/tops.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/tops.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tops " "Found entity 1: tops" {  } { { "db/ip/ipselector/submodules/tops.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/tops.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ipselector " "Elaborating entity \"ipselector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689790388485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_button ipselector_button:button " "Elaborating entity \"ipselector_button\" for hierarchy \"ipselector_button:button\"" {  } { { "db/ip/ipselector/ipselector.v" "button" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790388554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_debug ipselector_debug:debug " "Elaborating entity \"ipselector_debug\" for hierarchy \"ipselector_debug:debug\"" {  } { { "db/ip/ipselector/ipselector.v" "debug" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790388565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_debug_scfifo_w ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w " "Elaborating entity \"ipselector_debug_scfifo_w\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "the_ipselector_debug_scfifo_w" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790388578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "wfifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790388877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790388885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790388886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790388886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790388886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790388886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790388886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790388886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790388886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790388886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790388886 ""}  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790388886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790388973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790388998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790388998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790389000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790389024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790389024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790389025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790389089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790389089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790389091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790389165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790389165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790389166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790389229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790389229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790389230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_debug_scfifo_r ipselector_debug:debug\|ipselector_debug_scfifo_r:the_ipselector_debug_scfifo_r " "Elaborating entity \"ipselector_debug_scfifo_r\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_r:the_ipselector_debug_scfifo_r\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "the_ipselector_debug_scfifo_r" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790389240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "ipselector_debug_alt_jtag_atlantic" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790389561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790389585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic " "Instantiated megafunction \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790389585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790389585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790389585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790389585 ""}  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790389585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790390626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790390756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector ipselector_ipselector:ipselector " "Elaborating entity \"ipselector_ipselector\" for hierarchy \"ipselector_ipselector:ipselector\"" {  } { { "db/ip/ipselector/ipselector.v" "ipselector" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790390793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu " "Elaborating entity \"ipselector_ipselector_cpu\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector.v" "cpu" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790390805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_test_bench ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_test_bench:the_ipselector_ipselector_cpu_test_bench " "Elaborating entity \"ipselector_ipselector_cpu_test_bench\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_test_bench:the_ipselector_ipselector_cpu_test_bench\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_test_bench" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790390901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_register_bank_a_module ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a " "Elaborating entity \"ipselector_ipselector_cpu_register_bank_a_module\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_register_bank_a" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790390915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_altsyncram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391034 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790391034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790391084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790391084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_register_bank_b_module ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_b_module:ipselector_ipselector_cpu_register_bank_b " "Elaborating entity \"ipselector_ipselector_cpu_register_bank_b_module\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_b_module:ipselector_ipselector_cpu_register_bank_b\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_register_bank_b" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_debug ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_debug\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_debug" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391210 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790391210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_break ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_break:the_ipselector_ipselector_cpu_nios2_oci_break " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_break\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_break:the_ipselector_ipselector_cpu_nios2_oci_break\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_break" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_xbrk ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_xbrk:the_ipselector_ipselector_cpu_nios2_oci_xbrk " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_xbrk\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_xbrk:the_ipselector_ipselector_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_xbrk" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_dbrk ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dbrk:the_ipselector_ipselector_cpu_nios2_oci_dbrk " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_dbrk\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dbrk:the_ipselector_ipselector_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_dbrk" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_itrace ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_itrace:the_ipselector_ipselector_cpu_nios2_oci_itrace " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_itrace\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_itrace:the_ipselector_ipselector_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_itrace" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_dtrace ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_dtrace\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_dtrace" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_td_mode ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace\|ipselector_ipselector_cpu_nios2_oci_td_mode:ipselector_ipselector_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_td_mode\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace\|ipselector_ipselector_cpu_nios2_oci_td_mode:ipselector_ipselector_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_fifo ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_fifo\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_fifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt:the_ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt:the_ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_pib ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_pib:the_ipselector_ipselector_cpu_nios2_oci_pib " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_pib\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_pib:the_ipselector_ipselector_cpu_nios2_oci_pib\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_pib" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_im ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_im:the_ipselector_ipselector_cpu_nios2_oci_im " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_im\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_im:the_ipselector_ipselector_cpu_nios2_oci_im\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_im" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_avalon_reg ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_avalon_reg:the_ipselector_ipselector_cpu_nios2_avalon_reg " "Elaborating entity \"ipselector_ipselector_cpu_nios2_avalon_reg\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_avalon_reg:the_ipselector_ipselector_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_avalon_reg" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_ocimem ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem " "Elaborating entity \"ipselector_ipselector_cpu_nios2_ocimem\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_ocimem" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_ociram_sp_ram_module ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram " "Elaborating entity \"ipselector_ipselector_cpu_ociram_sp_ram_module\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_ociram_sp_ram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_altsyncram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391421 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790391421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790391476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790391476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_debug_slave_wrapper ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper " "Elaborating entity \"ipselector_ipselector_cpu_debug_slave_wrapper\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_debug_slave_wrapper" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_debug_slave_tck ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_tck:the_ipselector_ipselector_cpu_debug_slave_tck " "Elaborating entity \"ipselector_ipselector_cpu_debug_slave_tck\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_tck:the_ipselector_ipselector_cpu_debug_slave_tck\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "the_ipselector_ipselector_cpu_debug_slave_tck" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_debug_slave_sysclk ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_sysclk:the_ipselector_ipselector_cpu_debug_slave_sysclk " "Elaborating entity \"ipselector_ipselector_cpu_debug_slave_sysclk\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_sysclk:the_ipselector_ipselector_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "the_ipselector_ipselector_cpu_debug_slave_sysclk" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "ipselector_ipselector_cpu_debug_slave_phy" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391580 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790391580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tops tops:nios_top " "Elaborating entity \"tops\" for hierarchy \"tops:nios_top\"" {  } { { "db/ip/ipselector/ipselector.v" "nios_top" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_sdram ipselector_sdram:sdram " "Elaborating entity \"ipselector_sdram\" for hierarchy \"ipselector_sdram:sdram\"" {  } { { "db/ip/ipselector/ipselector.v" "sdram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipselector_sdram:sdram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "the_altsyncram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_sdram:sdram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_sdram:sdram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ipselector_sdram.hex " "Parameter \"init_file\" = \"ipselector_sdram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20480 " "Parameter \"maximum_depth\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20480 " "Parameter \"numwords_a\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790391687 ""}  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790391687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sf1 " "Found entity 1: altsyncram_6sf1" {  } { { "db/altsyncram_6sf1.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_6sf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790391737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790391737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sf1 ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated " "Elaborating entity \"altsyncram_6sf1\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790391738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/decode_b7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790392082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790392082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b7a ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|decode_b7a:decode3 " "Elaborating entity \"decode_b7a\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|decode_b7a:decode3\"" {  } { { "db/altsyncram_6sf1.tdf" "decode3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_6sf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a3b " "Found entity 1: mux_a3b" {  } { { "db/mux_a3b.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/mux_a3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790392145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790392145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a3b ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|mux_a3b:mux2 " "Elaborating entity \"mux_a3b\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|mux_a3b:mux2\"" {  } { { "db/altsyncram_6sf1.tdf" "mux2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_6sf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_seg7 ipselector_seg7:seg7 " "Elaborating entity \"ipselector_seg7\" for hierarchy \"ipselector_seg7:seg7\"" {  } { { "db/ip/ipselector/ipselector.v" "seg7" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0 ipselector_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ipselector_mm_interconnect_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ipselector/ipselector.v" "mm_interconnect_0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_data_master_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_data_master_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_instruction_master_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_instruction_master_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_top_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_top_avalon_slave_0_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ipselector_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ipselector_debug_mem_slave_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_debug_mem_slave_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "button_s1_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_data_master_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_data_master_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_instruction_master_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_instruction_master_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_top_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_top_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router " "Elaborating entity \"ipselector_mm_interconnect_0_router\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router\|ipselector_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router\|ipselector_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ipselector_mm_interconnect_0_router_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_001" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_001_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001\|ipselector_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001\|ipselector_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_002 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ipselector_mm_interconnect_0_router_002\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_002" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_002_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002\|ipselector_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002\|ipselector_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_003 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ipselector_mm_interconnect_0_router_003\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_003" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_003_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003\|ipselector_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003\|ipselector_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_004 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ipselector_mm_interconnect_0_router_004\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_004" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_004_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004\|ipselector_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004\|ipselector_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_005 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"ipselector_mm_interconnect_0_router_005\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_005" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_005_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005\|ipselector_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005\|ipselector_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_burst_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_demux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_demux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_demux_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_mux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_mux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_mux_002 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_mux_002\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_rsp_demux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ipselector_mm_interconnect_0_rsp_demux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_rsp_mux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ipselector_mm_interconnect_0_rsp_mux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790392998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_rsp_mux_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ipselector_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790393072 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790393073 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790393073 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790393123 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790393124 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790393124 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_003 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_irq_mapper ipselector_irq_mapper:irq_mapper " "Elaborating entity \"ipselector_irq_mapper\" for hierarchy \"ipselector_irq_mapper:irq_mapper\"" {  } { { "db/ip/ipselector/ipselector.v" "irq_mapper" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/ipselector/ipselector.v" "rst_controller" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790393329 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "x7seg_dec x7seg_dec " "Node instance \"x7seg_dec\" instantiates undefined entity \"x7seg_dec\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "db/ip/ipselector/submodules/tops.sv" "x7seg_dec" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/tops.sv" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1689790393336 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "lenet_top lenet_top " "Node instance \"lenet_top\" instantiates undefined entity \"lenet_top\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "db/ip/ipselector/submodules/tops.sv" "lenet_top" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/tops.sv" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1689790393336 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "x7seg_scan x7seg_scan " "Node instance \"x7seg_scan\" instantiates undefined entity \"x7seg_scan\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "db/ip/ipselector/submodules/tops.sv" "x7seg_scan" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/tops.sv" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1689790393336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/output_files/ipselector.map.smsg " "Generated suppressed messages file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/output_files/ipselector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790393774 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689790394271 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 19 21:13:14 2023 " "Processing ended: Wed Jul 19 21:13:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689790394271 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689790394271 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689790394271 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790394271 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790395080 ""}
