#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c2ad1dc020 .scope module, "cpu" "cpu" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001c2ad237980_0 .net "ALUINMUX", 0 0, v000001c2ad1dc340_0;  1 drivers
v000001c2ad2361c0_0 .net "ALUMUXOUT", 7 0, v000001c2ad2372a0_0;  1 drivers
v000001c2ad236940_0 .net "ALUOP", 2 0, v000001c2ad1a3950_0;  1 drivers
v000001c2ad237ac0_0 .net "ALURESULT", 7 0, v000001c2ad22d920_0;  1 drivers
o000001c2ad1dd028 .functor BUFZ 1, C4<z>; HiZ drive
v000001c2ad2370c0_0 .net "CLK", 0 0, o000001c2ad1dd028;  0 drivers
o000001c2ad1dcf08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c2ad2369e0_0 .net "IMMIDIATE", 7 0, o000001c2ad1dcf08;  0 drivers
o000001c2ad1dd568 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c2ad2375c0_0 .net "INSTRUCTION", 31 0, o000001c2ad1dd568;  0 drivers
o000001c2ad1dc938 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c2ad236080_0 .net "OPCODE", 7 0, o000001c2ad1dc938;  0 drivers
v000001c2ad2373e0_0 .net "PCOUT", 31 0, v000001c2ad236760_0;  1 drivers
o000001c2ad1dd178 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001c2ad236b20_0 .net "READREG1", 2 0, o000001c2ad1dd178;  0 drivers
o000001c2ad1dd1d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001c2ad237020_0 .net "READREG2", 2 0, o000001c2ad1dd1d8;  0 drivers
v000001c2ad2364e0_0 .net "REGMUXSELECT", 0 0, v000001c2ad22d600_0;  1 drivers
v000001c2ad236a80_0 .net "REGOUT1", 7 0, v000001c2ad236120_0;  1 drivers
v000001c2ad236440_0 .net "REGOUT2", 7 0, L_000001c2ad1d95f0;  1 drivers
o000001c2ad1dd058 .functor BUFZ 1, C4<z>; HiZ drive
v000001c2ad236bc0_0 .net "RESET", 0 0, o000001c2ad1dd058;  0 drivers
v000001c2ad236c60_0 .net "TWOS_COMP", 7 0, v000001c2ad2368a0_0;  1 drivers
v000001c2ad237520_0 .net "TWOS_COMP_SELECT", 7 0, v000001c2ad2363a0_0;  1 drivers
v000001c2ad237660_0 .net "WRITEENABLE", 0 0, v000001c2ad22de20_0;  1 drivers
o000001c2ad1dd148 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001c2ad236d00_0 .net "WRITEREG", 2 0, o000001c2ad1dd148;  0 drivers
S_000001c2ad1b7ad0 .scope module, "CU" "control_unit" 2 240, 2 96 0, S_000001c2ad1dc020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v000001c2ad1a3950_0 .var "ALU_OP", 2 0;
v000001c2ad1dc340_0 .var "ALU_SRC", 0 0;
v000001c2ad1a44e0_0 .var "MEM_READ", 0 0;
v000001c2ad1a4580_0 .var "MEM_TO_REG", 0 0;
v000001c2ad1b7c60_0 .var "MEM_WRITE", 0 0;
v000001c2ad22d4c0_0 .net "OPCODE", 7 0, o000001c2ad1dc938;  alias, 0 drivers
v000001c2ad22dce0_0 .var "REG_DEST", 0 0;
v000001c2ad22de20_0 .var "REG_WRITE", 0 0;
v000001c2ad22d600_0 .var "TWOS_COMP", 0 0;
E_000001c2ad1a15f0 .event anyedge, v000001c2ad22d4c0_0;
S_000001c2ad1b7d00 .scope module, "alu" "alu" 2 247, 3 45 0, S_000001c2ad1dc020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 8 "select";
v000001c2ad22d740_0 .net "ADD_RESULT", 7 0, v000001c2ad22d6a0_0;  1 drivers
v000001c2ad22dd80_0 .net "AND_RESULT", 7 0, L_000001c2ad1d9dd0;  1 drivers
v000001c2ad22d7e0_0 .net "DATA1", 7 0, v000001c2ad236120_0;  alias, 1 drivers
v000001c2ad22df60_0 .net "DATA2", 7 0, v000001c2ad2363a0_0;  alias, 1 drivers
v000001c2ad22d880_0 .net "MOV_RESULT", 7 0, L_000001c2ad1d9c80;  1 drivers
v000001c2ad22d060_0 .net "OR_RESULT", 7 0, L_000001c2ad1d9970;  1 drivers
v000001c2ad22d920_0 .var "RESULT", 7 0;
v000001c2ad22d9c0_0 .net "select", 7 0, v000001c2ad22d920_0;  alias, 1 drivers
E_000001c2ad1a1eb0/0 .event anyedge, v000001c2ad22d920_0, v000001c2ad22dc40_0, v000001c2ad22d6a0_0, v000001c2ad22d240_0;
E_000001c2ad1a1eb0/1 .event anyedge, v000001c2ad22da60_0;
E_000001c2ad1a1eb0 .event/or E_000001c2ad1a1eb0/0, E_000001c2ad1a1eb0/1;
S_000001c2ad1b92b0 .scope module, "add1" "add_module" 3 59, 3 11 0, S_000001c2ad1b7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001c2ad22d2e0_0 .net "DATA1", 7 0, v000001c2ad236120_0;  alias, 1 drivers
v000001c2ad22d380_0 .net "DATA2", 7 0, v000001c2ad2363a0_0;  alias, 1 drivers
v000001c2ad22d6a0_0 .var "RESULT", 7 0;
E_000001c2ad1a1f70 .event anyedge, v000001c2ad22d380_0, v000001c2ad22d2e0_0;
S_000001c2ad1b9440 .scope module, "and1" "and_module" 3 60, 3 26 0, S_000001c2ad1b7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001c2ad1d9dd0 .functor AND 8, v000001c2ad236120_0, v000001c2ad2363a0_0, C4<11111111>, C4<11111111>;
v000001c2ad22d560_0 .net "DATA1", 7 0, v000001c2ad236120_0;  alias, 1 drivers
v000001c2ad22db00_0 .net "DATA2", 7 0, v000001c2ad2363a0_0;  alias, 1 drivers
v000001c2ad22d240_0 .net "RESULT", 7 0, L_000001c2ad1d9dd0;  alias, 1 drivers
S_000001c2ad0ee0a0 .scope module, "mov1" "mov_module" 3 58, 3 3 0, S_000001c2ad1b7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001c2ad1d9c80 .functor BUFZ 8, v000001c2ad2363a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c2ad22d420_0 .net "DATA2", 7 0, v000001c2ad2363a0_0;  alias, 1 drivers
v000001c2ad22dc40_0 .net "RESULT", 7 0, L_000001c2ad1d9c80;  alias, 1 drivers
S_000001c2ad0ee230 .scope module, "or1" "or_module" 3 61, 3 35 0, S_000001c2ad1b7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001c2ad1d9970 .functor OR 8, v000001c2ad236120_0, v000001c2ad2363a0_0, C4<00000000>, C4<00000000>;
v000001c2ad22dec0_0 .net "DATA1", 7 0, v000001c2ad236120_0;  alias, 1 drivers
v000001c2ad22dba0_0 .net "DATA2", 7 0, v000001c2ad2363a0_0;  alias, 1 drivers
v000001c2ad22da60_0 .net "RESULT", 7 0, L_000001c2ad1d9970;  alias, 1 drivers
S_000001c2ad1b42d0 .scope module, "alu_in_mux" "mux_module" 2 246, 2 24 0, S_000001c2ad1dc020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001c2ad22d100_0 .net "DATA1", 7 0, v000001c2ad2363a0_0;  alias, 1 drivers
v000001c2ad22d1a0_0 .net "DATA2", 7 0, o000001c2ad1dcf08;  alias, 0 drivers
v000001c2ad2372a0_0 .var "RESULT", 7 0;
v000001c2ad236ee0_0 .net "SELECT", 0 0, v000001c2ad1dc340_0;  alias, 1 drivers
E_000001c2ad1a2830 .event anyedge, v000001c2ad1dc340_0, v000001c2ad22d1a0_0, v000001c2ad22d380_0;
S_000001c2ad1b4460 .scope module, "pc" "programme_counter" 2 238, 2 47 0, S_000001c2ad1dc020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
v000001c2ad2366c0_0 .net "CLK", 0 0, o000001c2ad1dd028;  alias, 0 drivers
v000001c2ad236260_0 .net "RESET", 0 0, o000001c2ad1dd058;  alias, 0 drivers
v000001c2ad236760_0 .var "RESULT", 31 0;
E_000001c2ad1a2130 .event posedge, v000001c2ad2366c0_0;
S_000001c2ad1d0e00 .scope module, "reg_file" "reg_file" 2 243, 4 4 0, S_000001c2ad1dc020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001c2ad1d95f0 .functor BUFZ 8, v000001c2ad236620_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c2ad2378e0_0 .net "CLK", 0 0, o000001c2ad1dd028;  alias, 0 drivers
v000001c2ad237160_0 .net "IN", 7 0, v000001c2ad22d920_0;  alias, 1 drivers
v000001c2ad236580_0 .net "INADDRESS", 2 0, o000001c2ad1dd148;  alias, 0 drivers
v000001c2ad237d40_0 .net "OUT1", 7 0, v000001c2ad236120_0;  alias, 1 drivers
v000001c2ad237480_0 .net "OUT1ADDRESS", 2 0, o000001c2ad1dd178;  alias, 0 drivers
v000001c2ad237200_0 .net "OUT2", 7 0, L_000001c2ad1d95f0;  alias, 1 drivers
v000001c2ad237de0_0 .net "OUT2ADDRESS", 2 0, o000001c2ad1dd1d8;  alias, 0 drivers
v000001c2ad236800_0 .net "RESET", 0 0, o000001c2ad1dd058;  alias, 0 drivers
v000001c2ad237840_0 .net "WRITE", 0 0, v000001c2ad22de20_0;  alias, 1 drivers
v000001c2ad236120_0 .var "out1_reg", 7 0;
v000001c2ad236620_0 .var "out2_reg", 7 0;
v000001c2ad237e80 .array "registers", 0 7, 7 0;
S_000001c2ad1d0f90 .scope module, "register_out_mux" "mux_module" 2 245, 2 24 0, S_000001c2ad1dc020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001c2ad237700_0 .net "DATA1", 7 0, L_000001c2ad1d95f0;  alias, 1 drivers
v000001c2ad237f20_0 .net "DATA2", 7 0, v000001c2ad2368a0_0;  alias, 1 drivers
v000001c2ad2363a0_0 .var "RESULT", 7 0;
v000001c2ad236300_0 .net "SELECT", 0 0, v000001c2ad22d600_0;  alias, 1 drivers
E_000001c2ad1a2770 .event anyedge, v000001c2ad22d600_0, v000001c2ad237f20_0, v000001c2ad237200_0;
S_000001c2ad1ba2f0 .scope module, "twoscomp" "twos_complement" 2 244, 2 36 0, S_000001c2ad1dc020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v000001c2ad237340_0 .net "DATA", 7 0, L_000001c2ad1d95f0;  alias, 1 drivers
v000001c2ad2368a0_0 .var "RESULT", 7 0;
E_000001c2ad1a27b0 .event anyedge, v000001c2ad237200_0;
S_000001c2ad1dc1b0 .scope module, "instruction_decoder_tb" "instruction_decoder_tb" 5 23;
 .timescale 0 0;
v000001c2ad23caf0_0 .net "ADDRESS", 25 0, v000001c2ad237a20_0;  1 drivers
v000001c2ad23c7d0_0 .net "FUNC", 5 0, v000001c2ad236da0_0;  1 drivers
v000001c2ad23b470_0 .net "IMMIDIATE", 7 0, v000001c2ad236e40_0;  1 drivers
v000001c2ad23b5b0_0 .var "INSTRUCTION", 31 0;
v000001c2ad23b290_0 .net "OPCODE", 7 0, v000001c2ad237b60_0;  1 drivers
v000001c2ad23c730_0 .net "REGISTER_1", 2 0, v000001c2ad237c00_0;  1 drivers
v000001c2ad23c0f0_0 .net "REGISTER_2", 2 0, v000001c2ad23c050_0;  1 drivers
v000001c2ad23bbf0_0 .net "REGISTER_DEST", 2 0, v000001c2ad23b970_0;  1 drivers
v000001c2ad23cb90_0 .net "SH_AMT", 4 0, v000001c2ad23c690_0;  1 drivers
S_000001c2ad1ba480 .scope module, "decoder" "instruction_decoder" 5 32, 2 71 0, S_000001c2ad1dc1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 5 "SH_AMT";
    .port_info 6 /OUTPUT 6 "FUNC";
    .port_info 7 /OUTPUT 8 "IMMIDIATE";
    .port_info 8 /OUTPUT 26 "ADDRESS";
v000001c2ad237a20_0 .var "ADDRESS", 25 0;
v000001c2ad236da0_0 .var "FUNC", 5 0;
v000001c2ad236e40_0 .var "IMMIDIATE", 7 0;
v000001c2ad236f80_0 .net "INSTRUCTION", 31 0, v000001c2ad23b5b0_0;  1 drivers
v000001c2ad237b60_0 .var "OPCODE", 7 0;
v000001c2ad237c00_0 .var "REGISTER_1", 2 0;
v000001c2ad23c050_0 .var "REGISTER_2", 2 0;
v000001c2ad23b970_0 .var "REGISTER_DEST", 2 0;
v000001c2ad23c690_0 .var "SH_AMT", 4 0;
E_000001c2ad1a2bb0 .event anyedge, v000001c2ad236f80_0;
    .scope S_000001c2ad1b4460;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c2ad236760_0, 0;
    %end;
    .thread T_0;
    .scope S_000001c2ad1b4460;
T_1 ;
    %wait E_000001c2ad1a2130;
    %delay 1, 0;
    %load/vec4 v000001c2ad236260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c2ad236760_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c2ad236760_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001c2ad236760_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c2ad1b7ad0;
T_2 ;
    %wait E_000001c2ad1a15f0;
    %load/vec4 v000001c2ad22d4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c2ad1a3950_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad22d600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c2ad1dc340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad22de20_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c2ad1a3950_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad22d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad1dc340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c2ad22de20_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c2ad1a3950_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad22d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad1dc340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c2ad22de20_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c2ad1a3950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c2ad22d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad1dc340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c2ad22de20_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c2ad1a3950_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad22d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad1dc340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c2ad22de20_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c2ad1a3950_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad22d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad1dc340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2ad22de20_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c2ad1d0e00;
T_3 ;
    %wait E_000001c2ad1a2130;
    %load/vec4 v000001c2ad236800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001c2ad237e80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001c2ad237e80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001c2ad237e80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001c2ad237e80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001c2ad237e80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001c2ad237e80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001c2ad237e80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001c2ad237e80, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c2ad237840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c2ad237160_0;
    %load/vec4 v000001c2ad236580_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001c2ad237e80, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c2ad237480_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001c2ad237e80, 4;
    %assign/vec4 v000001c2ad236120_0, 2;
    %load/vec4 v000001c2ad237de0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001c2ad237e80, 4;
    %assign/vec4 v000001c2ad236620_0, 2;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c2ad1ba2f0;
T_4 ;
    %wait E_000001c2ad1a27b0;
    %delay 1, 0;
    %load/vec4 v000001c2ad237340_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000001c2ad2368a0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c2ad1d0f90;
T_5 ;
    %wait E_000001c2ad1a2770;
    %load/vec4 v000001c2ad236300_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v000001c2ad237f20_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000001c2ad237700_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v000001c2ad2363a0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c2ad1b42d0;
T_6 ;
    %wait E_000001c2ad1a2830;
    %load/vec4 v000001c2ad236ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v000001c2ad22d1a0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v000001c2ad22d100_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v000001c2ad2372a0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c2ad1b92b0;
T_7 ;
    %wait E_000001c2ad1a1f70;
    %load/vec4 v000001c2ad22d380_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_7.0, 5;
    %load/vec4 v000001c2ad22d2e0_0;
    %load/vec4 v000001c2ad22d380_0;
    %sub;
    %store/vec4 v000001c2ad22d6a0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c2ad22d2e0_0;
    %load/vec4 v000001c2ad22d380_0;
    %add;
    %store/vec4 v000001c2ad22d6a0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c2ad1b7d00;
T_8 ;
    %wait E_000001c2ad1a1eb0;
    %load/vec4 v000001c2ad22d9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v000001c2ad22d880_0;
    %store/vec4 v000001c2ad22d920_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %delay 2, 0;
    %load/vec4 v000001c2ad22d740_0;
    %store/vec4 v000001c2ad22d920_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %delay 1, 0;
    %load/vec4 v000001c2ad22dd80_0;
    %store/vec4 v000001c2ad22d920_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %delay 1, 0;
    %load/vec4 v000001c2ad22d060_0;
    %store/vec4 v000001c2ad22d920_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c2ad1ba480;
T_9 ;
    %wait E_000001c2ad1a2bb0;
    %delay 1, 0;
    %load/vec4 v000001c2ad236f80_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v000001c2ad237b60_0, 0, 8;
    %load/vec4 v000001c2ad236f80_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v000001c2ad237c00_0, 0, 3;
    %load/vec4 v000001c2ad236f80_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v000001c2ad23c050_0, 0, 3;
    %load/vec4 v000001c2ad236f80_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v000001c2ad23b970_0, 0, 3;
    %load/vec4 v000001c2ad236f80_0;
    %parti/s 6, 6, 4;
    %pad/u 5;
    %store/vec4 v000001c2ad23c690_0, 0, 5;
    %load/vec4 v000001c2ad236f80_0;
    %parti/s 7, 0, 2;
    %pad/u 6;
    %store/vec4 v000001c2ad236da0_0, 0, 6;
    %load/vec4 v000001c2ad236f80_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v000001c2ad236e40_0, 0, 8;
    %load/vec4 v000001c2ad236f80_0;
    %parti/s 27, 0, 2;
    %pad/u 26;
    %store/vec4 v000001c2ad237a20_0, 0, 26;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001c2ad1dc1b0;
T_10 ;
    %delay 2, 0;
    %pushi/vec4 262149, 0, 32;
    %store/vec4 v000001c2ad23b5b0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 131081, 0, 32;
    %store/vec4 v000001c2ad23b5b0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 33948674, 0, 32;
    %store/vec4 v000001c2ad23b5b0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 16777222, 0, 32;
    %store/vec4 v000001c2ad23b5b0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 65537, 0, 32;
    %store/vec4 v000001c2ad23b5b0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 33686017, 0, 32;
    %store/vec4 v000001c2ad23b5b0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_000001c2ad1dc1b0;
T_11 ;
    %vpi_call 5 54 "$dumpfile", "instruction_decoder_wavedata.vcd" {0 0 0};
    %vpi_call 5 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c2ad1dc1b0 {0 0 0};
    %delay 20, 0;
    %vpi_call 5 59 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
    "instructiondecoder_tb.v";
