

================================================================
== Vitis HLS Report for 'stream2buf'
================================================================
* Date:           Thu Oct 15 23:46:59 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PING_PONG
* Solution:       original (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.313 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       12| 10.000 ns | 0.120 us |    1|   12|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_READ  |       10|       10|         2|          1|          1|    10|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_25 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_26 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_27 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_28 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_4_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_29 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_5_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_30 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_6_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_31 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_7_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_32 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_8_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_33 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_9_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%enable_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable" [../srcs/ping_pong.cpp:24]   --->   Operation 15 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %enable_read, void %.loopexit, void %.preheader.preheader" [../srcs/ping_pong.cpp:26]   --->   Operation 16 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%br_ln29 = br void %.preheader" [../srcs/ping_pong.cpp:29]   --->   Operation 17 'br' 'br_ln29' <Predicate = (enable_read)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln29, void %.split, i5, void %.preheader.preheader" [../srcs/ping_pong.cpp:29]   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i, i32" [../srcs/ping_pong.cpp:29]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 20 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp, void %.split, void %.loopexit.loopexit" [../srcs/ping_pong.cpp:29]   --->   Operation 21 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln29 = add i5 %i, i5" [../srcs/ping_pong.cpp:29]   --->   Operation 22 'add' 'add_ln29' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i" [../srcs/ping_pong.cpp:29]   --->   Operation 23 'zext' 'zext_ln29' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty" [../srcs/ping_pong.cpp:29]   --->   Operation 24 'specpipeline' 'specpipeline_ln29' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../srcs/ping_pong.cpp:29]   --->   Operation 25 'specloopname' 'specloopname_ln29' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.63ns)   --->   "%src_9_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_9_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'src_9_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_9_addr = getelementptr i32 %buffer_9, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 27 'getelementptr' 'buffer_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_9_V_read, i4 %buffer_9_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 28 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 29 [1/1] (1.63ns)   --->   "%src_8_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_8_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'src_8_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_8_addr = getelementptr i32 %buffer_8, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 30 'getelementptr' 'buffer_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_8_V_read, i4 %buffer_8_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 31 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 32 [1/1] (1.63ns)   --->   "%src_7_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_7_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'src_7_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_7_addr = getelementptr i32 %buffer_7, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 33 'getelementptr' 'buffer_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_7_V_read, i4 %buffer_7_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 34 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 35 [1/1] (1.63ns)   --->   "%src_6_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_6_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'src_6_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_6_addr = getelementptr i32 %buffer_6, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 36 'getelementptr' 'buffer_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_6_V_read, i4 %buffer_6_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 37 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 38 [1/1] (1.63ns)   --->   "%src_5_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_5_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'read' 'src_5_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_5_addr = getelementptr i32 %buffer_5, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 39 'getelementptr' 'buffer_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_5_V_read, i4 %buffer_5_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 40 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 41 [1/1] (1.63ns)   --->   "%src_4_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_4_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'src_4_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buffer_4_addr = getelementptr i32 %buffer_4, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 42 'getelementptr' 'buffer_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_4_V_read, i4 %buffer_4_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 43 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 44 [1/1] (1.63ns)   --->   "%src_3_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_3_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'src_3_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%buffer_3_addr = getelementptr i32 %buffer_3, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 45 'getelementptr' 'buffer_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_3_V_read, i4 %buffer_3_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 46 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 47 [1/1] (1.63ns)   --->   "%src_2_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_2_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'read' 'src_2_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buffer_2_addr = getelementptr i32 %buffer_2, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 48 'getelementptr' 'buffer_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_2_V_read, i4 %buffer_2_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 49 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/1] (1.63ns)   --->   "%src_1_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'read' 'src_1_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buffer_1_addr = getelementptr i32 %buffer_1, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 51 'getelementptr' 'buffer_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_1_V_read, i4 %buffer_1_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 52 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 53 [1/1] (1.63ns)   --->   "%src_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %src_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'src_V_read' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buffer_0_addr = getelementptr i32 %buffer_0, i64, i64 %zext_ln29" [../srcs/ping_pong.cpp:35]   --->   Operation 54 'getelementptr' 'buffer_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln35 = store i32 %src_V_read, i4 %buffer_0_addr" [../srcs/ping_pong.cpp:35]   --->   Operation 55 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 57 'br' 'br_ln0' <Predicate = (enable_read)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [../srcs/ping_pong.cpp:38]   --->   Operation 58 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 00000]
empty_25          (specinterface    ) [ 00000]
empty_26          (specinterface    ) [ 00000]
empty_27          (specinterface    ) [ 00000]
empty_28          (specinterface    ) [ 00000]
empty_29          (specinterface    ) [ 00000]
empty_30          (specinterface    ) [ 00000]
empty_31          (specinterface    ) [ 00000]
empty_32          (specinterface    ) [ 00000]
empty_33          (specinterface    ) [ 00000]
enable_read       (read             ) [ 01111]
br_ln26           (br               ) [ 00000]
br_ln29           (br               ) [ 01110]
i                 (phi              ) [ 00110]
tmp               (bitselect        ) [ 00110]
empty_34          (speclooptripcount) [ 00000]
br_ln29           (br               ) [ 00000]
add_ln29          (add              ) [ 01110]
zext_ln29         (zext             ) [ 00000]
specpipeline_ln29 (specpipeline     ) [ 00000]
specloopname_ln29 (specloopname     ) [ 00000]
src_9_V_read      (read             ) [ 00000]
buffer_9_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
src_8_V_read      (read             ) [ 00000]
buffer_8_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
src_7_V_read      (read             ) [ 00000]
buffer_7_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
src_6_V_read      (read             ) [ 00000]
buffer_6_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
src_5_V_read      (read             ) [ 00000]
buffer_5_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
src_4_V_read      (read             ) [ 00000]
buffer_4_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
src_3_V_read      (read             ) [ 00000]
buffer_3_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
src_2_V_read      (read             ) [ 00000]
buffer_2_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
src_1_V_read      (read             ) [ 00000]
buffer_1_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
src_V_read        (read             ) [ 00000]
buffer_0_addr     (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
br_ln0            (br               ) [ 01110]
br_ln0            (br               ) [ 00000]
ret_ln38          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffer_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffer_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffer_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buffer_9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="enable">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="enable_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="src_9_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_9_V_read/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="src_8_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_8_V_read/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_7_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_7_V_read/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="src_6_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_6_V_read/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_5_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_5_V_read/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="src_4_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_4_V_read/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="src_3_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_3_V_read/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="src_2_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_2_V_read/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_1_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_1_V_read/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="src_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_V_read/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="buffer_9_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_9_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln35_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buffer_8_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_8_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln35_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="buffer_7_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_7_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln35_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="buffer_6_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_6_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln35_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="buffer_5_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_5_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln35_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buffer_4_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_4_addr/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln35_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buffer_3_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_3_addr/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln35_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="buffer_2_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_2_addr/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln35_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="buffer_1_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_addr/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln35_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="buffer_0_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_0_addr/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln35_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="1"/>
<pin id="290" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="5" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln29_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln29_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="enable_read_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="336" class="1005" name="add_ln29_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="78" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="78" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="78" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="78" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="78" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="88" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="80" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="94" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="80" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="100" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="106" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="112" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="80" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="118" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="124" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="80" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="130" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="80" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="136" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="80" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="142" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="292" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="292" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="288" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="325"><net_src comp="314" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="331"><net_src comp="82" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="300" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="308" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="292" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_0 | {3 }
	Port: buffer_1 | {3 }
	Port: buffer_2 | {3 }
	Port: buffer_3 | {3 }
	Port: buffer_4 | {3 }
	Port: buffer_5 | {3 }
	Port: buffer_6 | {3 }
	Port: buffer_7 | {3 }
	Port: buffer_8 | {3 }
	Port: buffer_9 | {3 }
 - Input state : 
	Port: stream2buf : src_V | {3 }
	Port: stream2buf : src_1_V | {3 }
	Port: stream2buf : src_2_V | {3 }
	Port: stream2buf : src_3_V | {3 }
	Port: stream2buf : src_4_V | {3 }
	Port: stream2buf : src_5_V | {3 }
	Port: stream2buf : src_6_V | {3 }
	Port: stream2buf : src_7_V | {3 }
	Port: stream2buf : src_8_V | {3 }
	Port: stream2buf : src_9_V | {3 }
	Port: stream2buf : enable | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln29 : 2
		add_ln29 : 1
	State 3
		buffer_9_addr : 1
		store_ln35 : 2
		buffer_8_addr : 1
		store_ln35 : 2
		buffer_7_addr : 1
		store_ln35 : 2
		buffer_6_addr : 1
		store_ln35 : 2
		buffer_5_addr : 1
		store_ln35 : 2
		buffer_4_addr : 1
		store_ln35 : 2
		buffer_3_addr : 1
		store_ln35 : 2
		buffer_2_addr : 1
		store_ln35 : 2
		buffer_1_addr : 1
		store_ln35 : 2
		buffer_0_addr : 1
		store_ln35 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln29_fu_308     |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |  enable_read_read_fu_82  |    0    |    0    |
|          |  src_9_V_read_read_fu_88 |    0    |    0    |
|          |  src_8_V_read_read_fu_94 |    0    |    0    |
|          | src_7_V_read_read_fu_100 |    0    |    0    |
|          | src_6_V_read_read_fu_106 |    0    |    0    |
|   read   | src_5_V_read_read_fu_112 |    0    |    0    |
|          | src_4_V_read_read_fu_118 |    0    |    0    |
|          | src_3_V_read_read_fu_124 |    0    |    0    |
|          | src_2_V_read_read_fu_130 |    0    |    0    |
|          | src_1_V_read_read_fu_136 |    0    |    0    |
|          |  src_V_read_read_fu_142  |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_300        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln29_fu_314     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    15   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln29_reg_336 |    5   |
|enable_read_reg_328|    1   |
|     i_reg_288     |    5   |
|    tmp_reg_332    |    1   |
+-------------------+--------+
|       Total       |   12   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| i_reg_288 |  p0  |   2  |   5  |   10   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   10   ||  0.656  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   15   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   12   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   12   |   24   |
+-----------+--------+--------+--------+
