<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v</a>
defines: 
time_elapsed: 0.776s
ram usage: 40636 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpqs0uzt5y/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:8</a>: No timescale set for &#34;decoder_using_case&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:8</a>: Compile module &#34;work@decoder_using_case&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:8</a>: Top level module &#34;work@decoder_using_case&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpqs0uzt5y/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_decoder_using_case
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpqs0uzt5y/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpqs0uzt5y/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@decoder_using_case)
 |vpiName:work@decoder_using_case
 |uhdmallPackages:
 \_package: builtin, parent:work@decoder_using_case
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@decoder_using_case, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v</a>, line:8, parent:work@decoder_using_case
   |vpiDefName:work@decoder_using_case
   |vpiFullName:work@decoder_using_case
   |vpiProcess:
   \_always: , line:19
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:19
       |vpiCondition:
       \_operation: , line:19
         |vpiOpType:35
         |vpiOperand:
         \_ref_obj: (enable), line:19
           |vpiName:enable
         |vpiOperand:
         \_ref_obj: (binary_in), line:19
           |vpiName:binary_in
       |vpiStmt:
       \_begin: , line:20
         |vpiFullName:work@decoder_using_case
         |vpiStmt:
         \_assignment: , line:21
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (decoder_out), line:21
             |vpiName:decoder_out
             |vpiFullName:work@decoder_using_case.decoder_out
           |vpiRhs:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_if_stmt: , line:22
           |vpiCondition:
           \_ref_obj: (enable), line:22
             |vpiName:enable
             |vpiFullName:work@decoder_using_case.enable
           |vpiStmt:
           \_begin: , line:22
             |vpiFullName:work@decoder_using_case
             |vpiStmt:
             \_case_stmt: , line:23
               |vpiCaseType:1
               |vpiCondition:
               \_ref_obj: (binary_in), line:23
                 |vpiName:binary_in
                 |vpiFullName:work@decoder_using_case.binary_in
               |vpiCaseItem:
               \_case_item: , line:24
                 |vpiExpr:
                 \_constant: , line:24
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h0
                   |vpiSize:4
                   |HEX:4&#39;h0
                 |vpiStmt:
                 \_assignment: , line:24
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:24
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:24
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0001
                     |vpiSize:16
                     |HEX:16&#39;h0001
               |vpiCaseItem:
               \_case_item: , line:25
                 |vpiExpr:
                 \_constant: , line:25
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h1
                   |vpiSize:4
                   |HEX:4&#39;h1
                 |vpiStmt:
                 \_assignment: , line:25
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:25
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:25
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0002
                     |vpiSize:16
                     |HEX:16&#39;h0002
               |vpiCaseItem:
               \_case_item: , line:26
                 |vpiExpr:
                 \_constant: , line:26
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h2
                   |vpiSize:4
                   |HEX:4&#39;h2
                 |vpiStmt:
                 \_assignment: , line:26
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:26
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:26
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0004
                     |vpiSize:16
                     |HEX:16&#39;h0004
               |vpiCaseItem:
               \_case_item: , line:27
                 |vpiExpr:
                 \_constant: , line:27
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h3
                   |vpiSize:4
                   |HEX:4&#39;h3
                 |vpiStmt:
                 \_assignment: , line:27
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:27
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:27
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0008
                     |vpiSize:16
                     |HEX:16&#39;h0008
               |vpiCaseItem:
               \_case_item: , line:28
                 |vpiExpr:
                 \_constant: , line:28
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h4
                   |vpiSize:4
                   |HEX:4&#39;h4
                 |vpiStmt:
                 \_assignment: , line:28
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:28
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:28
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0010
                     |vpiSize:16
                     |HEX:16&#39;h0010
               |vpiCaseItem:
               \_case_item: , line:29
                 |vpiExpr:
                 \_constant: , line:29
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h5
                   |vpiSize:4
                   |HEX:4&#39;h5
                 |vpiStmt:
                 \_assignment: , line:29
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:29
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:29
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0020
                     |vpiSize:16
                     |HEX:16&#39;h0020
               |vpiCaseItem:
               \_case_item: , line:30
                 |vpiExpr:
                 \_constant: , line:30
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h6
                   |vpiSize:4
                   |HEX:4&#39;h6
                 |vpiStmt:
                 \_assignment: , line:30
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:30
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:30
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0040
                     |vpiSize:16
                     |HEX:16&#39;h0040
               |vpiCaseItem:
               \_case_item: , line:31
                 |vpiExpr:
                 \_constant: , line:31
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h7
                   |vpiSize:4
                   |HEX:4&#39;h7
                 |vpiStmt:
                 \_assignment: , line:31
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:31
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:31
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0080
                     |vpiSize:16
                     |HEX:16&#39;h0080
               |vpiCaseItem:
               \_case_item: , line:32
                 |vpiExpr:
                 \_constant: , line:32
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h8
                   |vpiSize:4
                   |HEX:4&#39;h8
                 |vpiStmt:
                 \_assignment: , line:32
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:32
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:32
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0100
                     |vpiSize:16
                     |HEX:16&#39;h0100
               |vpiCaseItem:
               \_case_item: , line:33
                 |vpiExpr:
                 \_constant: , line:33
                   |vpiConstType:5
                   |vpiDecompile:4&#39;h9
                   |vpiSize:4
                   |HEX:4&#39;h9
                 |vpiStmt:
                 \_assignment: , line:33
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:33
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:33
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0200
                     |vpiSize:16
                     |HEX:16&#39;h0200
               |vpiCaseItem:
               \_case_item: , line:34
                 |vpiExpr:
                 \_constant: , line:34
                   |vpiConstType:5
                   |vpiDecompile:4&#39;hA
                   |vpiSize:4
                   |HEX:4&#39;hA
                 |vpiStmt:
                 \_assignment: , line:34
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:34
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:34
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0400
                     |vpiSize:16
                     |HEX:16&#39;h0400
               |vpiCaseItem:
               \_case_item: , line:35
                 |vpiExpr:
                 \_constant: , line:35
                   |vpiConstType:5
                   |vpiDecompile:4&#39;hB
                   |vpiSize:4
                   |HEX:4&#39;hB
                 |vpiStmt:
                 \_assignment: , line:35
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:35
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:35
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h0800
                     |vpiSize:16
                     |HEX:16&#39;h0800
               |vpiCaseItem:
               \_case_item: , line:36
                 |vpiExpr:
                 \_constant: , line:36
                   |vpiConstType:5
                   |vpiDecompile:4&#39;hC
                   |vpiSize:4
                   |HEX:4&#39;hC
                 |vpiStmt:
                 \_assignment: , line:36
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:36
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:36
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h1000
                     |vpiSize:16
                     |HEX:16&#39;h1000
               |vpiCaseItem:
               \_case_item: , line:37
                 |vpiExpr:
                 \_constant: , line:37
                   |vpiConstType:5
                   |vpiDecompile:4&#39;hD
                   |vpiSize:4
                   |HEX:4&#39;hD
                 |vpiStmt:
                 \_assignment: , line:37
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:37
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:37
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h2000
                     |vpiSize:16
                     |HEX:16&#39;h2000
               |vpiCaseItem:
               \_case_item: , line:38
                 |vpiExpr:
                 \_constant: , line:38
                   |vpiConstType:5
                   |vpiDecompile:4&#39;hE
                   |vpiSize:4
                   |HEX:4&#39;hE
                 |vpiStmt:
                 \_assignment: , line:38
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:38
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:38
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h4000
                     |vpiSize:16
                     |HEX:16&#39;h4000
               |vpiCaseItem:
               \_case_item: , line:39
                 |vpiExpr:
                 \_constant: , line:39
                   |vpiConstType:5
                   |vpiDecompile:4&#39;hF
                   |vpiSize:4
                   |HEX:4&#39;hF
                 |vpiStmt:
                 \_assignment: , line:39
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (decoder_out), line:39
                     |vpiName:decoder_out
                     |vpiFullName:work@decoder_using_case.decoder_out
                   |vpiRhs:
                   \_constant: , line:39
                     |vpiConstType:5
                     |vpiDecompile:16&#39;h8000
                     |vpiSize:16
                     |HEX:16&#39;h8000
   |vpiPort:
   \_port: (binary_in), line:9
     |vpiName:binary_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (binary_in), line:9
         |vpiName:binary_in
         |vpiFullName:work@decoder_using_case.binary_in
   |vpiPort:
   \_port: (decoder_out), line:10
     |vpiName:decoder_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (decoder_out), line:17
         |vpiName:decoder_out
         |vpiFullName:work@decoder_using_case.decoder_out
         |vpiNetType:48
   |vpiPort:
   \_port: (enable), line:11
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:11
         |vpiName:enable
         |vpiFullName:work@decoder_using_case.enable
   |vpiNet:
   \_logic_net: (decoder_out), line:17
   |vpiNet:
   \_logic_net: (binary_in), line:9
   |vpiNet:
   \_logic_net: (enable), line:11
 |uhdmtopModules:
 \_module: work@decoder_using_case (work@decoder_using_case), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v</a>, line:8
   |vpiDefName:work@decoder_using_case
   |vpiName:work@decoder_using_case
   |vpiPort:
   \_port: (binary_in), line:9, parent:work@decoder_using_case
     |vpiName:binary_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (binary_in), line:9, parent:work@decoder_using_case
         |vpiName:binary_in
         |vpiFullName:work@decoder_using_case.binary_in
   |vpiPort:
   \_port: (decoder_out), line:10, parent:work@decoder_using_case
     |vpiName:decoder_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (decoder_out), line:17, parent:work@decoder_using_case
         |vpiName:decoder_out
         |vpiFullName:work@decoder_using_case.decoder_out
         |vpiNetType:48
         |vpiRange:
         \_range: , line:17
           |vpiLeftRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (enable), line:11, parent:work@decoder_using_case
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:11, parent:work@decoder_using_case
         |vpiName:enable
         |vpiFullName:work@decoder_using_case.enable
   |vpiNet:
   \_logic_net: (decoder_out), line:17, parent:work@decoder_using_case
   |vpiNet:
   \_logic_net: (binary_in), line:9, parent:work@decoder_using_case
   |vpiNet:
   \_logic_net: (enable), line:11, parent:work@decoder_using_case
Object: \work_decoder_using_case of type 3000
Object: \work_decoder_using_case of type 32
Object: \binary_in of type 44
Object: \decoder_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enable of type 44
Object: \decoder_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \binary_in of type 36
Object: \enable of type 36
Object: \work_decoder_using_case of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \enable of type 608
Object: \binary_in of type 608
Object:  of type 4
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 22
Object: \enable of type 608
Object:  of type 4
Object:  of type 5
Object: \binary_in of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \decoder_out of type 608
Object:  of type 7
Object: \decoder_out of type 36
Object: \binary_in of type 36
Object: \enable of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_decoder_using_case&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x200d4d0] str=&#39;\work_decoder_using_case&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:9</a>.0-9.0&gt; [0x200d760] str=&#39;\binary_in&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:10</a>.0-10.0&gt; [0x200dba0] str=&#39;\decoder_out&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:17</a>.0-17.0&gt; [0x200dd90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:17</a>.0-17.0&gt; [0x200e2f0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:17</a>.0-17.0&gt; [0x200e4f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:11</a>.0-11.0&gt; [0x200e110] str=&#39;\enable&#39; input port=3
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&gt; [0x200ea00]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&gt; [0x200ef50] str=&#39;\enable&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&gt; [0x200f200] str=&#39;\binary_in&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&gt; [0x200ebb0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:20</a>.0-20.0&gt; [0x200f3b0]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:21</a>.0-21.0&gt; [0x200f4d0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:21</a>.0-21.0&gt; [0x200f790] str=&#39;\decoder_out&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:21</a>.0-21.0&gt; [0x200fc40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:22</a>.0-22.0&gt; [0x200fb00]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x200fe10]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:22</a>.0-22.0&gt; [0x200ff30] str=&#39;\enable&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2010130]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2010250] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201d0c0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:22</a>.0-22.0&gt; [0x20103b0]
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:23</a>.0-23.0&gt; [0x20106b0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:23</a>.0-23.0&gt; [0x2012830] str=&#39;\binary_in&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x2012bf0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x2013120] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2013ae0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x2012f20]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x20136b0] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x2013c40] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x2013e10]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x20140c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20144b0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x2013f30]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x2014290] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x2014610] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x20147e0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x2014a90] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2014e60]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x2014900]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x2014c40] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x2014fc0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x2015190]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x2015440] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2015830]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x20152b0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x2015610] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x2015990] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x2015bb0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x2015e60] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2016250]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x2015cd0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x2016030] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x20163b0] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x2016580]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x2016830] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2016c20]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x20166a0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x2016a00] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x2016d80] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x2016f50]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x2017200] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20175f0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x2017070]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x20173d0] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x2017750] bits=&#39;00000000000000000000000001000000&#39;(32) range=[31:0] int=64
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017920]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017bd0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2013920]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017a40]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017da0] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017f50] bits=&#39;00000000000000000000000010000000&#39;(32) range=[31:0] int=128
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x2018170]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x2018420] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20187b0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x2018290]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x20185b0] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x2018910] bits=&#39;00000000000000000000000100000000&#39;(32) range=[31:0] int=256
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2018ae0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2018db0] bits=&#39;00000000000000000000000000001001&#39;(32) range=[31:0] int=9
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20191a0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2018c00]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2018f80] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2019300] bits=&#39;00000000000000000000001000000000&#39;(32) range=[31:0] int=512
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x20194d0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x2019780] bits=&#39;00000000000000000000000000001010&#39;(32) range=[31:0] int=10
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2019b70]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x20195f0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x2019950] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x2019cd0] bits=&#39;00000000000000000000010000000000&#39;(32) range=[31:0] int=1024
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x2019ea0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x201a150] bits=&#39;00000000000000000000000000001011&#39;(32) range=[31:0] int=11
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201a540]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x2019fc0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x201a320] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x201a6a0] bits=&#39;00000000000000000000100000000000&#39;(32) range=[31:0] int=2048
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201a870]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201ab20] bits=&#39;00000000000000000000000000001100&#39;(32) range=[31:0] int=12
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201af10]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201a990]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201acf0] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201b070] bits=&#39;00000000000000000001000000000000&#39;(32) range=[31:0] int=4096
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201b240]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201b4f0] bits=&#39;00000000000000000000000000001101&#39;(32) range=[31:0] int=13
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201b8e0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201b360]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201b6c0] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201ba40] bits=&#39;00000000000000000010000000000000&#39;(32) range=[31:0] int=8192
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201bc10]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201bec0] bits=&#39;00000000000000000000000000001110&#39;(32) range=[31:0] int=14
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201c2b0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201bd30]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201c090] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201c410] bits=&#39;00000000000000000100000000000000&#39;(32) range=[31:0] int=16384
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201c5e0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201c890] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201cc80]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201c700]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201ca60] str=&#39;\decoder_out&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201cde0] bits=&#39;00000000000000001000000000000000&#39;(32) range=[31:0] int=32768
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x200d4d0] str=&#39;\work_decoder_using_case&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:9</a>.0-9.0&gt; [0x200d760] str=&#39;\binary_in&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:10</a>.0-10.0&gt; [0x200dba0] str=&#39;\decoder_out&#39; output reg basic_prep port=2 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:17</a>.0-17.0&gt; [0x200dd90] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:17</a>.0-17.0&gt; [0x200e2f0] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:17</a>.0-17.0&gt; [0x200e4f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:11</a>.0-11.0&gt; [0x200e110] str=&#39;\enable&#39; input basic_prep port=3 range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&gt; [0x200ea00] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&gt; [0x200ef50 -&gt; 0x200e110] str=&#39;\enable&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&gt; [0x200f200 -&gt; 0x200d760] str=&#39;\binary_in&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&gt; [0x200ebb0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:20</a>.0-20.0&gt; [0x200f3b0] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:21</a>.0-21.0&gt; [0x200f4d0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:21</a>.0-21.0&gt; [0x200f790 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:21</a>.0-21.0&gt; [0x200fc40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:22</a>.0-22.0&gt; [0x200fb00] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x200fe10] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:22</a>.0-22.0&gt; [0x200ff30 -&gt; 0x200e110] str=&#39;\enable&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2010130] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2010250] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201d0c0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:22</a>.0-22.0&gt; [0x20103b0] basic_prep
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:23</a>.0-23.0&gt; [0x20106b0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:23</a>.0-23.0&gt; [0x2012830 -&gt; 0x200d760] str=&#39;\binary_in&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x2012bf0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x2013120] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2013ae0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x2012f20] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x20136b0 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0&gt; [0x2013c40] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x2013e10] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x20140c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20144b0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x2013f30] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x2014290 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0&gt; [0x2014610] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x20147e0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x2014a90] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2014e60] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x2014900] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x2014c40 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:26</a>.0-26.0&gt; [0x2014fc0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x2015190] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x2015440] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2015830] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x20152b0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x2015610 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:27</a>.0-27.0&gt; [0x2015990] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x2015bb0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x2015e60] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2016250] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x2015cd0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x2016030 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:28</a>.0-28.0&gt; [0x20163b0] bits=&#39;00000000000000000000000000010000&#39;(32) basic_prep range=[31:0] int=16
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x2016580] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x2016830] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2016c20] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x20166a0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x2016a00 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:29</a>.0-29.0&gt; [0x2016d80] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x2016f50] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x2017200] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20175f0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x2017070] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x20173d0 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:30</a>.0-30.0&gt; [0x2017750] bits=&#39;00000000000000000000000001000000&#39;(32) basic_prep range=[31:0] int=64
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017920] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017bd0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2013920] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017a40] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017da0 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:31</a>.0-31.0&gt; [0x2017f50] bits=&#39;00000000000000000000000010000000&#39;(32) basic_prep range=[31:0] int=128
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x2018170] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x2018420] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20187b0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x2018290] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x20185b0 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:32</a>.0-32.0&gt; [0x2018910] bits=&#39;00000000000000000000000100000000&#39;(32) basic_prep range=[31:0] int=256
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2018ae0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2018db0] bits=&#39;00000000000000000000000000001001&#39;(32) basic_prep range=[31:0] int=9
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20191a0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2018c00] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2018f80 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:33</a>.0-33.0&gt; [0x2019300] bits=&#39;00000000000000000000001000000000&#39;(32) basic_prep range=[31:0] int=512
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x20194d0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x2019780] bits=&#39;00000000000000000000000000001010&#39;(32) basic_prep range=[31:0] int=10
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2019b70] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x20195f0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x2019950 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:34</a>.0-34.0&gt; [0x2019cd0] bits=&#39;00000000000000000000010000000000&#39;(32) basic_prep range=[31:0] int=1024
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x2019ea0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x201a150] bits=&#39;00000000000000000000000000001011&#39;(32) basic_prep range=[31:0] int=11
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201a540] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x2019fc0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x201a320 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:35</a>.0-35.0&gt; [0x201a6a0] bits=&#39;00000000000000000000100000000000&#39;(32) basic_prep range=[31:0] int=2048
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201a870] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201ab20] bits=&#39;00000000000000000000000000001100&#39;(32) basic_prep range=[31:0] int=12
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201af10] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201a990] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201acf0 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:36</a>.0-36.0&gt; [0x201b070] bits=&#39;00000000000000000001000000000000&#39;(32) basic_prep range=[31:0] int=4096
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201b240] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201b4f0] bits=&#39;00000000000000000000000000001101&#39;(32) basic_prep range=[31:0] int=13
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201b8e0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201b360] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201b6c0 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:37</a>.0-37.0&gt; [0x201ba40] bits=&#39;00000000000000000010000000000000&#39;(32) basic_prep range=[31:0] int=8192
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201bc10] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201bec0] bits=&#39;00000000000000000000000000001110&#39;(32) basic_prep range=[31:0] int=14
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201c2b0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201bd30] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201c090 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:38</a>.0-38.0&gt; [0x201c410] bits=&#39;00000000000000000100000000000000&#39;(32) basic_prep range=[31:0] int=16384
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201c5e0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201c890] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x201cc80] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201c700] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201ca60 -&gt; 0x200dba0] str=&#39;\decoder_out&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:39</a>.0-39.0&gt; [0x201cde0] bits=&#39;00000000000000001000000000000000&#39;(32) basic_prep range=[31:0] int=32768
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_decoder_using_case

2.2. Analyzing design hierarchy..
Top module:  \work_decoder_using_case
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 15 dead cases from process $proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>$1 in module work_decoder_using_case.
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>$1 in module work_decoder_using_case.
Removed a total of 15 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_decoder_using_case.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>$1&#39;.
     1/2: $2\decoder_out[15:0]
     2/2: $1\decoder_out[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_decoder_using_case.\decoder_out&#39; from process `\work_decoder_using_case.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_decoder_using_case.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>$1&#39;.
Removing empty process `work_decoder_using_case.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>$1&#39;.
Cleaned up 2 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_decoder_using_case..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_decoder_using_case ===

   Number of wires:                 13
   Number of wire bits:            118
   Number of public wires:           3
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $eq                             1
     $mux                            2
     $pmux                           1

8. Executing CHECK pass (checking for obvious problems).
checking module work_decoder_using_case..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_decoder_using_case&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;binary_in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;decoder_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        &#34;enable&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 19 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$procmux$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000010000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0|<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:23</a>.0-23.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 2, 20 ],
            &#34;Y&#34;: [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
          }
        },
        &#34;$procmux$5_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0|<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:23</a>.0-23.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$procmux$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000010000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            &#34;S&#34;: [ 19 ],
            &#34;Y&#34;: [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
          }
        },
        &#34;$procmux$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000010000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
            &#34;S&#34;: [ 19 ],
            &#34;Y&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\decoder_out[15:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&#34;
          }
        },
        &#34;$1\\decoder_out[15:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&#34;
          }
        },
        &#34;$2\\decoder_out[15:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&#34;
          }
        },
        &#34;$procmux$10_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$4_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$5_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;binary_in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:9</a>.0-9.0&#34;
          }
        },
        &#34;decoder_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:10</a>.0-10.0&#34;
          }
        },
        &#34;enable&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:11</a>.0-11.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_decoder_using_case&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_decoder_using_case(binary_in, decoder_out, enable);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&#34; *)
  wire [15:0] _00_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&#34; *)
  wire [15:0] _01_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:19</a>.0-19.0&#34; *)
  wire [15:0] _02_;
  wire _03_;
  wire [15:0] _04_;
  wire _05_;
  wire _06_;
  wire [15:0] _07_;
  wire _08_;
  wire [15:0] _09_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:9</a>.0-9.0&#34; *)
  input binary_in;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:10</a>.0-10.0&#34; *)
  output [15:0] decoder_out;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:11</a>.0-11.0&#34; *)
  input enable;
  function [15:0] _10_;
    input [15:0] a;
    input [31:0] b;
    input [1:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:25</a>.0-25.0|<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:23</a>.0-23.0&#34; *)
    (* parallel_case *)
    case (s)
      2&#39;b01:
        _10_ = b[15:0];
      2&#39;b10:
        _10_ = b[31:16];
      default:
        _10_ = a;
    endcase
  endfunction
  assign _04_ = _10_(16&#39;hxxxx, 32&#39;d65538, { _06_, _05_ });
  assign _06_ = binary_in == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:24</a>.0-24.0|<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/decoder_using_case.v:23</a>.0-23.0&#34; *) 1&#39;h0;
  assign _07_ = _08_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _04_ : 16&#39;hxxxx;
  assign _09_ = _03_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _02_ : 16&#39;h0000;
  assign _00_ = _01_;
  assign _05_ = binary_in;
  assign _08_ = enable;
  assign _02_ = _07_;
  assign _03_ = enable;
  assign _01_ = _09_;
  assign decoder_out = _09_;
endmodule

End of script. Logfile hash: 1a62fce8ea, CPU: user 0.02s system 0.00s, MEM: 13.39 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 33% 1x proc_dff (0 sec), ...

</pre>
</body>