# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:53 on May 17,2022
# vlog -reportprogress 300 LR2_OUT.v LR2_SEQ_GEN_FSM.v LR4_MATRIX_DISP_V10.v LR4_MATRIX_DISP_V10_ROM.v LR4_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v TB.v 
# -- Compiling module LR2_OUT
# -- Compiling module LR2_SEQ_GEN_FSM
# -- Compiling module LR4_MATRIX_DISP_V10
# -- Compiling module LR4_MATRIX_DISP_V10_ROM
# -- Compiling module LR4_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 19:24:53 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.TB 
# Start time: 19:24:54 on May 17,2022
# Loading work.TB
# Loading work.LR4_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR2_SEQ_GEN_FSM
# Loading work.LR2_OUT
# Loading work.LR4_MATRIX_DISP_V10
# Loading work.LR4_MATRIX_DISP_V10_ROM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(75)
#    Time: 249813280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 75
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:18 on May 17,2022
# vlog -reportprogress 300 LR2_OUT.v LR2_SEQ_GEN_FSM.v LR4_MATRIX_DISP_V10.v LR4_MATRIX_DISP_V10_ROM.v LR4_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v TB.v 
# -- Compiling module LR2_OUT
# -- Compiling module LR2_SEQ_GEN_FSM
# -- Compiling module LR4_MATRIX_DISP_V10
# -- Compiling module LR4_MATRIX_DISP_V10_ROM
# -- Compiling module LR4_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 19:30:18 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:30:28 on May 17,2022, Elapsed time: 0:05:34
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.TB 
# Start time: 19:30:28 on May 17,2022
# Loading work.TB
# Loading work.LR4_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR2_SEQ_GEN_FSM
# Loading work.LR2_OUT
# Loading work.LR4_MATRIX_DISP_V10
# Loading work.LR4_MATRIX_DISP_V10_ROM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(129)
#    Time: 898753280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 129
