#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 20 18:34:08 2025
# Process ID         : 26792
# Current directory  : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_xbar_0_synth_1
# Command line       : vivado.exe -log base_ps7_0_axi_periph_imp_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_ps7_0_axi_periph_imp_xbar_0.tcl
# Log file           : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_xbar_0_synth_1/base_ps7_0_axi_periph_imp_xbar_0.vds
# Journal file       : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_xbar_0_synth_1\vivado.jou
# Running On         : DESKTOP-P5G18T7
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency      : 1498 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16850 MB
# Swap memory        : 6442 MB
# Total Virtual      : 23292 MB
# Available Virtual  : 5872 MB
#-----------------------------------------------------------
source base_ps7_0_axi_periph_imp_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 366.625 ; gain = 64.566
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/LUTsofLUV/maths-accelerator/overlay/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_ps7_0_axi_periph_imp_xbar_0
Command: synth_design -top base_ps7_0_axi_periph_imp_xbar_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13036
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1092.750 ; gain = 467.242
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:233]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:235]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:236]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:238]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:239]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:241]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:242]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:244]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:245]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:247]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:248]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:250]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:251]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:253]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:254]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:256]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:257]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:259]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:260]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:262]
INFO: [Synth 8-6157] synthesizing module 'base_ps7_0_axi_periph_imp_xbar_0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_axi_crossbar' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_crossbar' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_si_transactor' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized1' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized1' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized2' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized2' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized3' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized3' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized4' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized4' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized5' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized5' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized6' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized6' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized7' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized7' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized8' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized8' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized9' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized9' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized10' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized10' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized11' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized11' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized12' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized12' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized13' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized13' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized14' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized14' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_arbiter_resp' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_arbiter_resp' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90866]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90866]
INFO: [Synth 8-6157] synthesizing module 'MUXF8' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90903]
INFO: [Synth 8-6155] done synthesizing module 'MUXF8' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90903]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_si_transactor' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_si_transactor__parameterized0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_si_transactor__parameterized0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_splitter' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_splitter' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_wdata_router' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl__parameterized0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl__parameterized0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_wdata_router' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_wdata_mux' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_wdata_mux' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized1' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl__parameterized1' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl__parameterized1' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized1' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_wdata_mux__parameterized0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_wdata_mux__parameterized0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_decerr_slave' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_decerr_slave' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_arbiter' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_arbiter' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_crossbar' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_axi_crossbar' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'base_ps7_0_axi_periph_imp_xbar_0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/synth/base_ps7_0_axi_periph_imp_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[6].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[7].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[8].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[9].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[10].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[11].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_33_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_33_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_33_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_33_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_34_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_34_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_34_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_34_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_34_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_34_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_34_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_34_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_34_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_34_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[10] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[9] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[8] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[7] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[6] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[5] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[4] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[3] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[2] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[10] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[9] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[8] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[7] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[6] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[5] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[4] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[3] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[2] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_34_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1378.074 ; gain = 752.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1378.074 ; gain = 752.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1378.074 ; gain = 752.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.639 . Memory (MB): peak = 1378.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/base_ps7_0_axi_periph_imp_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/base_ps7_0_axi_periph_imp_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1441.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 1442.973 ; gain = 1.184
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1442.973 ; gain = 817.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1442.973 ; gain = 817.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1442.973 ; gain = 817.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_34_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_34_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 1442.973 ; gain = 817.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 56    
	   2 Input    3 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               75 Bit    Registers := 2     
	               47 Bit    Registers := 24    
	               14 Bit    Registers := 12    
	               12 Bit    Registers := 24    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 92    
+---Muxes : 
	   2 Input   96 Bit        Muxes := 24    
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   47 Bit        Muxes := 24    
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 24    
	   3 Input    4 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 70    
	   2 Input    1 Bit        Muxes := 83    
	   3 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_34_si_transactor__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 1442.973 ; gain = 817.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:05 . Memory (MB): peak = 1452.539 ; gain = 827.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:19 . Memory (MB): peak = 1609.266 ; gain = 983.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:23 . Memory (MB): peak = 1618.297 ; gain = 992.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:35 . Memory (MB): peak = 1739.223 ; gain = 1113.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:35 . Memory (MB): peak = 1739.223 ; gain = 1113.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:35 . Memory (MB): peak = 1739.223 ; gain = 1113.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:02:35 . Memory (MB): peak = 1739.223 ; gain = 1113.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:35 . Memory (MB): peak = 1739.223 ; gain = 1113.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:35 . Memory (MB): peak = 1739.223 ; gain = 1113.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    56|
|3     |LUT2    |    46|
|4     |LUT3    |   657|
|5     |LUT4    |   169|
|6     |LUT5    |   176|
|7     |LUT6    |   683|
|8     |MUXF7   |    62|
|9     |MUXF8   |    62|
|10    |SRLC32E |     5|
|11    |FDRE    |  2013|
|12    |FDSE    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:36 . Memory (MB): peak = 1739.223 ; gain = 1113.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:02:24 . Memory (MB): peak = 1739.223 ; gain = 1048.816
Synthesis Optimization Complete : Time (s): cpu = 00:02:23 ; elapsed = 00:02:36 . Memory (MB): peak = 1739.223 ; gain = 1113.715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1739.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1746.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f66ad862
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:34 ; elapsed = 00:02:52 . Memory (MB): peak = 1746.656 ; gain = 1358.863
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1746.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_xbar_0_synth_1/base_ps7_0_axi_periph_imp_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_ps7_0_axi_periph_imp_xbar_0, cache-ID = a778ed707469c2b7
INFO: [Coretcl 2-1174] Renamed 56 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1746.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_xbar_0_synth_1/base_ps7_0_axi_periph_imp_xbar_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_ps7_0_axi_periph_imp_xbar_0_utilization_synth.rpt -pb base_ps7_0_axi_periph_imp_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 18:37:28 2025...
