# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../proje4.srcs/sources_1/new/behtwotoone.sv" \
"../../../../proje4.srcs/sources_1/new/flipflop.sv" \
"../../../../proje4.srcs/sources_1/new/fourdflipflop.sv" \
"../../../../proje4.srcs/sources_1/new/structfourtoone.sv" \
"../../../../proje4.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
