<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Wed Jun 05 14:14:33 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 120.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 120.000000 MHz ;
            10 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.181ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_363">CIC1Cos/count__i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_505">CIC1Cos/d_tmp_i0_i1</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Cos/d_tmp_i0_i0">CIC1Cos/d_tmp_i0_i0</A>

   Delay:               8.232ns  (29.5% logic, 70.5% route), 5 logic levels.

 Constraint Details:

      8.232ns physical path delay CIC1Cos/SLICE_363 to CIC1Cos/SLICE_505 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.181ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C20A.CLK,R18C20A.Q0,CIC1Cos/SLICE_363:ROUTE, 0.993,R18C20A.Q0,R19C20C.A1,CIC1Cos/count_7:CTOF_DEL, 0.495,R19C20C.A1,R19C20C.F1,CIC1Cos/SLICE_817:ROUTE, 0.436,R19C20C.F1,R19C20C.C0,CIC1Cos/n2802:CTOF_DEL, 0.495,R19C20C.C0,R19C20C.F0,CIC1Cos/SLICE_817:ROUTE, 1.031,R19C20C.F0,R21C20A.D1,CIC1Cos/n25:CTOF_DEL, 0.495,R21C20A.D1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.705,R21C20A.F0,R11C12B.CE,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_363 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 <A href="#@comp:CIC1Cos/SLICE_363">CIC1Cos/SLICE_363</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.993<A href="#@net:CIC1Cos/count_7:R18C20A.Q0:R19C20C.A1:0.993">     R18C20A.Q0 to R19C20C.A1    </A> <A href="#@net:CIC1Cos/count_7">CIC1Cos/count_7</A>
CTOF_DEL    ---     0.495     R19C20C.A1 to     R19C20C.F1 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         1     0.436<A href="#@net:CIC1Cos/n2802:R19C20C.F1:R19C20C.C0:0.436">     R19C20C.F1 to R19C20C.C0    </A> <A href="#@net:CIC1Cos/n2802">CIC1Cos/n2802</A>
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         2     1.031<A href="#@net:CIC1Cos/n25:R19C20C.F0:R21C20A.D1:1.031">     R19C20C.F0 to R21C20A.D1    </A> <A href="#@net:CIC1Cos/n25">CIC1Cos/n25</A>
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.705<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R11C12B.CE:2.705">     R21C20A.F0 to R11C12B.CE    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.232   (29.5% logic, 70.5% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C20A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C20A.CLK:1.880">     LPLL.CLKOP to R18C20A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R11C12B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R11C12B.CLK:1.880">     LPLL.CLKOP to R11C12B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.181ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_363">CIC1Cos/count__i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_508">CIC1Cos/d_tmp_i0_i7</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Cos/d_tmp_i0_i6">CIC1Cos/d_tmp_i0_i6</A>

   Delay:               8.232ns  (29.5% logic, 70.5% route), 5 logic levels.

 Constraint Details:

      8.232ns physical path delay CIC1Cos/SLICE_363 to CIC1Cos/SLICE_508 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.181ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C20A.CLK,R18C20A.Q0,CIC1Cos/SLICE_363:ROUTE, 0.993,R18C20A.Q0,R19C20C.A1,CIC1Cos/count_7:CTOF_DEL, 0.495,R19C20C.A1,R19C20C.F1,CIC1Cos/SLICE_817:ROUTE, 0.436,R19C20C.F1,R19C20C.C0,CIC1Cos/n2802:CTOF_DEL, 0.495,R19C20C.C0,R19C20C.F0,CIC1Cos/SLICE_817:ROUTE, 1.031,R19C20C.F0,R21C20A.D1,CIC1Cos/n25:CTOF_DEL, 0.495,R21C20A.D1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.705,R21C20A.F0,R11C12D.CE,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_363 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 <A href="#@comp:CIC1Cos/SLICE_363">CIC1Cos/SLICE_363</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.993<A href="#@net:CIC1Cos/count_7:R18C20A.Q0:R19C20C.A1:0.993">     R18C20A.Q0 to R19C20C.A1    </A> <A href="#@net:CIC1Cos/count_7">CIC1Cos/count_7</A>
CTOF_DEL    ---     0.495     R19C20C.A1 to     R19C20C.F1 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         1     0.436<A href="#@net:CIC1Cos/n2802:R19C20C.F1:R19C20C.C0:0.436">     R19C20C.F1 to R19C20C.C0    </A> <A href="#@net:CIC1Cos/n2802">CIC1Cos/n2802</A>
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         2     1.031<A href="#@net:CIC1Cos/n25:R19C20C.F0:R21C20A.D1:1.031">     R19C20C.F0 to R21C20A.D1    </A> <A href="#@net:CIC1Cos/n25">CIC1Cos/n25</A>
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.705<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R11C12D.CE:2.705">     R21C20A.F0 to R11C12D.CE    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.232   (29.5% logic, 70.5% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C20A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C20A.CLK:1.880">     LPLL.CLKOP to R18C20A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R11C12D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R11C12D.CLK:1.880">     LPLL.CLKOP to R11C12D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.155ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_363">CIC1Cos/count__i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_515">CIC1Cos/v_comb_64</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.140ns  (29.9% logic, 70.1% route), 5 logic levels.

 Constraint Details:

      8.140ns physical path delay CIC1Cos/SLICE_363 to CIC1Cos/SLICE_515 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 7.985ns) by 0.155ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C20A.CLK,R18C20A.Q0,CIC1Cos/SLICE_363:ROUTE, 0.993,R18C20A.Q0,R19C20C.A1,CIC1Cos/count_7:CTOF_DEL, 0.495,R19C20C.A1,R19C20C.F1,CIC1Cos/SLICE_817:ROUTE, 0.436,R19C20C.F1,R19C20C.C0,CIC1Cos/n2802:CTOF_DEL, 0.495,R19C20C.C0,R19C20C.F0,CIC1Cos/SLICE_817:ROUTE, 1.031,R19C20C.F0,R21C20A.D1,CIC1Cos/n25:CTOF_DEL, 0.495,R21C20A.D1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.613,R21C20A.F0,R11C12A.M0,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_363 to CIC1Cos/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 <A href="#@comp:CIC1Cos/SLICE_363">CIC1Cos/SLICE_363</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.993<A href="#@net:CIC1Cos/count_7:R18C20A.Q0:R19C20C.A1:0.993">     R18C20A.Q0 to R19C20C.A1    </A> <A href="#@net:CIC1Cos/count_7">CIC1Cos/count_7</A>
CTOF_DEL    ---     0.495     R19C20C.A1 to     R19C20C.F1 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         1     0.436<A href="#@net:CIC1Cos/n2802:R19C20C.F1:R19C20C.C0:0.436">     R19C20C.F1 to R19C20C.C0    </A> <A href="#@net:CIC1Cos/n2802">CIC1Cos/n2802</A>
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         2     1.031<A href="#@net:CIC1Cos/n25:R19C20C.F0:R21C20A.D1:1.031">     R19C20C.F0 to R21C20A.D1    </A> <A href="#@net:CIC1Cos/n25">CIC1Cos/n25</A>
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.613<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R11C12A.M0:2.613">     R21C20A.F0 to R11C12A.M0    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.140   (29.9% logic, 70.1% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C20A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C20A.CLK:1.880">     LPLL.CLKOP to R18C20A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R11C12A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R11C12A.CLK:1.880">     LPLL.CLKOP to R11C12A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.153ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_450">CIC1Cos/count__i15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_508">CIC1Cos/d_tmp_i0_i7</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Cos/d_tmp_i0_i6">CIC1Cos/d_tmp_i0_i6</A>

   Delay:               8.204ns  (29.6% logic, 70.4% route), 5 logic levels.

 Constraint Details:

      8.204ns physical path delay CIC1Cos/SLICE_450 to CIC1Cos/SLICE_508 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.153ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C21A.CLK,R18C21A.Q0,CIC1Cos/SLICE_450:ROUTE, 0.965,R18C21A.Q0,R19C20C.D1,CIC1Cos/count_15:CTOF_DEL, 0.495,R19C20C.D1,R19C20C.F1,CIC1Cos/SLICE_817:ROUTE, 0.436,R19C20C.F1,R19C20C.C0,CIC1Cos/n2802:CTOF_DEL, 0.495,R19C20C.C0,R19C20C.F0,CIC1Cos/SLICE_817:ROUTE, 1.031,R19C20C.F0,R21C20A.D1,CIC1Cos/n25:CTOF_DEL, 0.495,R21C20A.D1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.705,R21C20A.F0,R11C12D.CE,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_450 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21A.CLK to     R18C21A.Q0 <A href="#@comp:CIC1Cos/SLICE_450">CIC1Cos/SLICE_450</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.965<A href="#@net:CIC1Cos/count_15:R18C21A.Q0:R19C20C.D1:0.965">     R18C21A.Q0 to R19C20C.D1    </A> <A href="#@net:CIC1Cos/count_15">CIC1Cos/count_15</A>
CTOF_DEL    ---     0.495     R19C20C.D1 to     R19C20C.F1 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         1     0.436<A href="#@net:CIC1Cos/n2802:R19C20C.F1:R19C20C.C0:0.436">     R19C20C.F1 to R19C20C.C0    </A> <A href="#@net:CIC1Cos/n2802">CIC1Cos/n2802</A>
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         2     1.031<A href="#@net:CIC1Cos/n25:R19C20C.F0:R21C20A.D1:1.031">     R19C20C.F0 to R21C20A.D1    </A> <A href="#@net:CIC1Cos/n25">CIC1Cos/n25</A>
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.705<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R11C12D.CE:2.705">     R21C20A.F0 to R11C12D.CE    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.204   (29.6% logic, 70.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C21A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_450:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C21A.CLK:1.880">     LPLL.CLKOP to R18C21A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R11C12D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R11C12D.CLK:1.880">     LPLL.CLKOP to R11C12D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.153ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_450">CIC1Cos/count__i15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_505">CIC1Cos/d_tmp_i0_i1</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Cos/d_tmp_i0_i0">CIC1Cos/d_tmp_i0_i0</A>

   Delay:               8.204ns  (29.6% logic, 70.4% route), 5 logic levels.

 Constraint Details:

      8.204ns physical path delay CIC1Cos/SLICE_450 to CIC1Cos/SLICE_505 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.153ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C21A.CLK,R18C21A.Q0,CIC1Cos/SLICE_450:ROUTE, 0.965,R18C21A.Q0,R19C20C.D1,CIC1Cos/count_15:CTOF_DEL, 0.495,R19C20C.D1,R19C20C.F1,CIC1Cos/SLICE_817:ROUTE, 0.436,R19C20C.F1,R19C20C.C0,CIC1Cos/n2802:CTOF_DEL, 0.495,R19C20C.C0,R19C20C.F0,CIC1Cos/SLICE_817:ROUTE, 1.031,R19C20C.F0,R21C20A.D1,CIC1Cos/n25:CTOF_DEL, 0.495,R21C20A.D1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.705,R21C20A.F0,R11C12B.CE,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_450 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21A.CLK to     R18C21A.Q0 <A href="#@comp:CIC1Cos/SLICE_450">CIC1Cos/SLICE_450</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.965<A href="#@net:CIC1Cos/count_15:R18C21A.Q0:R19C20C.D1:0.965">     R18C21A.Q0 to R19C20C.D1    </A> <A href="#@net:CIC1Cos/count_15">CIC1Cos/count_15</A>
CTOF_DEL    ---     0.495     R19C20C.D1 to     R19C20C.F1 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         1     0.436<A href="#@net:CIC1Cos/n2802:R19C20C.F1:R19C20C.C0:0.436">     R19C20C.F1 to R19C20C.C0    </A> <A href="#@net:CIC1Cos/n2802">CIC1Cos/n2802</A>
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         2     1.031<A href="#@net:CIC1Cos/n25:R19C20C.F0:R21C20A.D1:1.031">     R19C20C.F0 to R21C20A.D1    </A> <A href="#@net:CIC1Cos/n25">CIC1Cos/n25</A>
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.705<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R11C12B.CE:2.705">     R21C20A.F0 to R11C12B.CE    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.204   (29.6% logic, 70.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C21A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_450:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C21A.CLK:1.880">     LPLL.CLKOP to R18C21A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R11C12B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R11C12B.CLK:1.880">     LPLL.CLKOP to R11C12B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.127ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_450">CIC1Cos/count__i15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_515">CIC1Cos/v_comb_64</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.112ns  (30.0% logic, 70.0% route), 5 logic levels.

 Constraint Details:

      8.112ns physical path delay CIC1Cos/SLICE_450 to CIC1Cos/SLICE_515 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 7.985ns) by 0.127ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C21A.CLK,R18C21A.Q0,CIC1Cos/SLICE_450:ROUTE, 0.965,R18C21A.Q0,R19C20C.D1,CIC1Cos/count_15:CTOF_DEL, 0.495,R19C20C.D1,R19C20C.F1,CIC1Cos/SLICE_817:ROUTE, 0.436,R19C20C.F1,R19C20C.C0,CIC1Cos/n2802:CTOF_DEL, 0.495,R19C20C.C0,R19C20C.F0,CIC1Cos/SLICE_817:ROUTE, 1.031,R19C20C.F0,R21C20A.D1,CIC1Cos/n25:CTOF_DEL, 0.495,R21C20A.D1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.613,R21C20A.F0,R11C12A.M0,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_450 to CIC1Cos/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21A.CLK to     R18C21A.Q0 <A href="#@comp:CIC1Cos/SLICE_450">CIC1Cos/SLICE_450</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.965<A href="#@net:CIC1Cos/count_15:R18C21A.Q0:R19C20C.D1:0.965">     R18C21A.Q0 to R19C20C.D1    </A> <A href="#@net:CIC1Cos/count_15">CIC1Cos/count_15</A>
CTOF_DEL    ---     0.495     R19C20C.D1 to     R19C20C.F1 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         1     0.436<A href="#@net:CIC1Cos/n2802:R19C20C.F1:R19C20C.C0:0.436">     R19C20C.F1 to R19C20C.C0    </A> <A href="#@net:CIC1Cos/n2802">CIC1Cos/n2802</A>
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         2     1.031<A href="#@net:CIC1Cos/n25:R19C20C.F0:R21C20A.D1:1.031">     R19C20C.F0 to R21C20A.D1    </A> <A href="#@net:CIC1Cos/n25">CIC1Cos/n25</A>
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.613<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R11C12A.M0:2.613">     R21C20A.F0 to R11C12A.M0    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.112   (30.0% logic, 70.0% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C21A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_450:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C21A.CLK:1.880">     LPLL.CLKOP to R18C21A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R11C12A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R11C12A.CLK:1.880">     LPLL.CLKOP to R11C12A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.145ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_452">CIC1Cos/count__i14</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_505">CIC1Cos/d_tmp_i0_i1</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Cos/d_tmp_i0_i0">CIC1Cos/d_tmp_i0_i0</A>

   Delay:               7.906ns  (24.5% logic, 75.5% route), 4 logic levels.

 Constraint Details:

      7.906ns physical path delay CIC1Cos/SLICE_452 to CIC1Cos/SLICE_505 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.145ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C20D.CLK,R18C20D.Q1,CIC1Cos/SLICE_452:ROUTE, 1.789,R18C20D.Q1,R19C20A.D0,CIC1Cos/count_14:CTOF_DEL, 0.495,R19C20A.D0,R19C20A.F0,CIC1Cos/SLICE_820:ROUTE, 0.840,R19C20A.F0,R21C20A.C1,CIC1Cos/n24:CTOF_DEL, 0.495,R21C20A.C1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.705,R21C20A.F0,R11C12B.CE,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_452 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20D.CLK to     R18C20D.Q1 <A href="#@comp:CIC1Cos/SLICE_452">CIC1Cos/SLICE_452</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.789<A href="#@net:CIC1Cos/count_14:R18C20D.Q1:R19C20A.D0:1.789">     R18C20D.Q1 to R19C20A.D0    </A> <A href="#@net:CIC1Cos/count_14">CIC1Cos/count_14</A>
CTOF_DEL    ---     0.495     R19C20A.D0 to     R19C20A.F0 <A href="#@comp:CIC1Cos/SLICE_820">CIC1Cos/SLICE_820</A>
ROUTE         2     0.840<A href="#@net:CIC1Cos/n24:R19C20A.F0:R21C20A.C1:0.840">     R19C20A.F0 to R21C20A.C1    </A> <A href="#@net:CIC1Cos/n24">CIC1Cos/n24</A>
CTOF_DEL    ---     0.495     R21C20A.C1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.705<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R11C12B.CE:2.705">     R21C20A.F0 to R11C12B.CE    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    7.906   (24.5% logic, 75.5% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C20D.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C20D.CLK:1.880">     LPLL.CLKOP to R18C20D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R11C12B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R11C12B.CLK:1.880">     LPLL.CLKOP to R11C12B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.145ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_452">CIC1Cos/count__i14</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_508">CIC1Cos/d_tmp_i0_i7</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Cos/d_tmp_i0_i6">CIC1Cos/d_tmp_i0_i6</A>

   Delay:               7.906ns  (24.5% logic, 75.5% route), 4 logic levels.

 Constraint Details:

      7.906ns physical path delay CIC1Cos/SLICE_452 to CIC1Cos/SLICE_508 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.145ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C20D.CLK,R18C20D.Q1,CIC1Cos/SLICE_452:ROUTE, 1.789,R18C20D.Q1,R19C20A.D0,CIC1Cos/count_14:CTOF_DEL, 0.495,R19C20A.D0,R19C20A.F0,CIC1Cos/SLICE_820:ROUTE, 0.840,R19C20A.F0,R21C20A.C1,CIC1Cos/n24:CTOF_DEL, 0.495,R21C20A.C1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.705,R21C20A.F0,R11C12D.CE,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_452 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20D.CLK to     R18C20D.Q1 <A href="#@comp:CIC1Cos/SLICE_452">CIC1Cos/SLICE_452</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.789<A href="#@net:CIC1Cos/count_14:R18C20D.Q1:R19C20A.D0:1.789">     R18C20D.Q1 to R19C20A.D0    </A> <A href="#@net:CIC1Cos/count_14">CIC1Cos/count_14</A>
CTOF_DEL    ---     0.495     R19C20A.D0 to     R19C20A.F0 <A href="#@comp:CIC1Cos/SLICE_820">CIC1Cos/SLICE_820</A>
ROUTE         2     0.840<A href="#@net:CIC1Cos/n24:R19C20A.F0:R21C20A.C1:0.840">     R19C20A.F0 to R21C20A.C1    </A> <A href="#@net:CIC1Cos/n24">CIC1Cos/n24</A>
CTOF_DEL    ---     0.495     R21C20A.C1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.705<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R11C12D.CE:2.705">     R21C20A.F0 to R11C12D.CE    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    7.906   (24.5% logic, 75.5% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C20D.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C20D.CLK:1.880">     LPLL.CLKOP to R18C20D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R11C12D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R11C12D.CLK:1.880">     LPLL.CLKOP to R11C12D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.152ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_363">CIC1Cos/count__i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_510">CIC1Cos/d_tmp_i0_i11</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Cos/d_tmp_i0_i10">CIC1Cos/d_tmp_i0_i10</A>

   Delay:               7.899ns  (30.8% logic, 69.2% route), 5 logic levels.

 Constraint Details:

      7.899ns physical path delay CIC1Cos/SLICE_363 to CIC1Cos/SLICE_510 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.152ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C20A.CLK,R18C20A.Q0,CIC1Cos/SLICE_363:ROUTE, 0.993,R18C20A.Q0,R19C20C.A1,CIC1Cos/count_7:CTOF_DEL, 0.495,R19C20C.A1,R19C20C.F1,CIC1Cos/SLICE_817:ROUTE, 0.436,R19C20C.F1,R19C20C.C0,CIC1Cos/n2802:CTOF_DEL, 0.495,R19C20C.C0,R19C20C.F0,CIC1Cos/SLICE_817:ROUTE, 1.031,R19C20C.F0,R21C20A.D1,CIC1Cos/n25:CTOF_DEL, 0.495,R21C20A.D1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.372,R21C20A.F0,R14C11C.CE,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_363 to CIC1Cos/SLICE_510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 <A href="#@comp:CIC1Cos/SLICE_363">CIC1Cos/SLICE_363</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.993<A href="#@net:CIC1Cos/count_7:R18C20A.Q0:R19C20C.A1:0.993">     R18C20A.Q0 to R19C20C.A1    </A> <A href="#@net:CIC1Cos/count_7">CIC1Cos/count_7</A>
CTOF_DEL    ---     0.495     R19C20C.A1 to     R19C20C.F1 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         1     0.436<A href="#@net:CIC1Cos/n2802:R19C20C.F1:R19C20C.C0:0.436">     R19C20C.F1 to R19C20C.C0    </A> <A href="#@net:CIC1Cos/n2802">CIC1Cos/n2802</A>
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 <A href="#@comp:CIC1Cos/SLICE_817">CIC1Cos/SLICE_817</A>
ROUTE         2     1.031<A href="#@net:CIC1Cos/n25:R19C20C.F0:R21C20A.D1:1.031">     R19C20C.F0 to R21C20A.D1    </A> <A href="#@net:CIC1Cos/n25">CIC1Cos/n25</A>
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.372<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R14C11C.CE:2.372">     R21C20A.F0 to R14C11C.CE    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    7.899   (30.8% logic, 69.2% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C20A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C20A.CLK:1.880">     LPLL.CLKOP to R18C20A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R14C11C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R14C11C.CLK:1.880">     LPLL.CLKOP to R14C11C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.164ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_364">CIC1Cos/count__i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_508">CIC1Cos/d_tmp_i0_i7</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Cos/d_tmp_i0_i6">CIC1Cos/d_tmp_i0_i6</A>

   Delay:               7.887ns  (24.6% logic, 75.4% route), 4 logic levels.

 Constraint Details:

      7.887ns physical path delay CIC1Cos/SLICE_364 to CIC1Cos/SLICE_508 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.164ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C19D.CLK,R18C19D.Q0,CIC1Cos/SLICE_364:ROUTE, 1.770,R18C19D.Q0,R19C20A.B0,CIC1Cos/count_5:CTOF_DEL, 0.495,R19C20A.B0,R19C20A.F0,CIC1Cos/SLICE_820:ROUTE, 0.840,R19C20A.F0,R21C20A.C1,CIC1Cos/n24:CTOF_DEL, 0.495,R21C20A.C1,R21C20A.F1,CIC1Cos/SLICE_513:ROUTE, 0.635,R21C20A.F1,R21C20A.D0,CIC1Cos/n1054:CTOF_DEL, 0.495,R21C20A.D0,R21C20A.F0,CIC1Cos/SLICE_513:ROUTE, 2.705,R21C20A.F0,R11C12D.CE,CIC1Cos/d_clk_tmp_N_478">Data path</A> CIC1Cos/SLICE_364 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19D.CLK to     R18C19D.Q0 <A href="#@comp:CIC1Cos/SLICE_364">CIC1Cos/SLICE_364</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.770<A href="#@net:CIC1Cos/count_5:R18C19D.Q0:R19C20A.B0:1.770">     R18C19D.Q0 to R19C20A.B0    </A> <A href="#@net:CIC1Cos/count_5">CIC1Cos/count_5</A>
CTOF_DEL    ---     0.495     R19C20A.B0 to     R19C20A.F0 <A href="#@comp:CIC1Cos/SLICE_820">CIC1Cos/SLICE_820</A>
ROUTE         2     0.840<A href="#@net:CIC1Cos/n24:R19C20A.F0:R21C20A.C1:0.840">     R19C20A.F0 to R21C20A.C1    </A> <A href="#@net:CIC1Cos/n24">CIC1Cos/n24</A>
CTOF_DEL    ---     0.495     R21C20A.C1 to     R21C20A.F1 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE         4     0.635<A href="#@net:CIC1Cos/n1054:R21C20A.F1:R21C20A.D0:0.635">     R21C20A.F1 to R21C20A.D0    </A> <A href="#@net:CIC1Cos/n1054">CIC1Cos/n1054</A>
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 <A href="#@comp:CIC1Cos/SLICE_513">CIC1Cos/SLICE_513</A>
ROUTE        14     2.705<A href="#@net:CIC1Cos/d_clk_tmp_N_478:R21C20A.F0:R11C12D.CE:2.705">     R21C20A.F0 to R11C12D.CE    </A> <A href="#@net:CIC1Cos/d_clk_tmp_N_478">CIC1Cos/d_clk_tmp_N_478</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    7.887   (24.6% logic, 75.4% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R18C19D.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C19D.CLK:1.880">     LPLL.CLKOP to R18C19D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.880,LPLL.CLKOP,R11C12D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R11C12D.CLK:1.880">     LPLL.CLKOP to R11C12D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 117.454MHz is the maximum frequency for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ; Setup Analysis.
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 9.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_759">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     9.107ns  (42.8% logic, 57.2% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to PWM1/SLICE_759 and
      9.107ns delay PWM1/SLICE_759 to PWMOut (totaling 10.987ns) meets
     20.000ns offset PLL1/PLLInst_0 to PWMOut by 9.013ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R6C32B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to PWM1/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R6C32B.CLK:1.880">     LPLL.CLKOP to R6C32B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R6C32B.CLK,R6C32B.Q0,PWM1/SLICE_759:ROUTE, 5.207,R6C32B.Q0,43.PADDO,PWMOut_c:DOPAD_DEL, 3.448,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_759 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C32B.CLK to      R6C32B.Q0 <A href="#@comp:PWM1/SLICE_759">PWM1/SLICE_759</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     5.207<A href="#@net:PWMOut_c:R6C32B.Q0:43.PADDO:5.207">      R6C32B.Q0 to 43.PADDO      </A> <A href="#@net:PWMOut_c">PWMOut_c</A>
DOPAD_DEL   ---     3.448       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    9.107   (42.8% logic, 57.2% route), 2 logic levels.


Passed:  The following path meets requirements by 12.892ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_749">Mixer1/RFInR_14</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     5.228ns  (74.6% logic, 25.4% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to Mixer1/SLICE_749 and
      5.228ns delay Mixer1/SLICE_749 to DiffOut (totaling 7.108ns) meets
     20.000ns offset PLL1/PLLInst_0 to DiffOut by 12.892ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R2C17A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R2C17A.CLK:1.880">     LPLL.CLKOP to R2C17A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R2C17A.CLK,R2C17A.Q1,Mixer1/SLICE_749:ROUTE, 1.328,R2C17A.Q1,127.PADDO,DiffOut_c:DOPAD_DEL, 3.448,127.PADDO,127.PAD,DiffOut">Data path</A> Mixer1/SLICE_749 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 <A href="#@comp:Mixer1/SLICE_749">Mixer1/SLICE_749</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         9     1.328<A href="#@net:DiffOut_c:R2C17A.Q1:127.PADDO:1.328">      R2C17A.Q1 to 127.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     3.448      127.PADDO to        127.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    5.228   (74.6% logic, 25.4% route), 2 logic levels.

Report:   10.987ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ; Hold Analysis.
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.458ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_749">Mixer1/RFInR_14</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     4.725ns  (76.4% logic, 23.6% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to Mixer1/SLICE_749 and
      4.725ns delay Mixer1/SLICE_749 to DiffOut (totaling 6.458ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to DiffOut by 6.458ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R2C17A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R2C17A.CLK:1.733">     LPLL.CLKOP to R2C17A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R2C17A.CLK,R2C17A.Q1,Mixer1/SLICE_749:ROUTE, 1.113,R2C17A.Q1,127.PADDO,DiffOut_c:DOPAD_DEL, 3.220,127.PADDO,127.PAD,DiffOut">Data path</A> Mixer1/SLICE_749 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R2C17A.CLK to      R2C17A.Q1 <A href="#@comp:Mixer1/SLICE_749">Mixer1/SLICE_749</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         9     1.113<A href="#@net:DiffOut_c:R2C17A.Q1:127.PADDO:1.113">      R2C17A.Q1 to 127.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     3.220      127.PADDO to        127.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    4.725   (76.4% logic, 23.6% route), 2 logic levels.


Passed:  The following path meets requirements by 9.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_759">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     8.134ns  (44.4% logic, 55.6% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to PWM1/SLICE_759 and
      8.134ns delay PWM1/SLICE_759 to PWMOut (totaling 9.867ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to PWMOut by 9.867ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R6C32B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to PWM1/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R6C32B.CLK:1.733">     LPLL.CLKOP to R6C32B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R6C32B.CLK,R6C32B.Q0,PWM1/SLICE_759:ROUTE, 4.522,R6C32B.Q0,43.PADDO,PWMOut_c:DOPAD_DEL, 3.220,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_759 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R6C32B.CLK to      R6C32B.Q0 <A href="#@comp:PWM1/SLICE_759">PWM1/SLICE_759</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     4.522<A href="#@net:PWMOut_c:R6C32B.Q0:43.PADDO:4.522">      R6C32B.Q0 to 43.PADDO      </A> <A href="#@net:PWMOut_c">PWMOut_c</A>
DOPAD_DEL   ---     3.220       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    8.134   (44.4% logic, 55.6% route), 2 logic levels.

Report:    6.458ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 120.000000 MHz  |             |             |
;                                       |  120.000 MHz|  117.454 MHz|   5 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ; Setup Analysis.      |    20.000 ns|    10.987 ns|   2  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ; Hold Analysis.       |     0.000 ns|     6.458 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
CIC1Cos/n2802                           |       1|       6|    100.00%
                                        |        |        |
CIC1Cos/n25                             |       2|       6|    100.00%
                                        |        |        |
CIC1Cos/n1054                           |       4|       6|    100.00%
                                        |        |        |
CIC1Cos/d_clk_tmp_N_478                 |      14|       6|    100.00%
                                        |        |        |
CIC1Cos/count_15                        |       2|       3|     50.00%
                                        |        |        |
CIC1Cos/count_7                         |       2|       3|     50.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: <A href="#@net:osc_clk_derived_989">osc_clk_derived_989</A>   Source: CIC1Cos/SLICE_771.Q0   Loads: 523
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: PLL1/PLLInst_0.CLKOP   Loads: 181
   Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:osc_clk_derived_989">osc_clk_derived_989</A>   Source: CIC1Cos/SLICE_771.Q0
      Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;   Transfers: 8

Clock Domain: <A href="#@net:XIn_c">XIn_c</A>   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>   Source: uart_tx1/SLICE_0.Q1   Loads: 43
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 6  Score: 950
Cumulative negative slack: 950

Constraints cover 3559 paths, 1 nets, and 1756 connections (33.52% coverage)

