Loading plugins phase: Elapsed time ==> 0s.234ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\gnome_template.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.390ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  gnome_template.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\gnome_template.cyprj -dcpsoc3 gnome_template.v -verilog
======================================================================

======================================================================
Compiling:  gnome_template.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\gnome_template.cyprj -dcpsoc3 gnome_template.v -verilog
======================================================================

======================================================================
Compiling:  gnome_template.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\gnome_template.cyprj -dcpsoc3 -verilog gnome_template.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Aug 30 17:16:27 2016


======================================================================
Compiling:  gnome_template.v
Program  :   vpp
Options  :    -yv2 -q10 gnome_template.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Aug 30 17:16:27 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'gnome_template.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  gnome_template.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\gnome_template.cyprj -dcpsoc3 -verilog gnome_template.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Aug 30 17:16:27 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\codegentemp\gnome_template.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\codegentemp\gnome_template.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  gnome_template.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\gnome_template.cyprj -dcpsoc3 -verilog gnome_template.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Aug 30 17:16:28 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\codegentemp\gnome_template.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\codegentemp\gnome_template.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_20
	\via8bits1:Ctrl:control_out_0\
	Net_19
	\via8bits1:Ctrl:control_out_2\
	\via8bits1:Net_1\
	\via8bits1:Net_2\
	\via8bits1:Net_3\
	\via8bits1:Net_4\
	Net_851
	\via8bits1:gnome_clk:control_out_0\
	\via8bits1:Net_74\
	\via8bits1:Net_75\
	\via8bits1:Net_76\
	\via8bits1:Net_78\
	\via8bits1:Net_79\
	\via8bits1:Net_80\
	\via8bits1:Net_81\
	Net_726
	\via8bits1:gnome_res:control_out_0\
	\via8bits1:Net_93\
	\via8bits1:Net_94\
	\via8bits1:Net_95\
	\via8bits1:Net_96\
	\via8bits1:Net_97\
	\via8bits1:Net_98\
	\via8bits1:Net_99\
	Net_974
	\via8bits2:Ctrl:control_out_0\
	Net_973
	\via8bits2:Ctrl:control_out_2\
	\via8bits2:Net_1\
	\via8bits2:Net_2\
	\via8bits2:Net_3\
	\via8bits2:Net_4\
	Net_977
	\via8bits2:gnome_clk:control_out_0\
	\via8bits2:Net_74\
	\via8bits2:Net_75\
	\via8bits2:Net_76\
	\via8bits2:Net_78\
	\via8bits2:Net_79\
	\via8bits2:Net_80\
	\via8bits2:Net_81\
	Net_978
	\via8bits2:gnome_res:control_out_0\
	\via8bits2:Net_93\
	\via8bits2:Net_94\
	\via8bits2:Net_95\
	\via8bits2:Net_96\
	\via8bits2:Net_97\
	\via8bits2:Net_98\
	\via8bits2:Net_99\


Deleted 52 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \via8bits1:Ctrl:rst\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:Stat:status_1\ to \via8bits1:Stat:status_0\
Aliasing \via8bits1:Stat:status_2\ to \via8bits1:Stat:status_0\
Aliasing \via8bits1:Stat:status_3\ to \via8bits1:Stat:status_0\
Aliasing \via8bits1:Stat:status_4\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:Stat:status_5\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:Stat:status_6\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:Stat:status_7\ to \via8bits1:Ctrl:clk\
Aliasing zero to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:P0_ctrl:clk\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:P0_ctrl:rst\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:P1_ctrl:clk\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:P1_ctrl:rst\ to \via8bits1:Ctrl:clk\
Aliasing Net_791_7 to \via8bits1:Ctrl:clk\
Aliasing Net_791_6 to \via8bits1:Ctrl:clk\
Aliasing Net_791_5 to \via8bits1:Ctrl:clk\
Aliasing Net_791_4 to \via8bits1:Ctrl:clk\
Aliasing Net_791_3 to \via8bits1:Ctrl:clk\
Aliasing Net_791_2 to \via8bits1:Ctrl:clk\
Aliasing Net_791_1 to \via8bits1:Ctrl:clk\
Aliasing Net_791_0 to \via8bits1:Ctrl:clk\
Aliasing Net_18_7 to \via8bits1:Ctrl:clk\
Aliasing Net_18_6 to \via8bits1:Ctrl:clk\
Aliasing Net_18_5 to \via8bits1:Ctrl:clk\
Aliasing Net_18_4 to \via8bits1:Ctrl:clk\
Aliasing Net_18_3 to \via8bits1:Ctrl:clk\
Aliasing Net_18_2 to \via8bits1:Ctrl:clk\
Aliasing Net_18_1 to \via8bits1:Ctrl:clk\
Aliasing Net_18_0 to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:gnome_clk:clk\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:gnome_clk:rst\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:gnome_res:clk\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits1:gnome_res:rst\ to \via8bits1:Ctrl:clk\
Aliasing Net_34 to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:Ctrl:clk\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:Ctrl:rst\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:Stat:status_0\ to \via8bits1:Stat:status_0\
Aliasing \via8bits2:Stat:status_1\ to \via8bits1:Stat:status_0\
Aliasing \via8bits2:Stat:status_2\ to \via8bits1:Stat:status_0\
Aliasing \via8bits2:Stat:status_3\ to \via8bits1:Stat:status_0\
Aliasing \via8bits2:Stat:status_4\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:Stat:status_5\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:Stat:status_6\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:Stat:status_7\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:P0_ctrl:clk\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:P0_ctrl:rst\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:P1_ctrl:clk\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:P1_ctrl:rst\ to \via8bits1:Ctrl:clk\
Aliasing Net_971_7 to \via8bits1:Ctrl:clk\
Aliasing Net_971_6 to \via8bits1:Ctrl:clk\
Aliasing Net_971_5 to \via8bits1:Ctrl:clk\
Aliasing Net_971_4 to \via8bits1:Ctrl:clk\
Aliasing Net_971_3 to \via8bits1:Ctrl:clk\
Aliasing Net_971_2 to \via8bits1:Ctrl:clk\
Aliasing Net_971_1 to \via8bits1:Ctrl:clk\
Aliasing Net_971_0 to \via8bits1:Ctrl:clk\
Aliasing Net_972_7 to \via8bits1:Ctrl:clk\
Aliasing Net_972_6 to \via8bits1:Ctrl:clk\
Aliasing Net_972_5 to \via8bits1:Ctrl:clk\
Aliasing Net_972_4 to \via8bits1:Ctrl:clk\
Aliasing Net_972_3 to \via8bits1:Ctrl:clk\
Aliasing Net_972_2 to \via8bits1:Ctrl:clk\
Aliasing Net_972_1 to \via8bits1:Ctrl:clk\
Aliasing Net_972_0 to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:gnome_clk:clk\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:gnome_clk:rst\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:gnome_res:clk\ to \via8bits1:Ctrl:clk\
Aliasing \via8bits2:gnome_res:rst\ to \via8bits1:Ctrl:clk\
Removing Lhs of wire \via8bits1:Ctrl:rst\[1] = \via8bits1:Ctrl:clk\[0]
Removing Rhs of wire \via8bits1:P1_io\[4] = \via8bits1:Ctrl:control_out_1\[5]
Removing Rhs of wire \via8bits1:P1_io\[4] = \via8bits1:Ctrl:control_1\[25]
Removing Rhs of wire \via8bits1:P0_io\[8] = \via8bits1:Ctrl:control_out_3\[9]
Removing Rhs of wire \via8bits1:P0_io\[8] = \via8bits1:Ctrl:control_3\[23]
Removing Lhs of wire \via8bits1:Stat:status_0\[27] = Net_992[28]
Removing Lhs of wire \via8bits1:Stat:status_1\[29] = Net_992[28]
Removing Lhs of wire \via8bits1:Stat:status_2\[30] = Net_992[28]
Removing Lhs of wire \via8bits1:Stat:status_3\[31] = Net_992[28]
Removing Lhs of wire \via8bits1:Stat:status_4\[32] = \via8bits1:Ctrl:clk\[0]
Removing Lhs of wire \via8bits1:Stat:status_5\[33] = \via8bits1:Ctrl:clk\[0]
Removing Lhs of wire \via8bits1:Stat:status_6\[34] = \via8bits1:Ctrl:clk\[0]
Removing Lhs of wire \via8bits1:Stat:status_7\[35] = \via8bits1:Ctrl:clk\[0]
Removing Rhs of wire zero[37] = \via8bits1:Ctrl:clk\[0]
Removing Lhs of wire \via8bits1:P0_ctrl:clk\[39] = zero[37]
Removing Lhs of wire \via8bits1:P0_ctrl:rst\[40] = zero[37]
Removing Rhs of wire \via8bits1:Net_489_7\[41] = \via8bits1:P0_ctrl:control_out_7\[42]
Removing Rhs of wire \via8bits1:Net_489_7\[41] = \via8bits1:P0_ctrl:control_7\[58]
Removing Rhs of wire \via8bits1:Net_489_6\[43] = \via8bits1:P0_ctrl:control_out_6\[44]
Removing Rhs of wire \via8bits1:Net_489_6\[43] = \via8bits1:P0_ctrl:control_6\[59]
Removing Rhs of wire \via8bits1:Net_489_5\[45] = \via8bits1:P0_ctrl:control_out_5\[46]
Removing Rhs of wire \via8bits1:Net_489_5\[45] = \via8bits1:P0_ctrl:control_5\[60]
Removing Rhs of wire \via8bits1:Net_489_4\[47] = \via8bits1:P0_ctrl:control_out_4\[48]
Removing Rhs of wire \via8bits1:Net_489_4\[47] = \via8bits1:P0_ctrl:control_4\[61]
Removing Rhs of wire \via8bits1:Net_489_3\[49] = \via8bits1:P0_ctrl:control_out_3\[50]
Removing Rhs of wire \via8bits1:Net_489_3\[49] = \via8bits1:P0_ctrl:control_3\[62]
Removing Rhs of wire \via8bits1:Net_489_2\[51] = \via8bits1:P0_ctrl:control_out_2\[52]
Removing Rhs of wire \via8bits1:Net_489_2\[51] = \via8bits1:P0_ctrl:control_2\[63]
Removing Rhs of wire \via8bits1:Net_489_1\[53] = \via8bits1:P0_ctrl:control_out_1\[54]
Removing Rhs of wire \via8bits1:Net_489_1\[53] = \via8bits1:P0_ctrl:control_1\[64]
Removing Rhs of wire \via8bits1:Net_489_0\[55] = \via8bits1:P0_ctrl:control_out_0\[56]
Removing Rhs of wire \via8bits1:Net_489_0\[55] = \via8bits1:P0_ctrl:control_0\[65]
Removing Lhs of wire \via8bits1:P0_stat:status_7\[66] = Net_870_7[67]
Removing Rhs of wire Net_870_7[67] = \via8bits1:mux_1:tmp__mux_1_reg_7\[127]
Removing Lhs of wire \via8bits1:P0_stat:status_6\[68] = Net_870_6[69]
Removing Rhs of wire Net_870_6[69] = \via8bits1:mux_1:tmp__mux_1_reg_6\[129]
Removing Lhs of wire \via8bits1:P0_stat:status_5\[70] = Net_870_5[71]
Removing Rhs of wire Net_870_5[71] = \via8bits1:mux_1:tmp__mux_1_reg_5\[131]
Removing Lhs of wire \via8bits1:P0_stat:status_4\[72] = Net_870_4[73]
Removing Rhs of wire Net_870_4[73] = \via8bits1:mux_1:tmp__mux_1_reg_4\[133]
Removing Lhs of wire \via8bits1:P0_stat:status_3\[74] = Net_870_3[75]
Removing Rhs of wire Net_870_3[75] = \via8bits1:mux_1:tmp__mux_1_reg_3\[135]
Removing Lhs of wire \via8bits1:P0_stat:status_2\[76] = Net_870_2[77]
Removing Rhs of wire Net_870_2[77] = \via8bits1:mux_1:tmp__mux_1_reg_2\[137]
Removing Lhs of wire \via8bits1:P0_stat:status_1\[78] = Net_870_1[79]
Removing Rhs of wire Net_870_1[79] = \via8bits1:mux_1:tmp__mux_1_reg_1\[139]
Removing Lhs of wire \via8bits1:P0_stat:status_0\[80] = Net_870_0[81]
Removing Rhs of wire Net_870_0[81] = \via8bits1:mux_1:tmp__mux_1_reg_0\[141]
Removing Lhs of wire \via8bits1:P1_ctrl:clk\[83] = zero[37]
Removing Lhs of wire \via8bits1:P1_ctrl:rst\[84] = zero[37]
Removing Rhs of wire \via8bits1:Net_495_7\[85] = \via8bits1:P1_ctrl:control_out_7\[86]
Removing Rhs of wire \via8bits1:Net_495_7\[85] = \via8bits1:P1_ctrl:control_7\[102]
Removing Rhs of wire \via8bits1:Net_495_6\[87] = \via8bits1:P1_ctrl:control_out_6\[88]
Removing Rhs of wire \via8bits1:Net_495_6\[87] = \via8bits1:P1_ctrl:control_6\[103]
Removing Rhs of wire \via8bits1:Net_495_5\[89] = \via8bits1:P1_ctrl:control_out_5\[90]
Removing Rhs of wire \via8bits1:Net_495_5\[89] = \via8bits1:P1_ctrl:control_5\[104]
Removing Rhs of wire \via8bits1:Net_495_4\[91] = \via8bits1:P1_ctrl:control_out_4\[92]
Removing Rhs of wire \via8bits1:Net_495_4\[91] = \via8bits1:P1_ctrl:control_4\[105]
Removing Rhs of wire \via8bits1:Net_495_3\[93] = \via8bits1:P1_ctrl:control_out_3\[94]
Removing Rhs of wire \via8bits1:Net_495_3\[93] = \via8bits1:P1_ctrl:control_3\[106]
Removing Rhs of wire \via8bits1:Net_495_2\[95] = \via8bits1:P1_ctrl:control_out_2\[96]
Removing Rhs of wire \via8bits1:Net_495_2\[95] = \via8bits1:P1_ctrl:control_2\[107]
Removing Rhs of wire \via8bits1:Net_495_1\[97] = \via8bits1:P1_ctrl:control_out_1\[98]
Removing Rhs of wire \via8bits1:Net_495_1\[97] = \via8bits1:P1_ctrl:control_1\[108]
Removing Rhs of wire \via8bits1:Net_495_0\[99] = \via8bits1:P1_ctrl:control_out_0\[100]
Removing Rhs of wire \via8bits1:Net_495_0\[99] = \via8bits1:P1_ctrl:control_0\[109]
Removing Lhs of wire \via8bits1:P1_stat:status_7\[110] = Net_796_7[111]
Removing Rhs of wire Net_796_7[111] = \via8bits1:mux_2:tmp__mux_2_reg_7\[143]
Removing Lhs of wire \via8bits1:P1_stat:status_6\[112] = Net_796_6[113]
Removing Rhs of wire Net_796_6[113] = \via8bits1:mux_2:tmp__mux_2_reg_6\[145]
Removing Lhs of wire \via8bits1:P1_stat:status_5\[114] = Net_796_5[115]
Removing Rhs of wire Net_796_5[115] = \via8bits1:mux_2:tmp__mux_2_reg_5\[147]
Removing Lhs of wire \via8bits1:P1_stat:status_4\[116] = Net_796_4[117]
Removing Rhs of wire Net_796_4[117] = \via8bits1:mux_2:tmp__mux_2_reg_4\[149]
Removing Lhs of wire \via8bits1:P1_stat:status_3\[118] = Net_796_3[119]
Removing Rhs of wire Net_796_3[119] = \via8bits1:mux_2:tmp__mux_2_reg_3\[151]
Removing Lhs of wire \via8bits1:P1_stat:status_2\[120] = Net_796_2[121]
Removing Rhs of wire Net_796_2[121] = \via8bits1:mux_2:tmp__mux_2_reg_2\[153]
Removing Lhs of wire \via8bits1:P1_stat:status_1\[122] = Net_796_1[123]
Removing Rhs of wire Net_796_1[123] = \via8bits1:mux_2:tmp__mux_2_reg_1\[155]
Removing Lhs of wire \via8bits1:P1_stat:status_0\[124] = Net_796_0[125]
Removing Rhs of wire Net_796_0[125] = \via8bits1:mux_2:tmp__mux_2_reg_0\[157]
Removing Lhs of wire Net_791_7[128] = zero[37]
Removing Lhs of wire Net_791_6[130] = zero[37]
Removing Lhs of wire Net_791_5[132] = zero[37]
Removing Lhs of wire Net_791_4[134] = zero[37]
Removing Lhs of wire Net_791_3[136] = zero[37]
Removing Lhs of wire Net_791_2[138] = zero[37]
Removing Lhs of wire Net_791_1[140] = zero[37]
Removing Lhs of wire Net_791_0[142] = zero[37]
Removing Lhs of wire Net_18_7[144] = zero[37]
Removing Lhs of wire Net_18_6[146] = zero[37]
Removing Lhs of wire Net_18_5[148] = zero[37]
Removing Lhs of wire Net_18_4[150] = zero[37]
Removing Lhs of wire Net_18_3[152] = zero[37]
Removing Lhs of wire Net_18_2[154] = zero[37]
Removing Lhs of wire Net_18_1[156] = zero[37]
Removing Lhs of wire Net_18_0[158] = zero[37]
Removing Lhs of wire \via8bits1:gnome_clk:clk\[159] = zero[37]
Removing Lhs of wire \via8bits1:gnome_clk:rst\[160] = zero[37]
Removing Lhs of wire \via8bits1:gnome_res:clk\[186] = zero[37]
Removing Lhs of wire \via8bits1:gnome_res:rst\[187] = zero[37]
Removing Lhs of wire Net_34[214] = zero[37]
Removing Lhs of wire \via8bits2:Ctrl:clk\[216] = zero[37]
Removing Lhs of wire \via8bits2:Ctrl:rst\[217] = zero[37]
Removing Rhs of wire \via8bits2:P1_io\[220] = \via8bits2:Ctrl:control_out_1\[221]
Removing Rhs of wire \via8bits2:P1_io\[220] = \via8bits2:Ctrl:control_1\[241]
Removing Rhs of wire \via8bits2:P0_io\[224] = \via8bits2:Ctrl:control_out_3\[225]
Removing Rhs of wire \via8bits2:P0_io\[224] = \via8bits2:Ctrl:control_3\[239]
Removing Lhs of wire \via8bits2:Stat:status_0\[243] = Net_992[28]
Removing Lhs of wire \via8bits2:Stat:status_1\[244] = Net_992[28]
Removing Lhs of wire \via8bits2:Stat:status_2\[245] = Net_992[28]
Removing Lhs of wire \via8bits2:Stat:status_3\[246] = Net_992[28]
Removing Lhs of wire \via8bits2:Stat:status_4\[247] = zero[37]
Removing Lhs of wire \via8bits2:Stat:status_5\[248] = zero[37]
Removing Lhs of wire \via8bits2:Stat:status_6\[249] = zero[37]
Removing Lhs of wire \via8bits2:Stat:status_7\[250] = zero[37]
Removing Lhs of wire \via8bits2:P0_ctrl:clk\[253] = zero[37]
Removing Lhs of wire \via8bits2:P0_ctrl:rst\[254] = zero[37]
Removing Rhs of wire \via8bits2:Net_489_7\[255] = \via8bits2:P0_ctrl:control_out_7\[256]
Removing Rhs of wire \via8bits2:Net_489_7\[255] = \via8bits2:P0_ctrl:control_7\[272]
Removing Rhs of wire \via8bits2:Net_489_6\[257] = \via8bits2:P0_ctrl:control_out_6\[258]
Removing Rhs of wire \via8bits2:Net_489_6\[257] = \via8bits2:P0_ctrl:control_6\[273]
Removing Rhs of wire \via8bits2:Net_489_5\[259] = \via8bits2:P0_ctrl:control_out_5\[260]
Removing Rhs of wire \via8bits2:Net_489_5\[259] = \via8bits2:P0_ctrl:control_5\[274]
Removing Rhs of wire \via8bits2:Net_489_4\[261] = \via8bits2:P0_ctrl:control_out_4\[262]
Removing Rhs of wire \via8bits2:Net_489_4\[261] = \via8bits2:P0_ctrl:control_4\[275]
Removing Rhs of wire \via8bits2:Net_489_3\[263] = \via8bits2:P0_ctrl:control_out_3\[264]
Removing Rhs of wire \via8bits2:Net_489_3\[263] = \via8bits2:P0_ctrl:control_3\[276]
Removing Rhs of wire \via8bits2:Net_489_2\[265] = \via8bits2:P0_ctrl:control_out_2\[266]
Removing Rhs of wire \via8bits2:Net_489_2\[265] = \via8bits2:P0_ctrl:control_2\[277]
Removing Rhs of wire \via8bits2:Net_489_1\[267] = \via8bits2:P0_ctrl:control_out_1\[268]
Removing Rhs of wire \via8bits2:Net_489_1\[267] = \via8bits2:P0_ctrl:control_1\[278]
Removing Rhs of wire \via8bits2:Net_489_0\[269] = \via8bits2:P0_ctrl:control_out_0\[270]
Removing Rhs of wire \via8bits2:Net_489_0\[269] = \via8bits2:P0_ctrl:control_0\[279]
Removing Lhs of wire \via8bits2:P0_stat:status_7\[280] = Net_975_7[281]
Removing Rhs of wire Net_975_7[281] = \via8bits2:mux_1:tmp__mux_1_reg_7\[341]
Removing Lhs of wire \via8bits2:P0_stat:status_6\[282] = Net_975_6[283]
Removing Rhs of wire Net_975_6[283] = \via8bits2:mux_1:tmp__mux_1_reg_6\[343]
Removing Lhs of wire \via8bits2:P0_stat:status_5\[284] = Net_975_5[285]
Removing Rhs of wire Net_975_5[285] = \via8bits2:mux_1:tmp__mux_1_reg_5\[345]
Removing Lhs of wire \via8bits2:P0_stat:status_4\[286] = Net_975_4[287]
Removing Rhs of wire Net_975_4[287] = \via8bits2:mux_1:tmp__mux_1_reg_4\[347]
Removing Lhs of wire \via8bits2:P0_stat:status_3\[288] = Net_975_3[289]
Removing Rhs of wire Net_975_3[289] = \via8bits2:mux_1:tmp__mux_1_reg_3\[349]
Removing Lhs of wire \via8bits2:P0_stat:status_2\[290] = Net_975_2[291]
Removing Rhs of wire Net_975_2[291] = \via8bits2:mux_1:tmp__mux_1_reg_2\[351]
Removing Lhs of wire \via8bits2:P0_stat:status_1\[292] = Net_975_1[293]
Removing Rhs of wire Net_975_1[293] = \via8bits2:mux_1:tmp__mux_1_reg_1\[353]
Removing Lhs of wire \via8bits2:P0_stat:status_0\[294] = Net_975_0[295]
Removing Rhs of wire Net_975_0[295] = \via8bits2:mux_1:tmp__mux_1_reg_0\[355]
Removing Lhs of wire \via8bits2:P1_ctrl:clk\[297] = zero[37]
Removing Lhs of wire \via8bits2:P1_ctrl:rst\[298] = zero[37]
Removing Rhs of wire \via8bits2:Net_495_7\[299] = \via8bits2:P1_ctrl:control_out_7\[300]
Removing Rhs of wire \via8bits2:Net_495_7\[299] = \via8bits2:P1_ctrl:control_7\[316]
Removing Rhs of wire \via8bits2:Net_495_6\[301] = \via8bits2:P1_ctrl:control_out_6\[302]
Removing Rhs of wire \via8bits2:Net_495_6\[301] = \via8bits2:P1_ctrl:control_6\[317]
Removing Rhs of wire \via8bits2:Net_495_5\[303] = \via8bits2:P1_ctrl:control_out_5\[304]
Removing Rhs of wire \via8bits2:Net_495_5\[303] = \via8bits2:P1_ctrl:control_5\[318]
Removing Rhs of wire \via8bits2:Net_495_4\[305] = \via8bits2:P1_ctrl:control_out_4\[306]
Removing Rhs of wire \via8bits2:Net_495_4\[305] = \via8bits2:P1_ctrl:control_4\[319]
Removing Rhs of wire \via8bits2:Net_495_3\[307] = \via8bits2:P1_ctrl:control_out_3\[308]
Removing Rhs of wire \via8bits2:Net_495_3\[307] = \via8bits2:P1_ctrl:control_3\[320]
Removing Rhs of wire \via8bits2:Net_495_2\[309] = \via8bits2:P1_ctrl:control_out_2\[310]
Removing Rhs of wire \via8bits2:Net_495_2\[309] = \via8bits2:P1_ctrl:control_2\[321]
Removing Rhs of wire \via8bits2:Net_495_1\[311] = \via8bits2:P1_ctrl:control_out_1\[312]
Removing Rhs of wire \via8bits2:Net_495_1\[311] = \via8bits2:P1_ctrl:control_1\[322]
Removing Rhs of wire \via8bits2:Net_495_0\[313] = \via8bits2:P1_ctrl:control_out_0\[314]
Removing Rhs of wire \via8bits2:Net_495_0\[313] = \via8bits2:P1_ctrl:control_0\[323]
Removing Lhs of wire \via8bits2:P1_stat:status_7\[324] = Net_976_7[325]
Removing Rhs of wire Net_976_7[325] = \via8bits2:mux_2:tmp__mux_2_reg_7\[357]
Removing Lhs of wire \via8bits2:P1_stat:status_6\[326] = Net_976_6[327]
Removing Rhs of wire Net_976_6[327] = \via8bits2:mux_2:tmp__mux_2_reg_6\[359]
Removing Lhs of wire \via8bits2:P1_stat:status_5\[328] = Net_976_5[329]
Removing Rhs of wire Net_976_5[329] = \via8bits2:mux_2:tmp__mux_2_reg_5\[361]
Removing Lhs of wire \via8bits2:P1_stat:status_4\[330] = Net_976_4[331]
Removing Rhs of wire Net_976_4[331] = \via8bits2:mux_2:tmp__mux_2_reg_4\[363]
Removing Lhs of wire \via8bits2:P1_stat:status_3\[332] = Net_976_3[333]
Removing Rhs of wire Net_976_3[333] = \via8bits2:mux_2:tmp__mux_2_reg_3\[365]
Removing Lhs of wire \via8bits2:P1_stat:status_2\[334] = Net_976_2[335]
Removing Rhs of wire Net_976_2[335] = \via8bits2:mux_2:tmp__mux_2_reg_2\[367]
Removing Lhs of wire \via8bits2:P1_stat:status_1\[336] = Net_976_1[337]
Removing Rhs of wire Net_976_1[337] = \via8bits2:mux_2:tmp__mux_2_reg_1\[369]
Removing Lhs of wire \via8bits2:P1_stat:status_0\[338] = Net_976_0[339]
Removing Rhs of wire Net_976_0[339] = \via8bits2:mux_2:tmp__mux_2_reg_0\[371]
Removing Lhs of wire Net_971_7[342] = zero[37]
Removing Lhs of wire Net_971_6[344] = zero[37]
Removing Lhs of wire Net_971_5[346] = zero[37]
Removing Lhs of wire Net_971_4[348] = zero[37]
Removing Lhs of wire Net_971_3[350] = zero[37]
Removing Lhs of wire Net_971_2[352] = zero[37]
Removing Lhs of wire Net_971_1[354] = zero[37]
Removing Lhs of wire Net_971_0[356] = zero[37]
Removing Lhs of wire Net_972_7[358] = zero[37]
Removing Lhs of wire Net_972_6[360] = zero[37]
Removing Lhs of wire Net_972_5[362] = zero[37]
Removing Lhs of wire Net_972_4[364] = zero[37]
Removing Lhs of wire Net_972_3[366] = zero[37]
Removing Lhs of wire Net_972_2[368] = zero[37]
Removing Lhs of wire Net_972_1[370] = zero[37]
Removing Lhs of wire Net_972_0[372] = zero[37]
Removing Lhs of wire \via8bits2:gnome_clk:clk\[373] = zero[37]
Removing Lhs of wire \via8bits2:gnome_clk:rst\[374] = zero[37]
Removing Lhs of wire \via8bits2:gnome_res:clk\[400] = zero[37]
Removing Lhs of wire \via8bits2:gnome_res:rst\[401] = zero[37]

------------------------------------------------------
Aliased 0 equations, 205 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 1 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\gnome_template.cyprj" -dcpsoc3 gnome_template.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.624ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Tuesday, 30 August 2016 17:16:28
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\gnome_template.cyprj -d CY8C5888LTI-LP097 gnome_template.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_5'. Fanout=8, Signal=Net_992
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\via8bits1:gnome_clk:Sync:ctrl_reg\:controlcell'
    Removed unused cell/equation '\via8bits1:gnome_res:Sync:ctrl_reg\:controlcell'
Warning: mpr.M0056: Interrupt "ISR" is driven with a logic low and the interrupt will never be asserted, the component will be removed. (App=cydsfit)
    Removed unused cell/equation 'ISR:interrupt'
    Removed unused cell/equation '\via8bits2:gnome_clk:Sync:ctrl_reg\:controlcell'
    Removed unused cell/equation '\via8bits2:gnome_res:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_870_7, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_7\
        );
        Output = Net_870_7 (fanout=1)

    MacroCell: Name=Net_870_6, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_6\
        );
        Output = Net_870_6 (fanout=1)

    MacroCell: Name=Net_870_5, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_5\
        );
        Output = Net_870_5 (fanout=1)

    MacroCell: Name=Net_870_4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_4\
        );
        Output = Net_870_4 (fanout=1)

    MacroCell: Name=Net_870_3, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_3\
        );
        Output = Net_870_3 (fanout=1)

    MacroCell: Name=Net_870_2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_2\
        );
        Output = Net_870_2 (fanout=1)

    MacroCell: Name=Net_870_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_1\
        );
        Output = Net_870_1 (fanout=1)

    MacroCell: Name=Net_870_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_0\
        );
        Output = Net_870_0 (fanout=1)

    MacroCell: Name=Net_796_7, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_7\
        );
        Output = Net_796_7 (fanout=1)

    MacroCell: Name=Net_796_6, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_6\
        );
        Output = Net_796_6 (fanout=1)

    MacroCell: Name=Net_796_5, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_5\
        );
        Output = Net_796_5 (fanout=1)

    MacroCell: Name=Net_796_4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_4\
        );
        Output = Net_796_4 (fanout=1)

    MacroCell: Name=Net_796_3, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_3\
        );
        Output = Net_796_3 (fanout=1)

    MacroCell: Name=Net_796_2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_2\
        );
        Output = Net_796_2 (fanout=1)

    MacroCell: Name=Net_796_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_1\
        );
        Output = Net_796_1 (fanout=1)

    MacroCell: Name=Net_796_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_0\
        );
        Output = Net_796_0 (fanout=1)

    MacroCell: Name=Net_975_7, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_7\
        );
        Output = Net_975_7 (fanout=1)

    MacroCell: Name=Net_975_6, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_6\
        );
        Output = Net_975_6 (fanout=1)

    MacroCell: Name=Net_975_5, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_5\
        );
        Output = Net_975_5 (fanout=1)

    MacroCell: Name=Net_975_4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_4\
        );
        Output = Net_975_4 (fanout=1)

    MacroCell: Name=Net_975_3, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_3\
        );
        Output = Net_975_3 (fanout=1)

    MacroCell: Name=Net_975_2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_2\
        );
        Output = Net_975_2 (fanout=1)

    MacroCell: Name=Net_975_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_1\
        );
        Output = Net_975_1 (fanout=1)

    MacroCell: Name=Net_975_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_0\
        );
        Output = Net_975_0 (fanout=1)

    MacroCell: Name=Net_976_7, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_7\
        );
        Output = Net_976_7 (fanout=1)

    MacroCell: Name=Net_976_6, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_6\
        );
        Output = Net_976_6 (fanout=1)

    MacroCell: Name=Net_976_5, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_5\
        );
        Output = Net_976_5 (fanout=1)

    MacroCell: Name=Net_976_4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_4\
        );
        Output = Net_976_4 (fanout=1)

    MacroCell: Name=Net_976_3, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_3\
        );
        Output = Net_976_3 (fanout=1)

    MacroCell: Name=Net_976_2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_2\
        );
        Output = Net_976_2 (fanout=1)

    MacroCell: Name=Net_976_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_1\
        );
        Output = Net_976_1 (fanout=1)

    MacroCell: Name=Net_976_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_0\
        );
        Output = Net_976_0 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\via8bits1:Stat:sts:sts_reg\
        PORT MAP (
            status_3 => Net_992_local ,
            status_2 => Net_992_local ,
            status_1 => Net_992_local ,
            status_0 => Net_992_local );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\via8bits1:P0_stat:sts:sts_reg\
        PORT MAP (
            status_7 => Net_870_7 ,
            status_6 => Net_870_6 ,
            status_5 => Net_870_5 ,
            status_4 => Net_870_4 ,
            status_3 => Net_870_3 ,
            status_2 => Net_870_2 ,
            status_1 => Net_870_1 ,
            status_0 => Net_870_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\via8bits1:P1_stat:sts:sts_reg\
        PORT MAP (
            status_7 => Net_796_7 ,
            status_6 => Net_796_6 ,
            status_5 => Net_796_5 ,
            status_4 => Net_796_4 ,
            status_3 => Net_796_3 ,
            status_2 => Net_796_2 ,
            status_1 => Net_796_1 ,
            status_0 => Net_796_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\via8bits2:Stat:sts:sts_reg\
        PORT MAP (
            status_3 => Net_992_local ,
            status_2 => Net_992_local ,
            status_1 => Net_992_local ,
            status_0 => Net_992_local );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\via8bits2:P0_stat:sts:sts_reg\
        PORT MAP (
            status_7 => Net_975_7 ,
            status_6 => Net_975_6 ,
            status_5 => Net_975_5 ,
            status_4 => Net_975_4 ,
            status_3 => Net_975_3 ,
            status_2 => Net_975_2 ,
            status_1 => Net_975_1 ,
            status_0 => Net_975_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\via8bits2:P1_stat:sts:sts_reg\
        PORT MAP (
            status_7 => Net_976_7 ,
            status_6 => Net_976_6 ,
            status_5 => Net_976_5 ,
            status_4 => Net_976_4 ,
            status_3 => Net_976_3 ,
            status_2 => Net_976_2 ,
            status_1 => Net_976_1 ,
            status_0 => Net_976_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\via8bits1:Ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits1:Ctrl:control_7\ ,
            control_6 => \via8bits1:Ctrl:control_6\ ,
            control_5 => \via8bits1:Ctrl:control_5\ ,
            control_4 => \via8bits1:Ctrl:control_4\ ,
            control_3 => \via8bits1:P0_io\ ,
            control_2 => \via8bits1:Ctrl:control_2\ ,
            control_1 => \via8bits1:P1_io\ ,
            control_0 => \via8bits1:Ctrl:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits1:P0_ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits1:Net_489_7\ ,
            control_6 => \via8bits1:Net_489_6\ ,
            control_5 => \via8bits1:Net_489_5\ ,
            control_4 => \via8bits1:Net_489_4\ ,
            control_3 => \via8bits1:Net_489_3\ ,
            control_2 => \via8bits1:Net_489_2\ ,
            control_1 => \via8bits1:Net_489_1\ ,
            control_0 => \via8bits1:Net_489_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits1:P1_ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits1:Net_495_7\ ,
            control_6 => \via8bits1:Net_495_6\ ,
            control_5 => \via8bits1:Net_495_5\ ,
            control_4 => \via8bits1:Net_495_4\ ,
            control_3 => \via8bits1:Net_495_3\ ,
            control_2 => \via8bits1:Net_495_2\ ,
            control_1 => \via8bits1:Net_495_1\ ,
            control_0 => \via8bits1:Net_495_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits2:Ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits2:Ctrl:control_7\ ,
            control_6 => \via8bits2:Ctrl:control_6\ ,
            control_5 => \via8bits2:Ctrl:control_5\ ,
            control_4 => \via8bits2:Ctrl:control_4\ ,
            control_3 => \via8bits2:P0_io\ ,
            control_2 => \via8bits2:Ctrl:control_2\ ,
            control_1 => \via8bits2:P1_io\ ,
            control_0 => \via8bits2:Ctrl:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits2:P0_ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits2:Net_489_7\ ,
            control_6 => \via8bits2:Net_489_6\ ,
            control_5 => \via8bits2:Net_489_5\ ,
            control_4 => \via8bits2:Net_489_4\ ,
            control_3 => \via8bits2:Net_489_3\ ,
            control_2 => \via8bits2:Net_489_2\ ,
            control_1 => \via8bits2:Net_489_1\ ,
            control_0 => \via8bits2:Net_489_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits2:P1_ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits2:Net_495_7\ ,
            control_6 => \via8bits2:Net_495_6\ ,
            control_5 => \via8bits2:Net_495_5\ ,
            control_4 => \via8bits2:Net_495_4\ ,
            control_3 => \via8bits2:Net_495_3\ ,
            control_2 => \via8bits2:Net_495_2\ ,
            control_1 => \via8bits2:Net_495_1\ ,
            control_0 => \via8bits2:Net_495_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    3 :   45 :   48 :  6.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   32 :  160 :  192 : 16.67 %
  Unique P-terms              :   32 :  352 :  384 :  8.33 %
  Total P-terms               :   32 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    Status Registers          :    6 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.062ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_template.cydsn\codegentemp\gnome_template.rpt (Tech mapping)

Tech mapping phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
Analog Placement phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            4.00
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 111, final cost is 111 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       6.00 :       5.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_976_4, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_4\
        );
        Output = Net_976_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_976_0, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_0\
        );
        Output = Net_976_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_976_1, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_1\
        );
        Output = Net_976_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_976_2, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_2\
        );
        Output = Net_976_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_976_3, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_3\
        );
        Output = Net_976_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_976_5, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_5\
        );
        Output = Net_976_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_976_6, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_6\
        );
        Output = Net_976_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_976_7, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P1_io\ * \via8bits2:Net_495_7\
        );
        Output = Net_976_7 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\via8bits2:P1_stat:sts:sts_reg\
    PORT MAP (
        status_7 => Net_976_7 ,
        status_6 => Net_976_6 ,
        status_5 => Net_976_5 ,
        status_4 => Net_976_4 ,
        status_3 => Net_976_3 ,
        status_2 => Net_976_2 ,
        status_1 => Net_976_1 ,
        status_0 => Net_976_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits2:P1_ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits2:Net_495_7\ ,
        control_6 => \via8bits2:Net_495_6\ ,
        control_5 => \via8bits2:Net_495_5\ ,
        control_4 => \via8bits2:Net_495_4\ ,
        control_3 => \via8bits2:Net_495_3\ ,
        control_2 => \via8bits2:Net_495_2\ ,
        control_1 => \via8bits2:Net_495_1\ ,
        control_0 => \via8bits2:Net_495_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_870_2, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_2\
        );
        Output = Net_870_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_870_0, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_0\
        );
        Output = Net_870_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_870_1, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_1\
        );
        Output = Net_870_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_870_3, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_3\
        );
        Output = Net_870_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_870_4, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_4\
        );
        Output = Net_870_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_870_5, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_5\
        );
        Output = Net_870_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_870_6, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_6\
        );
        Output = Net_870_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_870_7, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P0_io\ * \via8bits1:Net_489_7\
        );
        Output = Net_870_7 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\via8bits1:P0_stat:sts:sts_reg\
    PORT MAP (
        status_7 => Net_870_7 ,
        status_6 => Net_870_6 ,
        status_5 => Net_870_5 ,
        status_4 => Net_870_4 ,
        status_3 => Net_870_3 ,
        status_2 => Net_870_2 ,
        status_1 => Net_870_1 ,
        status_0 => Net_870_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits1:P0_ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits1:Net_489_7\ ,
        control_6 => \via8bits1:Net_489_6\ ,
        control_5 => \via8bits1:Net_489_5\ ,
        control_4 => \via8bits1:Net_489_4\ ,
        control_3 => \via8bits1:Net_489_3\ ,
        control_2 => \via8bits1:Net_489_2\ ,
        control_1 => \via8bits1:Net_489_1\ ,
        control_0 => \via8bits1:Net_489_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
statuscell: Name =\via8bits2:Stat:sts:sts_reg\
    PORT MAP (
        status_3 => Net_992_local ,
        status_2 => Net_992_local ,
        status_1 => Net_992_local ,
        status_0 => Net_992_local );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits2:Ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits2:Ctrl:control_7\ ,
        control_6 => \via8bits2:Ctrl:control_6\ ,
        control_5 => \via8bits2:Ctrl:control_5\ ,
        control_4 => \via8bits2:Ctrl:control_4\ ,
        control_3 => \via8bits2:P0_io\ ,
        control_2 => \via8bits2:Ctrl:control_2\ ,
        control_1 => \via8bits2:P1_io\ ,
        control_0 => \via8bits2:Ctrl:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_796_4, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_4\
        );
        Output = Net_796_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_796_0, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_0\
        );
        Output = Net_796_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_796_1, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_1\
        );
        Output = Net_796_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_796_2, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_2\
        );
        Output = Net_796_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_796_3, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_3\
        );
        Output = Net_796_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_796_5, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_5\
        );
        Output = Net_796_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_796_6, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_6\
        );
        Output = Net_796_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_796_7, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits1:P1_io\ * \via8bits1:Net_495_7\
        );
        Output = Net_796_7 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\via8bits1:P1_stat:sts:sts_reg\
    PORT MAP (
        status_7 => Net_796_7 ,
        status_6 => Net_796_6 ,
        status_5 => Net_796_5 ,
        status_4 => Net_796_4 ,
        status_3 => Net_796_3 ,
        status_2 => Net_796_2 ,
        status_1 => Net_796_1 ,
        status_0 => Net_796_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits1:P1_ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits1:Net_495_7\ ,
        control_6 => \via8bits1:Net_495_6\ ,
        control_5 => \via8bits1:Net_495_5\ ,
        control_4 => \via8bits1:Net_495_4\ ,
        control_3 => \via8bits1:Net_495_3\ ,
        control_2 => \via8bits1:Net_495_2\ ,
        control_1 => \via8bits1:Net_495_1\ ,
        control_0 => \via8bits1:Net_495_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
statuscell: Name =\via8bits1:Stat:sts:sts_reg\
    PORT MAP (
        status_3 => Net_992_local ,
        status_2 => Net_992_local ,
        status_1 => Net_992_local ,
        status_0 => Net_992_local );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits1:Ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits1:Ctrl:control_7\ ,
        control_6 => \via8bits1:Ctrl:control_6\ ,
        control_5 => \via8bits1:Ctrl:control_5\ ,
        control_4 => \via8bits1:Ctrl:control_4\ ,
        control_3 => \via8bits1:P0_io\ ,
        control_2 => \via8bits1:Ctrl:control_2\ ,
        control_1 => \via8bits1:P1_io\ ,
        control_0 => \via8bits1:Ctrl:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_975_2, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_2\
        );
        Output = Net_975_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_975_0, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_0\
        );
        Output = Net_975_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_975_1, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_1\
        );
        Output = Net_975_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_975_3, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_3\
        );
        Output = Net_975_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_975_4, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_4\
        );
        Output = Net_975_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_975_5, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_5\
        );
        Output = Net_975_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_975_6, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_6\
        );
        Output = Net_975_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_975_7, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits2:P0_io\ * \via8bits2:Net_489_7\
        );
        Output = Net_975_7 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\via8bits2:P0_stat:sts:sts_reg\
    PORT MAP (
        status_7 => Net_975_7 ,
        status_6 => Net_975_6 ,
        status_5 => Net_975_5 ,
        status_4 => Net_975_4 ,
        status_3 => Net_975_3 ,
        status_2 => Net_975_2 ,
        status_1 => Net_975_1 ,
        status_0 => Net_975_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits2:P0_ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits2:Net_489_7\ ,
        control_6 => \via8bits2:Net_489_6\ ,
        control_5 => \via8bits2:Net_489_5\ ,
        control_4 => \via8bits2:Net_489_4\ ,
        control_3 => \via8bits2:Net_489_3\ ,
        control_2 => \via8bits2:Net_489_2\ ,
        control_1 => \via8bits2:Net_489_1\ ,
        control_0 => \via8bits2:Net_489_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_992 ,
            dclk_0 => Net_992_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |      | 
Port | Pin | Fixed |      Type |       Drive Mode | Name | Connections
----------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.640ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in gnome_template_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.437ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.500ms
API generation phase: Elapsed time ==> 1s.546ms
Dependency generation phase: Elapsed time ==> 0s.078ms
Cleanup phase: Elapsed time ==> 0s.000ms
