Netlist_File: diffeq_test_iter1.net Netlist_ID: SHA256:9e7f7d5443b4898068612e138760a8cc677b7f9cffbd9c930c9f3f07d2af28cd
Array size: 14 x 14 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
n1480		9	4	0	0	#0
n1405		9	6	0	0	#1
[1346]_i2	7	4	0	0	#2
nak3_9_i2	4	11	0	0	#3
n303		9	2	0	0	#4
n688		11	3	0	0	#5
n1345		5	7	0	0	#6
n1815		7	3	0	0	#7
n1945		9	3	0	0	#8
n758		11	5	0	0	#9
n806		11	10	0	0	#10
n233		4	6	0	0	#11
n368		7	1	0	0	#12
n618		9	1	0	0	#13
n971		3	3	0	0	#14
n1635		11	6	0	0	#15
n1920		8	9	0	0	#16
n2010		9	8	0	0	#17
[1037]_i2	12	9	0	0	#18
[1349]_i2	9	7	0	0	#19
n243		5	9	0	0	#20
n253		8	2	0	0	#21
n298		3	6	0	0	#22
n313		11	7	0	0	#23
n353		7	11	0	0	#24
n383		9	10	0	0	#25
n388		7	9	0	0	#26
n428		12	3	0	0	#27
n443		8	7	0	0	#28
n453		7	2	0	0	#29
n493		9	5	0	0	#30
n498		4	9	0	0	#31
n508		12	6	0	0	#32
n568		8	5	0	0	#33
n573		5	8	0	0	#34
n638		7	10	0	0	#35
n653		12	5	0	0	#36
n693		12	7	0	0	#37
n723		7	7	0	0	#38
n787		5	5	0	0	#39
n792		5	4	0	0	#40
n836		5	6	0	0	#41
n946		8	8	0	0	#42
n951		9	11	0	0	#43
n1011		7	8	0	0	#44
n1046		12	4	0	0	#45
n1081		8	11	0	0	#46
n1231		4	3	0	0	#47
n1246		3	10	0	0	#48
n1335		5	3	0	0	#49
n1355		4	8	0	0	#50
n1465		11	8	0	0	#51
n1590		9	12	0	0	#52
n1665		8	3	0	0	#53
n1800		11	9	0	0	#54
n1975		8	6	0	0	#55
[7405]_i2	3	8	0	0	#56
n683		11	2	0	0	#57
[7408]_i2	3	9	0	0	#58
n767		1	10	0	0	#59
n273		4	1	0	0	#60
n438		3	7	0	0	#61
n578		12	10	0	0	#62
n1146		8	10	0	0	#63
n1630		4	7	0	0	#64
n228		5	1	0	0	#65
n772		7	6	0	0	#66
n921		11	1	0	0	#67
n1685		11	4	0	0	#68
n708		4	2	0	0	#69
n996		4	5	0	0	#70
n748		3	11	0	0	#71
n753		1	8	0	0	#72
n802		7	12	0	0	#73
n821		4	12	0	0	#74
n593		9	9	0	0	#75
n393		1	3	0	0	#76
n413		4	4	0	0	#77
n423		11	11	0	0	#78
n448		8	1	0	0	#79
n513		1	11	0	0	#80
n518		3	5	0	0	#81
n763		5	10	0	0	#82
n1051		1	5	0	0	#83
n1275		11	12	0	0	#84
n268		4	10	0	0	#85
n318		5	12	0	0	#86
n328		3	4	0	0	#87
n338		5	2	0	0	#88
n743		8	4	0	0	#89
n777		8	12	0	0	#90
n961		7	5	0	0	#91
n1445		5	11	0	0	#92
new_[2268]_	12	8	0	0	#93
new_[7118]_	1	4	0	0	#94
new_[7011]_	3	2	0	0	#95
new_n_n3762_	1	7	0	0	#96
new_[2069]_	12	11	0	0	#97
new_[1060]_	1	6	0	0	#98
new_[1064]_	3	12	0	0	#99
new_[1657]_	3	1	0	0	#100
out:puport_10_10_	5	0	2	0	#101
out:puport_0_0_	3	0	7	0	#102
out:pxport_10_10_	0	3	4	0	#103
out:pxport_0_0_	5	0	6	0	#104
out:puport_1_1_	6	0	6	0	#105
out:pxport_1_1_	5	13	1	0	#106
out:puport_2_2_	11	13	2	0	#107
out:pyport_10_10_	1	0	6	0	#108
out:pyport_0_0_	0	10	7	0	#109
out:pxport_2_2_	4	13	6	0	#110
out:puport_3_3_	11	13	3	0	#111
out:pyport_1_1_	0	5	1	0	#112
out:pxport_7_7_	0	5	3	0	#113
out:puport_8_8_	9	13	7	0	#114
out:pyport_6_6_	4	0	0	0	#115
out:pxport_8_8_	9	0	7	0	#116
out:puport_9_9_	11	0	3	0	#117
out:pyport_7_7_	3	0	1	0	#118
out:pxport_9_9_	3	13	0	0	#119
out:pyport_8_8_	4	0	7	0	#120
out:pyport_9_9_	1	13	2	0	#121
out:pxport_3_3_	4	13	2	0	#122
out:puport_4_4_	2	0	1	0	#123
out:pyport_2_2_	0	11	6	0	#124
out:pxport_4_4_	13	11	3	0	#125
out:puport_11_11_	11	0	2	0	#126
out:puport_5_5_	5	0	4	0	#127
out:pyport_3_3_	0	8	5	0	#128
out:pxport_5_5_	9	13	3	0	#129
out:puport_6_6_	4	0	6	0	#130
out:pyport_4_4_	9	13	1	0	#131
out:pxport_11_11_	4	13	3	0	#132
out:pxport_6_6_	3	0	0	0	#133
out:puport_7_7_	8	0	5	0	#134
out:pyport_11_11_	5	0	0	0	#135
out:pyport_5_5_	0	11	2	0	#136
out:pnext_0_0_	5	13	6	0	#137
out:pover_0_0_	7	13	4	0	#138
out:pdn		7	13	7	0	#139
tin_puport_10_10_	4	0	4	0	#140
tin_puport_0_0_	4	0	2	0	#141
tin_pxport_10_10_	0	3	0	0	#142
tin_pxport_0_0_	4	13	1	0	#143
pdxport_4_4_	0	6	6	0	#144
tin_puport_1_1_	7	0	6	0	#145
tin_pxport_1_1_	5	0	5	0	#146
tin_puport_2_2_	11	13	4	0	#147
tin_pyport_10_10_	1	0	5	0	#148
tin_pyport_0_0_	0	10	3	0	#149
tin_pxport_2_2_	5	13	3	0	#150
preset_0_0_	7	13	1	0	#151
pdxport_5_5_	8	0	1	0	#152
tin_puport_3_3_	11	13	7	0	#153
tin_pyport_1_1_	0	5	2	0	#154
paport_11_11_	4	13	7	0	#155
pready_0_0_	7	13	6	0	#156
paport_6_6_	5	0	7	0	#157
pdxport_6_6_	0	6	3	0	#158
paport_7_7_	0	5	0	0	#159
paport_8_8_	0	6	2	0	#160
pdxport_7_7_	0	6	5	0	#161
paport_9_9_	0	7	4	0	#162
tin_pxport_7_7_	0	5	4	0	#163
tin_puport_8_8_	8	13	4	0	#164
tin_pyport_6_6_	4	0	1	0	#165
paport_2_2_	3	0	6	0	#166
tin_pxport_8_8_	8	0	0	0	#167
pdxport_8_8_	8	0	7	0	#168
pdxport_0_0_	13	8	2	0	#169
pclk		6	0	0	0	#170
tin_puport_9_9_	11	0	6	0	#171
tin_pyport_7_7_	3	0	5	0	#172
paport_3_3_	0	6	0	0	#173
tin_pxport_9_9_	3	13	5	0	#174
tin_pyport_8_8_	4	0	5	0	#175
paport_4_4_	0	6	4	0	#176
pdxport_9_9_	0	6	1	0	#177
pdxport_1_1_	13	8	7	0	#178
tin_pyport_9_9_	0	11	1	0	#179
paport_5_5_	5	0	1	0	#180
tin_pxport_3_3_	3	13	3	0	#181
tin_puport_4_4_	3	0	3	0	#182
tin_pyport_2_2_	1	13	1	0	#183
tin_pxport_4_4_	13	11	1	0	#184
pdxport_2_2_	0	6	7	0	#185
tin_puport_11_11_	11	0	1	0	#186
tin_puport_5_5_	5	0	3	0	#187
tin_pyport_3_3_	0	8	6	0	#188
tin_pxport_5_5_	8	13	5	0	#189
pdxport_11_11_	13	8	3	0	#190
pdxport_10_10_	7	0	3	0	#191
tin_puport_6_6_	4	0	3	0	#192
tin_pyport_4_4_	9	13	2	0	#193
paport_10_10_	4	13	4	0	#194
paport_0_0_	3	0	2	0	#195
preset		8	0	4	0	#196
tin_pxport_11_11_	4	13	5	0	#197
tin_pxport_6_6_	3	0	4	0	#198
pdxport_3_3_	11	13	5	0	#199
tin_puport_7_7_	8	0	6	0	#200
tin_pyport_11_11_	5	13	4	0	#201
tin_pyport_5_5_	0	11	3	0	#202
paport_1_1_	3	13	7	0	#203
