`timescale 1ns / 1ps


module compute(A,B,control,OUT);
input signed [15:0]A,B;
input  control;
output  reg signed [15:0]OUT;
//assign OUT=control?A-B:A+B;
always@(*)
begin
      if (control)
         OUT= A-B;
      else
         OUT=A+B;
end    
endmodule
