

================================================================
== Synthesis Summary Report of 'adders'
================================================================
+ General Information: 
    * Date:           Thu Oct 13 15:50:29 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        labA-1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |  Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |  & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ adders  |     -|  0.34|        5|  16.250|         -|        6|     -|        no|     -|  3 (~0%)|  253 (~0%)|  102 (~0%)|    -|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| in1       | ap_none | 32       |
| in2       | ap_none | 32       |
| in3       | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in1      | in        | int      |
| in2      | in        | int      |
| in3      | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| in1      | in1          | port    |
| in2      | in2          | port    |
| in3      | in3          | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+----------+-----+------+---------+
| Name                     | DSP | Pragma | Variable | Op  | Impl | Latency |
+--------------------------+-----+--------+----------+-----+------+---------+
| + adders                 | 3   |        |          |     |      |         |
|   mul_32s_32ns_32_5_1_U1 | 3   |        | mul_ln50 | mul | auto | 4       |
+--------------------------+-----+--------+----------+-----+------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+-----------------------------------------------------------------------+
| Type      | Options                       | Location                                                              |
+-----------+-------------------------------+-----------------------------------------------------------------------+
| interface | mode=ap_ctrl_none port=return | ../course-labA/Interface_Synthesis/lab1/adders.c:48 in adders, return |
+-----------+-------------------------------+-----------------------------------------------------------------------+


