INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subai/Ludo Project/Ludo Project.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subai/Ludo Project/Ludo Project.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subai/Ludo Project/Ludo Project.srcs/sources_1/new/pixel_gen_ludo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_gen_ludo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subai/Ludo Project/Ludo Project.srcs/sources_1/new/top_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subai/Ludo Project/Ludo Project.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subai/Ludo Project/Ludo Project.srcs/sources_1/new/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2458] undeclared symbol h_sync_end, assumed default net type wire [C:/Users/subai/Ludo Project/Ludo Project.srcs/sources_1/new/vga_sync.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subai/Ludo Project/Ludo Project.srcs/sim_1/new/vga_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subai/Ludo Project/Ludo Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
