<stg><name>dut_update_knn</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="2">
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="31">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="5">
<condition id="30">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="3">
<condition id="36">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="demorgan" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_34_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_34)

]]></node>
<StgValue><ssdm name="tmp_34_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

]]></node>
<StgValue><ssdm name="train_inst_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

]]></node>
<StgValue><ssdm name="test_inst_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="6" op_0_bw="4">
<![CDATA[
:3  %tmp_34_cast_cast = zext i4 %tmp_34_read to i6

]]></node>
<StgValue><ssdm name="tmp_34_cast_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:4  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_34_read, i2 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_s = sub i6 %tmp, %tmp_34_cast_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="49" op_0_bw="48">
<![CDATA[
:6  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

]]></node>
<StgValue><ssdm name="train_inst_V_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:7  %r_V_2 = xor i49 %train_inst_V_cast, %test_inst_V_read

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="49" op_0_bw="49" op_1_bw="0">
<![CDATA[
:0  %p_s = phi i49 [ %r_V_2, %0 ], [ %r_V_4, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %val_assign = phi i32 [ 0, %0 ], [ %dist_0_s, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %i = phi i6 [ 0, %0 ], [ %i_1, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond = icmp eq i6 %i, -15

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %i_1 = add i6 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.preheader, label %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="49">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %r_V = trunc i49 %p_s to i1

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %dist = add nsw i32 1, %val_assign

]]></node>
<StgValue><ssdm name="dist"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %dist_0_s = select i1 %r_V, i32 %dist, i32 %val_assign

]]></node>
<StgValue><ssdm name="dist_0_s"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="48" op_0_bw="48" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %r_V_3 = call i48 @_ssdm_op_PartSelect.i48.i49.i32.i32(i49 %p_s, i32 1, i32 48)

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="49" op_0_bw="48">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %r_V_4 = zext i48 %r_V_3 to i49

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i2 [ %i_2, %._crit_edge94 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %tmp_5 = icmp eq i2 %i1, -1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %i_2 = add i2 %i1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_5, label %.loopexit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="2">
<![CDATA[
:1  %tmp_6_cast = zext i2 %i1 to i6

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_3 = add i6 %tmp_s, %tmp_6_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_13_cast = sext i6 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %min_distances_V_addr = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_13_cast

]]></node>
<StgValue><ssdm name="min_distances_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="5">
<![CDATA[
:5  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="5">
<![CDATA[
:5  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="6">
<![CDATA[
:6  %tmp_7 = zext i6 %min_distances_V_load to i32

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_8 = icmp slt i32 %val_assign, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_8, label %3, label %._crit_edge94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="2">
<![CDATA[
:0  %tmp_cast = zext i2 %i_2 to i6

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_6 = add i6 %tmp_s, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_14_cast = sext i6 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %min_distances_V_addr_1 = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_14_cast

]]></node>
<StgValue><ssdm name="min_distances_V_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="5">
<![CDATA[
:4  %min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %tmp_4 = icmp ne i6 %min_distances_V_load, -14

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="5">
<![CDATA[
:4  %min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
:5  %tmp_2 = zext i6 %min_distances_V_load_1 to i32

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %slt = icmp slt i32 %val_assign, %tmp_2

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %demorgan = and i1 %slt, %tmp_4

]]></node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %demorgan, label %._crit_edge94, label %._crit_edge91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge94:0  %tmp_1 = icmp eq i2 %i1, -2

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge94:1  %or_cond = and i1 %tmp_8, %tmp_1

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge94:2  br i1 %or_cond, label %._crit_edge91, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge91:0  %tmp_9 = trunc i32 %val_assign to i6

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
._crit_edge91:1  store i6 %tmp_9, i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge91:2  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
