
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000606c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08006128  08006128  00007128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006534  08006534  000080a4  2**0
                  CONTENTS
  4 .ARM          00000000  08006534  08006534  000080a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006534  08006534  000080a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006534  08006534  00007534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006538  08006538  00007538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800653c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  200000a4  080065e0  000080a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  080065e0  000083cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013dcb  00000000  00000000  000080cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e8b  00000000  00000000  0001be97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  0001ed28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fcd  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f2e  00000000  00000000  00021155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001867d  00000000  00000000  0003b083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3265  00000000  00000000  00053700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6965  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000514c  00000000  00000000  000f69a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000fbaf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200000a4 	.word	0x200000a4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08006110 	.word	0x08006110

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000a8 	.word	0x200000a8
 8000100:	08006110 	.word	0x08006110

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <getRTCTime>:
				internalAlarm_initTest.AlarmTime.Minutes, internalAlarm_initTest.AlarmTime.Seconds);
	}

}

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
 8000236:	60f8      	str	r0, [r7, #12]
 8000238:	60b9      	str	r1, [r7, #8]
 800023a:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 800023c:	68b9      	ldr	r1, [r7, #8]
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	2200      	movs	r2, #0
 8000242:	0018      	movs	r0, r3
 8000244:	f003 fc12 	bl	8003a6c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000248:	6879      	ldr	r1, [r7, #4]
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	2200      	movs	r2, #0
 800024e:	0018      	movs	r0, r3
 8000250:	f003 fcfa 	bl	8003c48 <HAL_RTC_GetDate>

}
 8000254:	46c0      	nop			@ (mov r8, r8)
 8000256:	46bd      	mov	sp, r7
 8000258:	b004      	add	sp, #16
 800025a:	bd80      	pop	{r7, pc}

0800025c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	b08b      	sub	sp, #44	@ 0x2c
 8000260:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000262:	f001 fb5b 	bl	800191c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000266:	f000 f867 	bl	8000338 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026a:	f000 fab1 	bl	80007d0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800026e:	f000 f8cf 	bl	8000410 <MX_ADC1_Init>
  MX_RTC_Init();
 8000272:	f000 f979 	bl	8000568 <MX_RTC_Init>
  MX_I2C1_Init();
 8000276:	f000 f937 	bl	80004e8 <MX_I2C1_Init>
  MX_TIM14_Init();
 800027a:	f000 fa83 	bl	8000784 <MX_TIM14_Init>
  MX_TIM2_Init();
 800027e:	f000 fa21 	bl	80006c4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 8000282:	2380      	movs	r3, #128	@ 0x80
 8000284:	0098      	lsls	r0, r3, #2
 8000286:	2380      	movs	r3, #128	@ 0x80
 8000288:	00dc      	lsls	r4, r3, #3
 800028a:	2580      	movs	r5, #128	@ 0x80
 800028c:	2640      	movs	r6, #64	@ 0x40
 800028e:	2380      	movs	r3, #128	@ 0x80
 8000290:	011a      	lsls	r2, r3, #4
 8000292:	4b21      	ldr	r3, [pc, #132]	@ (8000318 <main+0xbc>)
 8000294:	6819      	ldr	r1, [r3, #0]
 8000296:	4b21      	ldr	r3, [pc, #132]	@ (800031c <main+0xc0>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	9303      	str	r3, [sp, #12]
 800029c:	9102      	str	r1, [sp, #8]
 800029e:	4b20      	ldr	r3, [pc, #128]	@ (8000320 <main+0xc4>)
 80002a0:	9301      	str	r3, [sp, #4]
 80002a2:	9200      	str	r2, [sp, #0]
 80002a4:	0033      	movs	r3, r6
 80002a6:	002a      	movs	r2, r5
 80002a8:	0021      	movs	r1, r4
 80002aa:	f000 fea9 	bl	8001000 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM);

	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 80002ae:	2517      	movs	r5, #23
 80002b0:	197c      	adds	r4, r7, r5
 80002b2:	f000 fb5f 	bl	8000974 <updateAndDisplayTime>
 80002b6:	0003      	movs	r3, r0
 80002b8:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 80002ba:	197b      	adds	r3, r7, r5
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d004      	beq.n	80002cc <main+0x70>
		printf("HAL Error - TX current time\n\r");
 80002c2:	4b18      	ldr	r3, [pc, #96]	@ (8000324 <main+0xc8>)
 80002c4:	0018      	movs	r0, r3
 80002c6:	f005 f885 	bl	80053d4 <iprintf>
 80002ca:	e003      	b.n	80002d4 <main+0x78>
	} else {
		printf("Display Updated with current time\n\r");
 80002cc:	4b16      	ldr	r3, [pc, #88]	@ (8000328 <main+0xcc>)
 80002ce:	0018      	movs	r0, r3
 80002d0:	f005 f880 	bl	80053d4 <iprintf>
	}

	userAlarmToggle = false;			//Default to off
 80002d4:	4b15      	ldr	r3, [pc, #84]	@ (800032c <main+0xd0>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	701a      	strb	r2, [r3, #0]

    // User alarm default value
    userAlarmTime.Hours = 1;
 80002da:	4b15      	ldr	r3, [pc, #84]	@ (8000330 <main+0xd4>)
 80002dc:	2201      	movs	r2, #1
 80002de:	701a      	strb	r2, [r3, #0]
    userAlarmTime.Minutes = 1;
 80002e0:	4b13      	ldr	r3, [pc, #76]	@ (8000330 <main+0xd4>)
 80002e2:	2201      	movs	r2, #1
 80002e4:	705a      	strb	r2, [r3, #1]
    userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80002e6:	4b12      	ldr	r3, [pc, #72]	@ (8000330 <main+0xd4>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	70da      	strb	r2, [r3, #3]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    RTC_TimeTypeDef dummyTime;
    dummyTime.Hours = 12;
 80002ec:	003b      	movs	r3, r7
 80002ee:	220c      	movs	r2, #12
 80002f0:	701a      	strb	r2, [r3, #0]
    dummyTime.Minutes = 34;
 80002f2:	003b      	movs	r3, r7
 80002f4:	2222      	movs	r2, #34	@ 0x22
 80002f6:	705a      	strb	r2, [r3, #1]
    dummyTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80002f8:	003b      	movs	r3, r7
 80002fa:	2201      	movs	r2, #1
 80002fc:	70da      	strb	r2, [r3, #3]
    HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);
 80002fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000334 <main+0xd8>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	2280      	movs	r2, #128	@ 0x80
 8000304:	0151      	lsls	r1, r2, #5
 8000306:	2201      	movs	r2, #1
 8000308:	0018      	movs	r0, r3
 800030a:	f002 fa6a 	bl	80027e2 <HAL_GPIO_WritePin>

  while (1)
  {

	  sevSeg_updateDigits(&dummyTime);
 800030e:	003b      	movs	r3, r7
 8000310:	0018      	movs	r0, r3
 8000312:	f000 ff8d 	bl	8001230 <sevSeg_updateDigits>
 8000316:	e7fa      	b.n	800030e <main+0xb2>
 8000318:	2000001c 	.word	0x2000001c
 800031c:	20000020 	.word	0x20000020
 8000320:	20000008 	.word	0x20000008
 8000324:	08006128 	.word	0x08006128
 8000328:	08006148 	.word	0x08006148
 800032c:	200000c1 	.word	0x200000c1
 8000330:	20000258 	.word	0x20000258
 8000334:	20000004 	.word	0x20000004

08000338 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000338:	b590      	push	{r4, r7, lr}
 800033a:	b093      	sub	sp, #76	@ 0x4c
 800033c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800033e:	2410      	movs	r4, #16
 8000340:	193b      	adds	r3, r7, r4
 8000342:	0018      	movs	r0, r3
 8000344:	2338      	movs	r3, #56	@ 0x38
 8000346:	001a      	movs	r2, r3
 8000348:	2100      	movs	r1, #0
 800034a:	f005 f89f 	bl	800548c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800034e:	003b      	movs	r3, r7
 8000350:	0018      	movs	r0, r3
 8000352:	2310      	movs	r3, #16
 8000354:	001a      	movs	r2, r3
 8000356:	2100      	movs	r1, #0
 8000358:	f005 f898 	bl	800548c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800035c:	2380      	movs	r3, #128	@ 0x80
 800035e:	009b      	lsls	r3, r3, #2
 8000360:	0018      	movs	r0, r3
 8000362:	f002 fbdb 	bl	8002b1c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000366:	f002 fbcb 	bl	8002b00 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800036a:	4b28      	ldr	r3, [pc, #160]	@ (800040c <SystemClock_Config+0xd4>)
 800036c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800036e:	4b27      	ldr	r3, [pc, #156]	@ (800040c <SystemClock_Config+0xd4>)
 8000370:	2118      	movs	r1, #24
 8000372:	438a      	bics	r2, r1
 8000374:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000376:	193b      	adds	r3, r7, r4
 8000378:	2206      	movs	r2, #6
 800037a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800037c:	193b      	adds	r3, r7, r4
 800037e:	2201      	movs	r2, #1
 8000380:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000382:	193b      	adds	r3, r7, r4
 8000384:	2280      	movs	r2, #128	@ 0x80
 8000386:	0052      	lsls	r2, r2, #1
 8000388:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800038a:	0021      	movs	r1, r4
 800038c:	187b      	adds	r3, r7, r1
 800038e:	2200      	movs	r2, #0
 8000390:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000392:	187b      	adds	r3, r7, r1
 8000394:	2240      	movs	r2, #64	@ 0x40
 8000396:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000398:	187b      	adds	r3, r7, r1
 800039a:	2202      	movs	r2, #2
 800039c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800039e:	187b      	adds	r3, r7, r1
 80003a0:	2202      	movs	r2, #2
 80003a2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80003a4:	187b      	adds	r3, r7, r1
 80003a6:	2200      	movs	r2, #0
 80003a8:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80003aa:	187b      	adds	r3, r7, r1
 80003ac:	2208      	movs	r2, #8
 80003ae:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003b0:	187b      	adds	r3, r7, r1
 80003b2:	2280      	movs	r2, #128	@ 0x80
 80003b4:	0292      	lsls	r2, r2, #10
 80003b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2280      	movs	r2, #128	@ 0x80
 80003bc:	0492      	lsls	r2, r2, #18
 80003be:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003c0:	187b      	adds	r3, r7, r1
 80003c2:	2280      	movs	r2, #128	@ 0x80
 80003c4:	0592      	lsls	r2, r2, #22
 80003c6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003c8:	187b      	adds	r3, r7, r1
 80003ca:	0018      	movs	r0, r3
 80003cc:	f002 fbe6 	bl	8002b9c <HAL_RCC_OscConfig>
 80003d0:	1e03      	subs	r3, r0, #0
 80003d2:	d001      	beq.n	80003d8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80003d4:	f000 fe0e 	bl	8000ff4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003d8:	003b      	movs	r3, r7
 80003da:	2207      	movs	r2, #7
 80003dc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003de:	003b      	movs	r3, r7
 80003e0:	2202      	movs	r2, #2
 80003e2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003e4:	003b      	movs	r3, r7
 80003e6:	2200      	movs	r2, #0
 80003e8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003ea:	003b      	movs	r3, r7
 80003ec:	2200      	movs	r2, #0
 80003ee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003f0:	003b      	movs	r3, r7
 80003f2:	2102      	movs	r1, #2
 80003f4:	0018      	movs	r0, r3
 80003f6:	f002 feeb 	bl	80031d0 <HAL_RCC_ClockConfig>
 80003fa:	1e03      	subs	r3, r0, #0
 80003fc:	d001      	beq.n	8000402 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80003fe:	f000 fdf9 	bl	8000ff4 <Error_Handler>
  }
}
 8000402:	46c0      	nop			@ (mov r8, r8)
 8000404:	46bd      	mov	sp, r7
 8000406:	b013      	add	sp, #76	@ 0x4c
 8000408:	bd90      	pop	{r4, r7, pc}
 800040a:	46c0      	nop			@ (mov r8, r8)
 800040c:	40021000 	.word	0x40021000

08000410 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b084      	sub	sp, #16
 8000414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000416:	1d3b      	adds	r3, r7, #4
 8000418:	0018      	movs	r0, r3
 800041a:	230c      	movs	r3, #12
 800041c:	001a      	movs	r2, r3
 800041e:	2100      	movs	r1, #0
 8000420:	f005 f834 	bl	800548c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000424:	4b2d      	ldr	r3, [pc, #180]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000426:	4a2e      	ldr	r2, [pc, #184]	@ (80004e0 <MX_ADC1_Init+0xd0>)
 8000428:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800042a:	4b2c      	ldr	r3, [pc, #176]	@ (80004dc <MX_ADC1_Init+0xcc>)
 800042c:	2280      	movs	r2, #128	@ 0x80
 800042e:	05d2      	lsls	r2, r2, #23
 8000430:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000432:	4b2a      	ldr	r3, [pc, #168]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000434:	2200      	movs	r2, #0
 8000436:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000438:	4b28      	ldr	r3, [pc, #160]	@ (80004dc <MX_ADC1_Init+0xcc>)
 800043a:	2200      	movs	r2, #0
 800043c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800043e:	4b27      	ldr	r3, [pc, #156]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000440:	2200      	movs	r2, #0
 8000442:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000444:	4b25      	ldr	r3, [pc, #148]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000446:	2204      	movs	r2, #4
 8000448:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800044a:	4b24      	ldr	r3, [pc, #144]	@ (80004dc <MX_ADC1_Init+0xcc>)
 800044c:	2200      	movs	r2, #0
 800044e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000450:	4b22      	ldr	r3, [pc, #136]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000452:	2200      	movs	r2, #0
 8000454:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000456:	4b21      	ldr	r3, [pc, #132]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000458:	2200      	movs	r2, #0
 800045a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800045c:	4b1f      	ldr	r3, [pc, #124]	@ (80004dc <MX_ADC1_Init+0xcc>)
 800045e:	2201      	movs	r2, #1
 8000460:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000462:	4b1e      	ldr	r3, [pc, #120]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000464:	2220      	movs	r2, #32
 8000466:	2100      	movs	r1, #0
 8000468:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800046a:	4b1c      	ldr	r3, [pc, #112]	@ (80004dc <MX_ADC1_Init+0xcc>)
 800046c:	2200      	movs	r2, #0
 800046e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000470:	4b1a      	ldr	r3, [pc, #104]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000472:	2200      	movs	r2, #0
 8000474:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000476:	4b19      	ldr	r3, [pc, #100]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000478:	222c      	movs	r2, #44	@ 0x2c
 800047a:	2100      	movs	r1, #0
 800047c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800047e:	4b17      	ldr	r3, [pc, #92]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000480:	2200      	movs	r2, #0
 8000482:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000484:	4b15      	ldr	r3, [pc, #84]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000486:	2200      	movs	r2, #0
 8000488:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800048a:	4b14      	ldr	r3, [pc, #80]	@ (80004dc <MX_ADC1_Init+0xcc>)
 800048c:	2200      	movs	r2, #0
 800048e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000490:	4b12      	ldr	r3, [pc, #72]	@ (80004dc <MX_ADC1_Init+0xcc>)
 8000492:	223c      	movs	r2, #60	@ 0x3c
 8000494:	2100      	movs	r1, #0
 8000496:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000498:	4b10      	ldr	r3, [pc, #64]	@ (80004dc <MX_ADC1_Init+0xcc>)
 800049a:	2200      	movs	r2, #0
 800049c:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800049e:	4b0f      	ldr	r3, [pc, #60]	@ (80004dc <MX_ADC1_Init+0xcc>)
 80004a0:	0018      	movs	r0, r3
 80004a2:	f001 fbbf 	bl	8001c24 <HAL_ADC_Init>
 80004a6:	1e03      	subs	r3, r0, #0
 80004a8:	d001      	beq.n	80004ae <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80004aa:	f000 fda3 	bl	8000ff4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80004ae:	1d3b      	adds	r3, r7, #4
 80004b0:	4a0c      	ldr	r2, [pc, #48]	@ (80004e4 <MX_ADC1_Init+0xd4>)
 80004b2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	2200      	movs	r2, #0
 80004b8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	2200      	movs	r2, #0
 80004be:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004c0:	1d3a      	adds	r2, r7, #4
 80004c2:	4b06      	ldr	r3, [pc, #24]	@ (80004dc <MX_ADC1_Init+0xcc>)
 80004c4:	0011      	movs	r1, r2
 80004c6:	0018      	movs	r0, r3
 80004c8:	f001 fd54 	bl	8001f74 <HAL_ADC_ConfigChannel>
 80004cc:	1e03      	subs	r3, r0, #0
 80004ce:	d001      	beq.n	80004d4 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80004d0:	f000 fd90 	bl	8000ff4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004d4:	46c0      	nop			@ (mov r8, r8)
 80004d6:	46bd      	mov	sp, r7
 80004d8:	b004      	add	sp, #16
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	200000c4 	.word	0x200000c4
 80004e0:	40012400 	.word	0x40012400
 80004e4:	08000004 	.word	0x08000004

080004e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004ec:	4b1b      	ldr	r3, [pc, #108]	@ (800055c <MX_I2C1_Init+0x74>)
 80004ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000560 <MX_I2C1_Init+0x78>)
 80004f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 80004f2:	4b1a      	ldr	r3, [pc, #104]	@ (800055c <MX_I2C1_Init+0x74>)
 80004f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000564 <MX_I2C1_Init+0x7c>)
 80004f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80004f8:	4b18      	ldr	r3, [pc, #96]	@ (800055c <MX_I2C1_Init+0x74>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004fe:	4b17      	ldr	r3, [pc, #92]	@ (800055c <MX_I2C1_Init+0x74>)
 8000500:	2201      	movs	r2, #1
 8000502:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000504:	4b15      	ldr	r3, [pc, #84]	@ (800055c <MX_I2C1_Init+0x74>)
 8000506:	2200      	movs	r2, #0
 8000508:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800050a:	4b14      	ldr	r3, [pc, #80]	@ (800055c <MX_I2C1_Init+0x74>)
 800050c:	2200      	movs	r2, #0
 800050e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000510:	4b12      	ldr	r3, [pc, #72]	@ (800055c <MX_I2C1_Init+0x74>)
 8000512:	2200      	movs	r2, #0
 8000514:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000516:	4b11      	ldr	r3, [pc, #68]	@ (800055c <MX_I2C1_Init+0x74>)
 8000518:	2200      	movs	r2, #0
 800051a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800051c:	4b0f      	ldr	r3, [pc, #60]	@ (800055c <MX_I2C1_Init+0x74>)
 800051e:	2200      	movs	r2, #0
 8000520:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000522:	4b0e      	ldr	r3, [pc, #56]	@ (800055c <MX_I2C1_Init+0x74>)
 8000524:	0018      	movs	r0, r3
 8000526:	f002 f9ad 	bl	8002884 <HAL_I2C_Init>
 800052a:	1e03      	subs	r3, r0, #0
 800052c:	d001      	beq.n	8000532 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800052e:	f000 fd61 	bl	8000ff4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000532:	4b0a      	ldr	r3, [pc, #40]	@ (800055c <MX_I2C1_Init+0x74>)
 8000534:	2100      	movs	r1, #0
 8000536:	0018      	movs	r0, r3
 8000538:	f002 fa4a 	bl	80029d0 <HAL_I2CEx_ConfigAnalogFilter>
 800053c:	1e03      	subs	r3, r0, #0
 800053e:	d001      	beq.n	8000544 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000540:	f000 fd58 	bl	8000ff4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000544:	4b05      	ldr	r3, [pc, #20]	@ (800055c <MX_I2C1_Init+0x74>)
 8000546:	2100      	movs	r1, #0
 8000548:	0018      	movs	r0, r3
 800054a:	f002 fa8d 	bl	8002a68 <HAL_I2CEx_ConfigDigitalFilter>
 800054e:	1e03      	subs	r3, r0, #0
 8000550:	d001      	beq.n	8000556 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000552:	f000 fd4f 	bl	8000ff4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000556:	46c0      	nop			@ (mov r8, r8)
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	20000128 	.word	0x20000128
 8000560:	40005400 	.word	0x40005400
 8000564:	10707dbc 	.word	0x10707dbc

08000568 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b090      	sub	sp, #64	@ 0x40
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800056e:	232c      	movs	r3, #44	@ 0x2c
 8000570:	18fb      	adds	r3, r7, r3
 8000572:	0018      	movs	r0, r3
 8000574:	2314      	movs	r3, #20
 8000576:	001a      	movs	r2, r3
 8000578:	2100      	movs	r1, #0
 800057a:	f004 ff87 	bl	800548c <memset>
  RTC_DateTypeDef sDate = {0};
 800057e:	2328      	movs	r3, #40	@ 0x28
 8000580:	18fb      	adds	r3, r7, r3
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000586:	003b      	movs	r3, r7
 8000588:	0018      	movs	r0, r3
 800058a:	2328      	movs	r3, #40	@ 0x28
 800058c:	001a      	movs	r2, r3
 800058e:	2100      	movs	r1, #0
 8000590:	f004 ff7c 	bl	800548c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000594:	4b48      	ldr	r3, [pc, #288]	@ (80006b8 <MX_RTC_Init+0x150>)
 8000596:	4a49      	ldr	r2, [pc, #292]	@ (80006bc <MX_RTC_Init+0x154>)
 8000598:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800059a:	4b47      	ldr	r3, [pc, #284]	@ (80006b8 <MX_RTC_Init+0x150>)
 800059c:	2200      	movs	r2, #0
 800059e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80005a0:	4b45      	ldr	r3, [pc, #276]	@ (80006b8 <MX_RTC_Init+0x150>)
 80005a2:	227f      	movs	r2, #127	@ 0x7f
 80005a4:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80005a6:	4b44      	ldr	r3, [pc, #272]	@ (80006b8 <MX_RTC_Init+0x150>)
 80005a8:	22ff      	movs	r2, #255	@ 0xff
 80005aa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80005ac:	4b42      	ldr	r3, [pc, #264]	@ (80006b8 <MX_RTC_Init+0x150>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80005b2:	4b41      	ldr	r3, [pc, #260]	@ (80006b8 <MX_RTC_Init+0x150>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80005b8:	4b3f      	ldr	r3, [pc, #252]	@ (80006b8 <MX_RTC_Init+0x150>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80005be:	4b3e      	ldr	r3, [pc, #248]	@ (80006b8 <MX_RTC_Init+0x150>)
 80005c0:	2280      	movs	r2, #128	@ 0x80
 80005c2:	05d2      	lsls	r2, r2, #23
 80005c4:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80005c6:	4b3c      	ldr	r3, [pc, #240]	@ (80006b8 <MX_RTC_Init+0x150>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80005cc:	4b3a      	ldr	r3, [pc, #232]	@ (80006b8 <MX_RTC_Init+0x150>)
 80005ce:	0018      	movs	r0, r3
 80005d0:	f003 f902 	bl	80037d8 <HAL_RTC_Init>
 80005d4:	1e03      	subs	r3, r0, #0
 80005d6:	d001      	beq.n	80005dc <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80005d8:	f000 fd0c 	bl	8000ff4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80005dc:	212c      	movs	r1, #44	@ 0x2c
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	2200      	movs	r2, #0
 80005e2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80005e4:	187b      	adds	r3, r7, r1
 80005e6:	2200      	movs	r2, #0
 80005e8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	2200      	movs	r2, #0
 80005ee:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2200      	movs	r2, #0
 80005f4:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2200      	movs	r2, #0
 80005fa:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	2200      	movs	r2, #0
 8000600:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000602:	1879      	adds	r1, r7, r1
 8000604:	4b2c      	ldr	r3, [pc, #176]	@ (80006b8 <MX_RTC_Init+0x150>)
 8000606:	2201      	movs	r2, #1
 8000608:	0018      	movs	r0, r3
 800060a:	f003 f987 	bl	800391c <HAL_RTC_SetTime>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d001      	beq.n	8000616 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8000612:	f000 fcef 	bl	8000ff4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000616:	2128      	movs	r1, #40	@ 0x28
 8000618:	187b      	adds	r3, r7, r1
 800061a:	2201      	movs	r2, #1
 800061c:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800061e:	187b      	adds	r3, r7, r1
 8000620:	2201      	movs	r2, #1
 8000622:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000624:	187b      	adds	r3, r7, r1
 8000626:	2201      	movs	r2, #1
 8000628:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800062a:	187b      	adds	r3, r7, r1
 800062c:	2200      	movs	r2, #0
 800062e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000630:	1879      	adds	r1, r7, r1
 8000632:	4b21      	ldr	r3, [pc, #132]	@ (80006b8 <MX_RTC_Init+0x150>)
 8000634:	2201      	movs	r2, #1
 8000636:	0018      	movs	r0, r3
 8000638:	f003 fa74 	bl	8003b24 <HAL_RTC_SetDate>
 800063c:	1e03      	subs	r3, r0, #0
 800063e:	d001      	beq.n	8000644 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8000640:	f000 fcd8 	bl	8000ff4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000644:	003b      	movs	r3, r7
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 800064a:	003b      	movs	r3, r7
 800064c:	2201      	movs	r2, #1
 800064e:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000650:	003b      	movs	r3, r7
 8000652:	2200      	movs	r2, #0
 8000654:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000656:	003b      	movs	r3, r7
 8000658:	2200      	movs	r2, #0
 800065a:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800065c:	003b      	movs	r3, r7
 800065e:	2200      	movs	r2, #0
 8000660:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000662:	003b      	movs	r3, r7
 8000664:	2200      	movs	r2, #0
 8000666:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000668:	003b      	movs	r3, r7
 800066a:	4a15      	ldr	r2, [pc, #84]	@ (80006c0 <MX_RTC_Init+0x158>)
 800066c:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800066e:	003b      	movs	r3, r7
 8000670:	2200      	movs	r2, #0
 8000672:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000674:	003b      	movs	r3, r7
 8000676:	2200      	movs	r2, #0
 8000678:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800067a:	003b      	movs	r3, r7
 800067c:	2220      	movs	r2, #32
 800067e:	2101      	movs	r1, #1
 8000680:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000682:	003b      	movs	r3, r7
 8000684:	2280      	movs	r2, #128	@ 0x80
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800068a:	0039      	movs	r1, r7
 800068c:	4b0a      	ldr	r3, [pc, #40]	@ (80006b8 <MX_RTC_Init+0x150>)
 800068e:	2201      	movs	r2, #1
 8000690:	0018      	movs	r0, r3
 8000692:	f003 fb27 	bl	8003ce4 <HAL_RTC_SetAlarm_IT>
 8000696:	1e03      	subs	r3, r0, #0
 8000698:	d001      	beq.n	800069e <MX_RTC_Init+0x136>
  {
    Error_Handler();
 800069a:	f000 fcab 	bl	8000ff4 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 800069e:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <MX_RTC_Init+0x150>)
 80006a0:	2100      	movs	r1, #0
 80006a2:	0018      	movs	r0, r3
 80006a4:	f003 fd8e 	bl	80041c4 <HAL_RTCEx_SetCalibrationOutPut>
 80006a8:	1e03      	subs	r3, r0, #0
 80006aa:	d001      	beq.n	80006b0 <MX_RTC_Init+0x148>
  {
    Error_Handler();
 80006ac:	f000 fca2 	bl	8000ff4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80006b0:	46c0      	nop			@ (mov r8, r8)
 80006b2:	46bd      	mov	sp, r7
 80006b4:	b010      	add	sp, #64	@ 0x40
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	2000017c 	.word	0x2000017c
 80006bc:	40002800 	.word	0x40002800
 80006c0:	80800080 	.word	0x80800080

080006c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b08a      	sub	sp, #40	@ 0x28
 80006c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ca:	231c      	movs	r3, #28
 80006cc:	18fb      	adds	r3, r7, r3
 80006ce:	0018      	movs	r0, r3
 80006d0:	230c      	movs	r3, #12
 80006d2:	001a      	movs	r2, r3
 80006d4:	2100      	movs	r1, #0
 80006d6:	f004 fed9 	bl	800548c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006da:	003b      	movs	r3, r7
 80006dc:	0018      	movs	r0, r3
 80006de:	231c      	movs	r3, #28
 80006e0:	001a      	movs	r2, r3
 80006e2:	2100      	movs	r1, #0
 80006e4:	f004 fed2 	bl	800548c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006e8:	4b24      	ldr	r3, [pc, #144]	@ (800077c <MX_TIM2_Init+0xb8>)
 80006ea:	2280      	movs	r2, #128	@ 0x80
 80006ec:	05d2      	lsls	r2, r2, #23
 80006ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 80006f0:	4b22      	ldr	r3, [pc, #136]	@ (800077c <MX_TIM2_Init+0xb8>)
 80006f2:	4a23      	ldr	r2, [pc, #140]	@ (8000780 <MX_TIM2_Init+0xbc>)
 80006f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006f6:	4b21      	ldr	r3, [pc, #132]	@ (800077c <MX_TIM2_Init+0xb8>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80006fc:	4b1f      	ldr	r3, [pc, #124]	@ (800077c <MX_TIM2_Init+0xb8>)
 80006fe:	2263      	movs	r2, #99	@ 0x63
 8000700:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000702:	4b1e      	ldr	r3, [pc, #120]	@ (800077c <MX_TIM2_Init+0xb8>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000708:	4b1c      	ldr	r3, [pc, #112]	@ (800077c <MX_TIM2_Init+0xb8>)
 800070a:	2200      	movs	r2, #0
 800070c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800070e:	4b1b      	ldr	r3, [pc, #108]	@ (800077c <MX_TIM2_Init+0xb8>)
 8000710:	0018      	movs	r0, r3
 8000712:	f003 fe71 	bl	80043f8 <HAL_TIM_PWM_Init>
 8000716:	1e03      	subs	r3, r0, #0
 8000718:	d001      	beq.n	800071e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800071a:	f000 fc6b 	bl	8000ff4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800071e:	211c      	movs	r1, #28
 8000720:	187b      	adds	r3, r7, r1
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000726:	187b      	adds	r3, r7, r1
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800072c:	187a      	adds	r2, r7, r1
 800072e:	4b13      	ldr	r3, [pc, #76]	@ (800077c <MX_TIM2_Init+0xb8>)
 8000730:	0011      	movs	r1, r2
 8000732:	0018      	movs	r0, r3
 8000734:	f004 fd0a 	bl	800514c <HAL_TIMEx_MasterConfigSynchronization>
 8000738:	1e03      	subs	r3, r0, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 800073c:	f000 fc5a 	bl	8000ff4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000740:	003b      	movs	r3, r7
 8000742:	2260      	movs	r2, #96	@ 0x60
 8000744:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000746:	003b      	movs	r3, r7
 8000748:	2200      	movs	r2, #0
 800074a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800074c:	003b      	movs	r3, r7
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000752:	003b      	movs	r3, r7
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000758:	0039      	movs	r1, r7
 800075a:	4b08      	ldr	r3, [pc, #32]	@ (800077c <MX_TIM2_Init+0xb8>)
 800075c:	2208      	movs	r2, #8
 800075e:	0018      	movs	r0, r3
 8000760:	f004 f888 	bl	8004874 <HAL_TIM_PWM_ConfigChannel>
 8000764:	1e03      	subs	r3, r0, #0
 8000766:	d001      	beq.n	800076c <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000768:	f000 fc44 	bl	8000ff4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800076c:	4b03      	ldr	r3, [pc, #12]	@ (800077c <MX_TIM2_Init+0xb8>)
 800076e:	0018      	movs	r0, r3
 8000770:	f000 ff7a 	bl	8001668 <HAL_TIM_MspPostInit>

}
 8000774:	46c0      	nop			@ (mov r8, r8)
 8000776:	46bd      	mov	sp, r7
 8000778:	b00a      	add	sp, #40	@ 0x28
 800077a:	bd80      	pop	{r7, pc}
 800077c:	200001a8 	.word	0x200001a8
 8000780:	0000031f 	.word	0x0000031f

08000784 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000788:	4b0e      	ldr	r3, [pc, #56]	@ (80007c4 <MX_TIM14_Init+0x40>)
 800078a:	4a0f      	ldr	r2, [pc, #60]	@ (80007c8 <MX_TIM14_Init+0x44>)
 800078c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244;
 800078e:	4b0d      	ldr	r3, [pc, #52]	@ (80007c4 <MX_TIM14_Init+0x40>)
 8000790:	22f4      	movs	r2, #244	@ 0xf4
 8000792:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000794:	4b0b      	ldr	r3, [pc, #44]	@ (80007c4 <MX_TIM14_Init+0x40>)
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 800079a:	4b0a      	ldr	r3, [pc, #40]	@ (80007c4 <MX_TIM14_Init+0x40>)
 800079c:	4a0b      	ldr	r2, [pc, #44]	@ (80007cc <MX_TIM14_Init+0x48>)
 800079e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007a0:	4b08      	ldr	r3, [pc, #32]	@ (80007c4 <MX_TIM14_Init+0x40>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007a6:	4b07      	ldr	r3, [pc, #28]	@ (80007c4 <MX_TIM14_Init+0x40>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80007ac:	4b05      	ldr	r3, [pc, #20]	@ (80007c4 <MX_TIM14_Init+0x40>)
 80007ae:	0018      	movs	r0, r3
 80007b0:	f003 fd58 	bl	8004264 <HAL_TIM_Base_Init>
 80007b4:	1e03      	subs	r3, r0, #0
 80007b6:	d001      	beq.n	80007bc <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80007b8:	f000 fc1c 	bl	8000ff4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80007bc:	46c0      	nop			@ (mov r8, r8)
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	46c0      	nop			@ (mov r8, r8)
 80007c4:	200001f4 	.word	0x200001f4
 80007c8:	40002000 	.word	0x40002000
 80007cc:	0000ffff 	.word	0x0000ffff

080007d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d0:	b590      	push	{r4, r7, lr}
 80007d2:	b08b      	sub	sp, #44	@ 0x2c
 80007d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	2414      	movs	r4, #20
 80007d8:	193b      	adds	r3, r7, r4
 80007da:	0018      	movs	r0, r3
 80007dc:	2314      	movs	r3, #20
 80007de:	001a      	movs	r2, r3
 80007e0:	2100      	movs	r1, #0
 80007e2:	f004 fe53 	bl	800548c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	4b5e      	ldr	r3, [pc, #376]	@ (8000960 <MX_GPIO_Init+0x190>)
 80007e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007ea:	4b5d      	ldr	r3, [pc, #372]	@ (8000960 <MX_GPIO_Init+0x190>)
 80007ec:	2104      	movs	r1, #4
 80007ee:	430a      	orrs	r2, r1
 80007f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80007f2:	4b5b      	ldr	r3, [pc, #364]	@ (8000960 <MX_GPIO_Init+0x190>)
 80007f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007f6:	2204      	movs	r2, #4
 80007f8:	4013      	ands	r3, r2
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	4b58      	ldr	r3, [pc, #352]	@ (8000960 <MX_GPIO_Init+0x190>)
 8000800:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000802:	4b57      	ldr	r3, [pc, #348]	@ (8000960 <MX_GPIO_Init+0x190>)
 8000804:	2101      	movs	r1, #1
 8000806:	430a      	orrs	r2, r1
 8000808:	635a      	str	r2, [r3, #52]	@ 0x34
 800080a:	4b55      	ldr	r3, [pc, #340]	@ (8000960 <MX_GPIO_Init+0x190>)
 800080c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800080e:	2201      	movs	r2, #1
 8000810:	4013      	ands	r3, r2
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000816:	4b52      	ldr	r3, [pc, #328]	@ (8000960 <MX_GPIO_Init+0x190>)
 8000818:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800081a:	4b51      	ldr	r3, [pc, #324]	@ (8000960 <MX_GPIO_Init+0x190>)
 800081c:	2108      	movs	r1, #8
 800081e:	430a      	orrs	r2, r1
 8000820:	635a      	str	r2, [r3, #52]	@ 0x34
 8000822:	4b4f      	ldr	r3, [pc, #316]	@ (8000960 <MX_GPIO_Init+0x190>)
 8000824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000826:	2208      	movs	r2, #8
 8000828:	4013      	ands	r3, r2
 800082a:	60bb      	str	r3, [r7, #8]
 800082c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082e:	4b4c      	ldr	r3, [pc, #304]	@ (8000960 <MX_GPIO_Init+0x190>)
 8000830:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000832:	4b4b      	ldr	r3, [pc, #300]	@ (8000960 <MX_GPIO_Init+0x190>)
 8000834:	2102      	movs	r1, #2
 8000836:	430a      	orrs	r2, r1
 8000838:	635a      	str	r2, [r3, #52]	@ 0x34
 800083a:	4b49      	ldr	r3, [pc, #292]	@ (8000960 <MX_GPIO_Init+0x190>)
 800083c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800083e:	2202      	movs	r2, #2
 8000840:	4013      	ands	r3, r2
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8000846:	4947      	ldr	r1, [pc, #284]	@ (8000964 <MX_GPIO_Init+0x194>)
 8000848:	23a0      	movs	r3, #160	@ 0xa0
 800084a:	05db      	lsls	r3, r3, #23
 800084c:	2200      	movs	r2, #0
 800084e:	0018      	movs	r0, r3
 8000850:	f001 ffc7 	bl	80027e2 <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8000854:	4b44      	ldr	r3, [pc, #272]	@ (8000968 <MX_GPIO_Init+0x198>)
 8000856:	2200      	movs	r2, #0
 8000858:	2180      	movs	r1, #128	@ 0x80
 800085a:	0018      	movs	r0, r3
 800085c:	f001 ffc1 	bl	80027e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_EN_GPIO_Port, CTOUCH_EN_Pin, GPIO_PIN_RESET);
 8000860:	2380      	movs	r3, #128	@ 0x80
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	4841      	ldr	r0, [pc, #260]	@ (800096c <MX_GPIO_Init+0x19c>)
 8000866:	2200      	movs	r2, #0
 8000868:	0019      	movs	r1, r3
 800086a:	f001 ffba 	bl	80027e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 800086e:	193b      	adds	r3, r7, r4
 8000870:	4a3c      	ldr	r2, [pc, #240]	@ (8000964 <MX_GPIO_Init+0x194>)
 8000872:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000874:	193b      	adds	r3, r7, r4
 8000876:	2201      	movs	r2, #1
 8000878:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	193b      	adds	r3, r7, r4
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	193b      	adds	r3, r7, r4
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000886:	193a      	adds	r2, r7, r4
 8000888:	23a0      	movs	r3, #160	@ 0xa0
 800088a:	05db      	lsls	r3, r3, #23
 800088c:	0011      	movs	r1, r2
 800088e:	0018      	movs	r0, r3
 8000890:	f001 fe26 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8000894:	193b      	adds	r3, r7, r4
 8000896:	2280      	movs	r2, #128	@ 0x80
 8000898:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089a:	193b      	adds	r3, r7, r4
 800089c:	2201      	movs	r2, #1
 800089e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	193b      	adds	r3, r7, r4
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a6:	193b      	adds	r3, r7, r4
 80008a8:	2200      	movs	r2, #0
 80008aa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 80008ac:	193b      	adds	r3, r7, r4
 80008ae:	4a2e      	ldr	r2, [pc, #184]	@ (8000968 <MX_GPIO_Init+0x198>)
 80008b0:	0019      	movs	r1, r3
 80008b2:	0010      	movs	r0, r2
 80008b4:	f001 fe14 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 80008b8:	193b      	adds	r3, r7, r4
 80008ba:	2280      	movs	r2, #128	@ 0x80
 80008bc:	0212      	lsls	r2, r2, #8
 80008be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c0:	193b      	adds	r3, r7, r4
 80008c2:	2284      	movs	r2, #132	@ 0x84
 80008c4:	0392      	lsls	r2, r2, #14
 80008c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	2201      	movs	r2, #1
 80008cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80008ce:	193a      	adds	r2, r7, r4
 80008d0:	23a0      	movs	r3, #160	@ 0xa0
 80008d2:	05db      	lsls	r3, r3, #23
 80008d4:	0011      	movs	r1, r2
 80008d6:	0018      	movs	r0, r3
 80008d8:	f001 fe02 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 80008dc:	0021      	movs	r1, r4
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	220f      	movs	r2, #15
 80008e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2284      	movs	r2, #132	@ 0x84
 80008e8:	0392      	lsls	r2, r2, #14
 80008ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	2201      	movs	r2, #1
 80008f0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f2:	000c      	movs	r4, r1
 80008f4:	187b      	adds	r3, r7, r1
 80008f6:	4a1e      	ldr	r2, [pc, #120]	@ (8000970 <MX_GPIO_Init+0x1a0>)
 80008f8:	0019      	movs	r1, r3
 80008fa:	0010      	movs	r0, r2
 80008fc:	f001 fdf0 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_EN_Pin */
  GPIO_InitStruct.Pin = CTOUCH_EN_Pin;
 8000900:	0021      	movs	r1, r4
 8000902:	187b      	adds	r3, r7, r1
 8000904:	2280      	movs	r2, #128	@ 0x80
 8000906:	0092      	lsls	r2, r2, #2
 8000908:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090a:	187b      	adds	r3, r7, r1
 800090c:	2201      	movs	r2, #1
 800090e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	187b      	adds	r3, r7, r1
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000916:	187b      	adds	r3, r7, r1
 8000918:	2200      	movs	r2, #0
 800091a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_EN_GPIO_Port, &GPIO_InitStruct);
 800091c:	187b      	adds	r3, r7, r1
 800091e:	4a13      	ldr	r2, [pc, #76]	@ (800096c <MX_GPIO_Init+0x19c>)
 8000920:	0019      	movs	r1, r3
 8000922:	0010      	movs	r0, r2
 8000924:	f001 fddc 	bl	80024e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000928:	2200      	movs	r2, #0
 800092a:	2100      	movs	r1, #0
 800092c:	2005      	movs	r0, #5
 800092e:	f001 fda5 	bl	800247c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000932:	2005      	movs	r0, #5
 8000934:	f001 fdb7 	bl	80024a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000938:	2200      	movs	r2, #0
 800093a:	2100      	movs	r1, #0
 800093c:	2006      	movs	r0, #6
 800093e:	f001 fd9d 	bl	800247c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000942:	2006      	movs	r0, #6
 8000944:	f001 fdaf 	bl	80024a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000948:	2200      	movs	r2, #0
 800094a:	2100      	movs	r1, #0
 800094c:	2007      	movs	r0, #7
 800094e:	f001 fd95 	bl	800247c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000952:	2007      	movs	r0, #7
 8000954:	f001 fda7 	bl	80024a6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000958:	46c0      	nop			@ (mov r8, r8)
 800095a:	46bd      	mov	sp, r7
 800095c:	b00b      	add	sp, #44	@ 0x2c
 800095e:	bd90      	pop	{r4, r7, pc}
 8000960:	40021000 	.word	0x40021000
 8000964:	00001f01 	.word	0x00001f01
 8000968:	50000800 	.word	0x50000800
 800096c:	50000400 	.word	0x50000400
 8000970:	50000c00 	.word	0x50000c00

08000974 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 800097a:	1dfb      	adds	r3, r7, #7
 800097c:	2200      	movs	r2, #0
 800097e:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 8000980:	4a07      	ldr	r2, [pc, #28]	@ (80009a0 <updateAndDisplayTime+0x2c>)
 8000982:	4908      	ldr	r1, [pc, #32]	@ (80009a4 <updateAndDisplayTime+0x30>)
 8000984:	4b08      	ldr	r3, [pc, #32]	@ (80009a8 <updateAndDisplayTime+0x34>)
 8000986:	0018      	movs	r0, r3
 8000988:	f7ff fc52 	bl	8000230 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 800098c:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <updateAndDisplayTime+0x30>)
 800098e:	0018      	movs	r0, r3
 8000990:	f000 fc4e 	bl	8001230 <sevSeg_updateDigits>

	return halRet;
 8000994:	1dfb      	adds	r3, r7, #7
 8000996:	781b      	ldrb	r3, [r3, #0]

}
 8000998:	0018      	movs	r0, r3
 800099a:	46bd      	mov	sp, r7
 800099c:	b002      	add	sp, #8
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000254 	.word	0x20000254
 80009a4:	20000240 	.word	0x20000240
 80009a8:	2000017c 	.word	0x2000017c

080009ac <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80009b2:	1dfb      	adds	r3, r7, #7
 80009b4:	2200      	movs	r2, #0
 80009b6:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 80009b8:	4b04      	ldr	r3, [pc, #16]	@ (80009cc <updateAndDisplayAlarm+0x20>)
 80009ba:	0018      	movs	r0, r3
 80009bc:	f000 fc38 	bl	8001230 <sevSeg_updateDigits>

	return halRet;
 80009c0:	1dfb      	adds	r3, r7, #7
 80009c2:	781b      	ldrb	r3, [r3, #0]

}
 80009c4:	0018      	movs	r0, r3
 80009c6:	46bd      	mov	sp, r7
 80009c8:	b002      	add	sp, #8
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000258 	.word	0x20000258

080009d0 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
//	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
//			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
//		  userAlarmBeep();
//	  }

}
 80009d8:	46c0      	nop			@ (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	b002      	add	sp, #8
 80009de:	bd80      	pop	{r7, pc}

080009e0 <HAL_GPIO_EXTI_Falling_Callback>:

	HAL_TIM_Base_Stop(timerDelay);

}

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 80009e0:	b5b0      	push	{r4, r5, r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	0002      	movs	r2, r0
 80009e8:	1dbb      	adds	r3, r7, #6
 80009ea:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 80009ec:	2208      	movs	r2, #8
 80009ee:	1dbb      	adds	r3, r7, #6
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d113      	bne.n	8000a1e <HAL_GPIO_EXTI_Falling_Callback+0x3e>
		halRet = displayButtonISR();
 80009f6:	250f      	movs	r5, #15
 80009f8:	197c      	adds	r4, r7, r5
 80009fa:	f000 f88f 	bl	8000b1c <displayButtonISR>
 80009fe:	0003      	movs	r3, r0
 8000a00:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000a02:	197b      	adds	r3, r7, r5
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d004      	beq.n	8000a14 <HAL_GPIO_EXTI_Falling_Callback+0x34>
			printf("Error toggling display.\n\r");
 8000a0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000af4 <HAL_GPIO_EXTI_Falling_Callback+0x114>)
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	f004 fce1 	bl	80053d4 <iprintf>
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 8000a12:	e06a      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Display intensity toggled.\n\r");
 8000a14:	4b38      	ldr	r3, [pc, #224]	@ (8000af8 <HAL_GPIO_EXTI_Falling_Callback+0x118>)
 8000a16:	0018      	movs	r0, r3
 8000a18:	f004 fcdc 	bl	80053d4 <iprintf>
}
 8000a1c:	e065      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8000a1e:	2204      	movs	r2, #4
 8000a20:	1dbb      	adds	r3, r7, #6
 8000a22:	881b      	ldrh	r3, [r3, #0]
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d113      	bne.n	8000a50 <HAL_GPIO_EXTI_Falling_Callback+0x70>
		halRet = alarmEnableISR();
 8000a28:	250f      	movs	r5, #15
 8000a2a:	197c      	adds	r4, r7, r5
 8000a2c:	f000 f8aa 	bl	8000b84 <alarmEnableISR>
 8000a30:	0003      	movs	r3, r0
 8000a32:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000a34:	197b      	adds	r3, r7, r5
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d004      	beq.n	8000a46 <HAL_GPIO_EXTI_Falling_Callback+0x66>
			printf("Error toggling user alarm.\n\r");
 8000a3c:	4b2f      	ldr	r3, [pc, #188]	@ (8000afc <HAL_GPIO_EXTI_Falling_Callback+0x11c>)
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f004 fcc8 	bl	80053d4 <iprintf>
}
 8000a44:	e051      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("User alarm toggled.\n\r");
 8000a46:	4b2e      	ldr	r3, [pc, #184]	@ (8000b00 <HAL_GPIO_EXTI_Falling_Callback+0x120>)
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f004 fcc3 	bl	80053d4 <iprintf>
}
 8000a4e:	e04c      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8000a50:	2202      	movs	r2, #2
 8000a52:	1dbb      	adds	r3, r7, #6
 8000a54:	881b      	ldrh	r3, [r3, #0]
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d113      	bne.n	8000a82 <HAL_GPIO_EXTI_Falling_Callback+0xa2>
		halRet = alarmSetISR();
 8000a5a:	250f      	movs	r5, #15
 8000a5c:	197c      	adds	r4, r7, r5
 8000a5e:	f000 f8e1 	bl	8000c24 <alarmSetISR>
 8000a62:	0003      	movs	r3, r0
 8000a64:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000a66:	197b      	adds	r3, r7, r5
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d004      	beq.n	8000a78 <HAL_GPIO_EXTI_Falling_Callback+0x98>
			printf("Error setting user alarm.\n\r");
 8000a6e:	4b25      	ldr	r3, [pc, #148]	@ (8000b04 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000a70:	0018      	movs	r0, r3
 8000a72:	f004 fcaf 	bl	80053d4 <iprintf>
}
 8000a76:	e038      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("User alarm set.\n\r");
 8000a78:	4b23      	ldr	r3, [pc, #140]	@ (8000b08 <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f004 fcaa 	bl	80053d4 <iprintf>
}
 8000a80:	e033      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == hourSetButtonPin) {
 8000a82:	2201      	movs	r2, #1
 8000a84:	1dbb      	adds	r3, r7, #6
 8000a86:	881b      	ldrh	r3, [r3, #0]
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d113      	bne.n	8000ab4 <HAL_GPIO_EXTI_Falling_Callback+0xd4>
		halRet = hourSetISR();
 8000a8c:	250f      	movs	r5, #15
 8000a8e:	197c      	adds	r4, r7, r5
 8000a90:	f000 f954 	bl	8000d3c <hourSetISR>
 8000a94:	0003      	movs	r3, r0
 8000a96:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000a98:	197b      	adds	r3, r7, r5
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d004      	beq.n	8000aaa <HAL_GPIO_EXTI_Falling_Callback+0xca>
			printf("Error incrementing hour.\n\r");
 8000aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b0c <HAL_GPIO_EXTI_Falling_Callback+0x12c>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f004 fc96 	bl	80053d4 <iprintf>
}
 8000aa8:	e01f      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Hour increment ISR success.\n\r");
 8000aaa:	4b19      	ldr	r3, [pc, #100]	@ (8000b10 <HAL_GPIO_EXTI_Falling_Callback+0x130>)
 8000aac:	0018      	movs	r0, r3
 8000aae:	f004 fc91 	bl	80053d4 <iprintf>
}
 8000ab2:	e01a      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8000ab4:	2380      	movs	r3, #128	@ 0x80
 8000ab6:	021b      	lsls	r3, r3, #8
 8000ab8:	1dba      	adds	r2, r7, #6
 8000aba:	8812      	ldrh	r2, [r2, #0]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d113      	bne.n	8000ae8 <HAL_GPIO_EXTI_Falling_Callback+0x108>
		halRet = minuteSetISR();
 8000ac0:	250f      	movs	r5, #15
 8000ac2:	197c      	adds	r4, r7, r5
 8000ac4:	f000 f9ce 	bl	8000e64 <minuteSetISR>
 8000ac8:	0003      	movs	r3, r0
 8000aca:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000acc:	197b      	adds	r3, r7, r5
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d004      	beq.n	8000ade <HAL_GPIO_EXTI_Falling_Callback+0xfe>
			printf("Error incrementing minute.\n\r");
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b14 <HAL_GPIO_EXTI_Falling_Callback+0x134>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f004 fc7c 	bl	80053d4 <iprintf>
}
 8000adc:	e005      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Minute increment ISR success.\n\r");
 8000ade:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f004 fc77 	bl	80053d4 <iprintf>
}
 8000ae6:	e000      	b.n	8000aea <HAL_GPIO_EXTI_Falling_Callback+0x10a>
		__NOP();
 8000ae8:	46c0      	nop			@ (mov r8, r8)
}
 8000aea:	46c0      	nop			@ (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b004      	add	sp, #16
 8000af0:	bdb0      	pop	{r4, r5, r7, pc}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	0800616c 	.word	0x0800616c
 8000af8:	08006188 	.word	0x08006188
 8000afc:	080061a8 	.word	0x080061a8
 8000b00:	080061c8 	.word	0x080061c8
 8000b04:	080061e0 	.word	0x080061e0
 8000b08:	080061fc 	.word	0x080061fc
 8000b0c:	08006210 	.word	0x08006210
 8000b10:	0800622c 	.word	0x0800622c
 8000b14:	0800624c 	.word	0x0800624c
 8000b18:	0800626c 	.word	0x0800626c

08000b1c <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0

	printf("Entered display toggle ISR\n\r");
 8000b22:	4b14      	ldr	r3, [pc, #80]	@ (8000b74 <displayButtonISR+0x58>)
 8000b24:	0018      	movs	r0, r3
 8000b26:	f004 fc55 	bl	80053d4 <iprintf>
	HAL_StatusTypeDef halRet = HAL_OK;
 8000b2a:	1dfb      	adds	r3, r7, #7
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8000b30:	f7ff ff20 	bl	8000974 <updateAndDisplayTime>

	sevSeg_setIntensity(timerPWM, sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8000b34:	4b10      	ldr	r3, [pc, #64]	@ (8000b78 <displayButtonISR+0x5c>)
 8000b36:	6818      	ldr	r0, [r3, #0]
 8000b38:	4b10      	ldr	r3, [pc, #64]	@ (8000b7c <displayButtonISR+0x60>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	001a      	movs	r2, r3
 8000b3e:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <displayButtonISR+0x64>)
 8000b40:	0052      	lsls	r2, r2, #1
 8000b42:	5ad3      	ldrh	r3, [r2, r3]
 8000b44:	0019      	movs	r1, r3
 8000b46:	f000 fc25 	bl	8001394 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <displayButtonISR+0x60>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d903      	bls.n	8000b5a <displayButtonISR+0x3e>
		displayToggle = 0;
 8000b52:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <displayButtonISR+0x60>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	701a      	strb	r2, [r3, #0]
 8000b58:	e005      	b.n	8000b66 <displayButtonISR+0x4a>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <displayButtonISR+0x60>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	b2da      	uxtb	r2, r3
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <displayButtonISR+0x60>)
 8000b64:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8000b66:	1dfb      	adds	r3, r7, #7
 8000b68:	781b      	ldrb	r3, [r3, #0]

}
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	b002      	add	sp, #8
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	46c0      	nop			@ (mov r8, r8)
 8000b74:	0800628c 	.word	0x0800628c
 8000b78:	20000020 	.word	0x20000020
 8000b7c:	200000c0 	.word	0x200000c0
 8000b80:	08006454 	.word	0x08006454

08000b84 <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0

	printf("Entered alarm toggle ISR\n\r");
 8000b8a:	4b20      	ldr	r3, [pc, #128]	@ (8000c0c <alarmEnableISR+0x88>)
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f004 fc21 	bl	80053d4 <iprintf>
	HAL_StatusTypeDef halRet = HAL_OK;
 8000b92:	1dfb      	adds	r3, r7, #7
 8000b94:	2200      	movs	r2, #0
 8000b96:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8000b98:	4b1d      	ldr	r3, [pc, #116]	@ (8000c10 <alarmEnableISR+0x8c>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	4053      	eors	r3, r2
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d016      	beq.n	8000bd4 <alarmEnableISR+0x50>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 8000ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c14 <alarmEnableISR+0x90>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	2280      	movs	r2, #128	@ 0x80
 8000bac:	0151      	lsls	r1, r2, #5
 8000bae:	2201      	movs	r2, #1
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f001 fe16 	bl	80027e2 <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 8000bb6:	4b16      	ldr	r3, [pc, #88]	@ (8000c10 <alarmEnableISR+0x8c>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	701a      	strb	r2, [r3, #0]

		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000bbc:	4b16      	ldr	r3, [pc, #88]	@ (8000c18 <alarmEnableISR+0x94>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	0019      	movs	r1, r3
								userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000bc2:	4b15      	ldr	r3, [pc, #84]	@ (8000c18 <alarmEnableISR+0x94>)
 8000bc4:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000bc6:	001a      	movs	r2, r3
								userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000bc8:	4b13      	ldr	r3, [pc, #76]	@ (8000c18 <alarmEnableISR+0x94>)
 8000bca:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000bcc:	4813      	ldr	r0, [pc, #76]	@ (8000c1c <alarmEnableISR+0x98>)
 8000bce:	f004 fc01 	bl	80053d4 <iprintf>
 8000bd2:	e014      	b.n	8000bfe <alarmEnableISR+0x7a>

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 8000bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c10 <alarmEnableISR+0x8c>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d00f      	beq.n	8000bfc <alarmEnableISR+0x78>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 8000bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8000c14 <alarmEnableISR+0x90>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2280      	movs	r2, #128	@ 0x80
 8000be2:	0151      	lsls	r1, r2, #5
 8000be4:	2200      	movs	r2, #0
 8000be6:	0018      	movs	r0, r3
 8000be8:	f001 fdfb 	bl	80027e2 <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8000bec:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <alarmEnableISR+0x8c>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]

		printf("User alarm disabled.\n\r");
 8000bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8000c20 <alarmEnableISR+0x9c>)
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f004 fbed 	bl	80053d4 <iprintf>
 8000bfa:	e000      	b.n	8000bfe <alarmEnableISR+0x7a>
	}
	else {
		__NOP();							//Code should never reach here.
 8000bfc:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	781b      	ldrb	r3, [r3, #0]

}
 8000c02:	0018      	movs	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	b002      	add	sp, #8
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	46c0      	nop			@ (mov r8, r8)
 8000c0c:	080062ac 	.word	0x080062ac
 8000c10:	200000c1 	.word	0x200000c1
 8000c14:	20000004 	.word	0x20000004
 8000c18:	20000258 	.word	0x20000258
 8000c1c:	080062c8 	.word	0x080062c8
 8000c20:	080062e8 	.word	0x080062e8

08000c24 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0

	printf("Enter user alarm set ISR.\n\r");
 8000c2a:	4b3b      	ldr	r3, [pc, #236]	@ (8000d18 <alarmSetISR+0xf4>)
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f004 fbd1 	bl	80053d4 <iprintf>

	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000c32:	4b3a      	ldr	r3, [pc, #232]	@ (8000d1c <alarmSetISR+0xf8>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	0019      	movs	r1, r3
			userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000c38:	4b38      	ldr	r3, [pc, #224]	@ (8000d1c <alarmSetISR+0xf8>)
 8000c3a:	785b      	ldrb	r3, [r3, #1]
	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000c3c:	001a      	movs	r2, r3
			userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000c3e:	4b37      	ldr	r3, [pc, #220]	@ (8000d1c <alarmSetISR+0xf8>)
 8000c40:	789b      	ldrb	r3, [r3, #2]
	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000c42:	4837      	ldr	r0, [pc, #220]	@ (8000d20 <alarmSetISR+0xfc>)
 8000c44:	f004 fbc6 	bl	80053d4 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 8000c48:	1cbb      	adds	r3, r7, #2
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Base_Stop(timerDelay);
 8000c4e:	4b35      	ldr	r3, [pc, #212]	@ (8000d24 <alarmSetISR+0x100>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	0018      	movs	r0, r3
 8000c54:	f003 fbaa 	bl	80043ac <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8000c58:	4b32      	ldr	r3, [pc, #200]	@ (8000d24 <alarmSetISR+0x100>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f003 fb59 	bl	8004314 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000c62:	4b30      	ldr	r3, [pc, #192]	@ (8000d24 <alarmSetISR+0x100>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c6a:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8000c6c:	1cfb      	adds	r3, r7, #3
 8000c6e:	2200      	movs	r2, #0
 8000c70:	701a      	strb	r2, [r3, #0]

	do {											// while the alarm set button is not held down, blink display.

		updateAndDisplayAlarm();
 8000c72:	f7ff fe9b 	bl	80009ac <updateAndDisplayAlarm>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 8000c76:	4b2b      	ldr	r3, [pc, #172]	@ (8000d24 <alarmSetISR+0x100>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	1ad2      	subs	r2, r2, r3
 8000c82:	2380      	movs	r3, #128	@ 0x80
 8000c84:	021b      	lsls	r3, r3, #8
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d31d      	bcc.n	8000cc6 <alarmSetISR+0xa2>

			sevSeg_setIntensity (timerPWM, sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 8000c8a:	4b27      	ldr	r3, [pc, #156]	@ (8000d28 <alarmSetISR+0x104>)
 8000c8c:	6818      	ldr	r0, [r3, #0]
 8000c8e:	1cfb      	adds	r3, r7, #3
 8000c90:	781a      	ldrb	r2, [r3, #0]
 8000c92:	4b26      	ldr	r3, [pc, #152]	@ (8000d2c <alarmSetISR+0x108>)
 8000c94:	0052      	lsls	r2, r2, #1
 8000c96:	5ad3      	ldrh	r3, [r2, r3]
 8000c98:	0019      	movs	r1, r3
 8000c9a:	f000 fb7b 	bl	8001394 <sevSeg_setIntensity>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 8000c9e:	4b21      	ldr	r3, [pc, #132]	@ (8000d24 <alarmSetISR+0x100>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca6:	607b      	str	r3, [r7, #4]
			displayBlink = !displayBlink;
 8000ca8:	1cfb      	adds	r3, r7, #3
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	1e5a      	subs	r2, r3, #1
 8000cae:	4193      	sbcs	r3, r2
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	4053      	eors	r3, r2
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	001a      	movs	r2, r3
 8000cba:	1cfb      	adds	r3, r7, #3
 8000cbc:	701a      	strb	r2, [r3, #0]
 8000cbe:	781a      	ldrb	r2, [r3, #0]
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	400a      	ands	r2, r1
 8000cc4:	701a      	strb	r2, [r3, #0]

		}

	}while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET);
 8000cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d30 <alarmSetISR+0x10c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2202      	movs	r2, #2
 8000ccc:	0011      	movs	r1, r2
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f001 fd6a 	bl	80027a8 <HAL_GPIO_ReadPin>
 8000cd4:	1e03      	subs	r3, r0, #0
 8000cd6:	d0cc      	beq.n	8000c72 <alarmSetISR+0x4e>

	sevSeg_setIntensity(timerPWM, sevSeg_intensityDuty[1]);			// Turn display back to full intensity
 8000cd8:	4b13      	ldr	r3, [pc, #76]	@ (8000d28 <alarmSetISR+0x104>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2232      	movs	r2, #50	@ 0x32
 8000cde:	0011      	movs	r1, r2
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f000 fb57 	bl	8001394 <sevSeg_setIntensity>

	HAL_TIM_Base_Stop(timerDelay);
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <alarmSetISR+0x100>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	0018      	movs	r0, r3
 8000cec:	f003 fb5e 	bl	80043ac <HAL_TIM_Base_Stop>

	updateAndDisplayTime();
 8000cf0:	f7ff fe40 	bl	8000974 <updateAndDisplayTime>
	printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d34 <alarmSetISR+0x110>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	0019      	movs	r1, r3
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000d34 <alarmSetISR+0x110>)
 8000cfc:	785b      	ldrb	r3, [r3, #1]
 8000cfe:	001a      	movs	r2, r3
 8000d00:	4b0c      	ldr	r3, [pc, #48]	@ (8000d34 <alarmSetISR+0x110>)
 8000d02:	789b      	ldrb	r3, [r3, #2]
 8000d04:	480c      	ldr	r0, [pc, #48]	@ (8000d38 <alarmSetISR+0x114>)
 8000d06:	f004 fb65 	bl	80053d4 <iprintf>

	return halRet;
 8000d0a:	1cbb      	adds	r3, r7, #2
 8000d0c:	781b      	ldrb	r3, [r3, #0]

}
 8000d0e:	0018      	movs	r0, r3
 8000d10:	46bd      	mov	sp, r7
 8000d12:	b002      	add	sp, #8
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	46c0      	nop			@ (mov r8, r8)
 8000d18:	08006300 	.word	0x08006300
 8000d1c:	20000258 	.word	0x20000258
 8000d20:	0800631c 	.word	0x0800631c
 8000d24:	2000001c 	.word	0x2000001c
 8000d28:	20000020 	.word	0x20000020
 8000d2c:	08006454 	.word	0x08006454
 8000d30:	20000000 	.word	0x20000000
 8000d34:	20000240 	.word	0x20000240
 8000d38:	08006344 	.word	0x08006344

08000d3c <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0

	printf("Entered hour set ISR.\n\r");
 8000d42:	4b40      	ldr	r3, [pc, #256]	@ (8000e44 <hourSetISR+0x108>)
 8000d44:	0018      	movs	r0, r3
 8000d46:	f004 fb45 	bl	80053d4 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 8000d4a:	1dfb      	adds	r3, r7, #7
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	701a      	strb	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_SET) {	// If the alarm set button is held down, change user alarm time hour
 8000d50:	4b3d      	ldr	r3, [pc, #244]	@ (8000e48 <hourSetISR+0x10c>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2202      	movs	r2, #2
 8000d56:	0011      	movs	r1, r2
 8000d58:	0018      	movs	r0, r3
 8000d5a:	f001 fd25 	bl	80027a8 <HAL_GPIO_ReadPin>
 8000d5e:	0003      	movs	r3, r0
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d02a      	beq.n	8000dba <hourSetISR+0x7e>

		if(userAlarmTime.Hours >= 12) {
 8000d64:	4b39      	ldr	r3, [pc, #228]	@ (8000e4c <hourSetISR+0x110>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b0b      	cmp	r3, #11
 8000d6a:	d90e      	bls.n	8000d8a <hourSetISR+0x4e>
			userAlarmTime.Hours = 1;
 8000d6c:	4b37      	ldr	r3, [pc, #220]	@ (8000e4c <hourSetISR+0x110>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8000d72:	4b36      	ldr	r3, [pc, #216]	@ (8000e4c <hourSetISR+0x110>)
 8000d74:	78db      	ldrb	r3, [r3, #3]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d103      	bne.n	8000d82 <hourSetISR+0x46>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000d7a:	4b34      	ldr	r3, [pc, #208]	@ (8000e4c <hourSetISR+0x110>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	70da      	strb	r2, [r3, #3]
 8000d80:	e00f      	b.n	8000da2 <hourSetISR+0x66>
			} else {
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000d82:	4b32      	ldr	r3, [pc, #200]	@ (8000e4c <hourSetISR+0x110>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	70da      	strb	r2, [r3, #3]
 8000d88:	e00b      	b.n	8000da2 <hourSetISR+0x66>
			}
		}
		else if(userAlarmTime.Hours < 12) {
 8000d8a:	4b30      	ldr	r3, [pc, #192]	@ (8000e4c <hourSetISR+0x110>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2b0b      	cmp	r3, #11
 8000d90:	d806      	bhi.n	8000da0 <hourSetISR+0x64>
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8000d92:	4b2e      	ldr	r3, [pc, #184]	@ (8000e4c <hourSetISR+0x110>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	3301      	adds	r3, #1
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4b2c      	ldr	r3, [pc, #176]	@ (8000e4c <hourSetISR+0x110>)
 8000d9c:	701a      	strb	r2, [r3, #0]
 8000d9e:	e000      	b.n	8000da2 <hourSetISR+0x66>
		}
		else {
			__NOP();
 8000da0:	46c0      	nop			@ (mov r8, r8)
		}

		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8000da2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e4c <hourSetISR+0x110>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	0019      	movs	r1, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000da8:	4b28      	ldr	r3, [pc, #160]	@ (8000e4c <hourSetISR+0x110>)
 8000daa:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8000dac:	001a      	movs	r2, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000dae:	4b27      	ldr	r3, [pc, #156]	@ (8000e4c <hourSetISR+0x110>)
 8000db0:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8000db2:	4827      	ldr	r0, [pc, #156]	@ (8000e50 <hourSetISR+0x114>)
 8000db4:	f004 fb0e 	bl	80053d4 <iprintf>
 8000db8:	e03d      	b.n	8000e36 <hourSetISR+0xfa>

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 8000dba:	4a26      	ldr	r2, [pc, #152]	@ (8000e54 <hourSetISR+0x118>)
 8000dbc:	4926      	ldr	r1, [pc, #152]	@ (8000e58 <hourSetISR+0x11c>)
 8000dbe:	4b27      	ldr	r3, [pc, #156]	@ (8000e5c <hourSetISR+0x120>)
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f7ff fa35 	bl	8000230 <getRTCTime>
		if(currTime.Hours >= 12) {
 8000dc6:	4b24      	ldr	r3, [pc, #144]	@ (8000e58 <hourSetISR+0x11c>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b0b      	cmp	r3, #11
 8000dcc:	d90e      	bls.n	8000dec <hourSetISR+0xb0>
			currTime.Hours = 1;
 8000dce:	4b22      	ldr	r3, [pc, #136]	@ (8000e58 <hourSetISR+0x11c>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	701a      	strb	r2, [r3, #0]
			if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8000dd4:	4b20      	ldr	r3, [pc, #128]	@ (8000e58 <hourSetISR+0x11c>)
 8000dd6:	78db      	ldrb	r3, [r3, #3]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d103      	bne.n	8000de4 <hourSetISR+0xa8>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8000e58 <hourSetISR+0x11c>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	70da      	strb	r2, [r3, #3]
 8000de2:	e00f      	b.n	8000e04 <hourSetISR+0xc8>
			} else {
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000de4:	4b1c      	ldr	r3, [pc, #112]	@ (8000e58 <hourSetISR+0x11c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	70da      	strb	r2, [r3, #3]
 8000dea:	e00b      	b.n	8000e04 <hourSetISR+0xc8>
			}
		}
		else if(currTime.Hours < 12) {
 8000dec:	4b1a      	ldr	r3, [pc, #104]	@ (8000e58 <hourSetISR+0x11c>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b0b      	cmp	r3, #11
 8000df2:	d806      	bhi.n	8000e02 <hourSetISR+0xc6>
			currTime.Hours = currTime.Hours + 1;
 8000df4:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <hourSetISR+0x11c>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	4b16      	ldr	r3, [pc, #88]	@ (8000e58 <hourSetISR+0x11c>)
 8000dfe:	701a      	strb	r2, [r3, #0]
 8000e00:	e000      	b.n	8000e04 <hourSetISR+0xc8>
		}
		else {
			__NOP();
 8000e02:	46c0      	nop			@ (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8000e04:	4914      	ldr	r1, [pc, #80]	@ (8000e58 <hourSetISR+0x11c>)
 8000e06:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <hourSetISR+0x120>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f002 fd86 	bl	800391c <HAL_RTC_SetTime>

		updateAndDisplayTime();
 8000e10:	f7ff fdb0 	bl	8000974 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8000e14:	4a0f      	ldr	r2, [pc, #60]	@ (8000e54 <hourSetISR+0x118>)
 8000e16:	4910      	ldr	r1, [pc, #64]	@ (8000e58 <hourSetISR+0x11c>)
 8000e18:	4b10      	ldr	r3, [pc, #64]	@ (8000e5c <hourSetISR+0x120>)
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f7ff fa08 	bl	8000230 <getRTCTime>

		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 8000e20:	4b0d      	ldr	r3, [pc, #52]	@ (8000e58 <hourSetISR+0x11c>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	0019      	movs	r1, r3
				currTime.Minutes, currTime.Seconds);
 8000e26:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <hourSetISR+0x11c>)
 8000e28:	785b      	ldrb	r3, [r3, #1]
		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 8000e2a:	001a      	movs	r2, r3
				currTime.Minutes, currTime.Seconds);
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <hourSetISR+0x11c>)
 8000e2e:	789b      	ldrb	r3, [r3, #2]
		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 8000e30:	480b      	ldr	r0, [pc, #44]	@ (8000e60 <hourSetISR+0x124>)
 8000e32:	f004 facf 	bl	80053d4 <iprintf>
	}

	return halRet;
 8000e36:	1dfb      	adds	r3, r7, #7
 8000e38:	781b      	ldrb	r3, [r3, #0]
}
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	b002      	add	sp, #8
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	46c0      	nop			@ (mov r8, r8)
 8000e44:	08006368 	.word	0x08006368
 8000e48:	20000000 	.word	0x20000000
 8000e4c:	20000258 	.word	0x20000258
 8000e50:	08006380 	.word	0x08006380
 8000e54:	20000254 	.word	0x20000254
 8000e58:	20000240 	.word	0x20000240
 8000e5c:	2000017c 	.word	0x2000017c
 8000e60:	080063ac 	.word	0x080063ac

08000e64 <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0

	printf("Entered minute set ISR.\n\r");
 8000e6a:	4b5a      	ldr	r3, [pc, #360]	@ (8000fd4 <minuteSetISR+0x170>)
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	f004 fab1 	bl	80053d4 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 8000e72:	1dfb      	adds	r3, r7, #7
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == !GPIO_PIN_SET) {	// If the alarm set button is held down, change user alarm time hour
 8000e78:	4b57      	ldr	r3, [pc, #348]	@ (8000fd8 <minuteSetISR+0x174>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	0011      	movs	r1, r2
 8000e80:	0018      	movs	r0, r3
 8000e82:	f001 fc91 	bl	80027a8 <HAL_GPIO_ReadPin>
 8000e86:	1e03      	subs	r3, r0, #0
 8000e88:	d145      	bne.n	8000f16 <minuteSetISR+0xb2>

		if(userAlarmTime.Minutes >= 59) {
 8000e8a:	4b54      	ldr	r3, [pc, #336]	@ (8000fdc <minuteSetISR+0x178>)
 8000e8c:	785b      	ldrb	r3, [r3, #1]
 8000e8e:	2b3a      	cmp	r3, #58	@ 0x3a
 8000e90:	d929      	bls.n	8000ee6 <minuteSetISR+0x82>
			userAlarmTime.Minutes = 0;
 8000e92:	4b52      	ldr	r3, [pc, #328]	@ (8000fdc <minuteSetISR+0x178>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	705a      	strb	r2, [r3, #1]
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8000e98:	4b50      	ldr	r3, [pc, #320]	@ (8000fdc <minuteSetISR+0x178>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	b2da      	uxtb	r2, r3
 8000ea0:	4b4e      	ldr	r3, [pc, #312]	@ (8000fdc <minuteSetISR+0x178>)
 8000ea2:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.Hours > 12) {
 8000ea4:	4b4d      	ldr	r3, [pc, #308]	@ (8000fdc <minuteSetISR+0x178>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b0c      	cmp	r3, #12
 8000eaa:	d902      	bls.n	8000eb2 <minuteSetISR+0x4e>
				userAlarmTime.Hours = 1;
 8000eac:	4b4b      	ldr	r3, [pc, #300]	@ (8000fdc <minuteSetISR+0x178>)
 8000eae:	2201      	movs	r2, #1
 8000eb0:	701a      	strb	r2, [r3, #0]
			}
			if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8000eb2:	4b4a      	ldr	r3, [pc, #296]	@ (8000fdc <minuteSetISR+0x178>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	2b0c      	cmp	r3, #12
 8000eb8:	d107      	bne.n	8000eca <minuteSetISR+0x66>
 8000eba:	4b48      	ldr	r3, [pc, #288]	@ (8000fdc <minuteSetISR+0x178>)
 8000ebc:	78db      	ldrb	r3, [r3, #3]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d103      	bne.n	8000eca <minuteSetISR+0x66>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000ec2:	4b46      	ldr	r3, [pc, #280]	@ (8000fdc <minuteSetISR+0x178>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	70da      	strb	r2, [r3, #3]
 8000ec8:	e019      	b.n	8000efe <minuteSetISR+0x9a>
			} else if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 8000eca:	4b44      	ldr	r3, [pc, #272]	@ (8000fdc <minuteSetISR+0x178>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b0c      	cmp	r3, #12
 8000ed0:	d107      	bne.n	8000ee2 <minuteSetISR+0x7e>
 8000ed2:	4b42      	ldr	r3, [pc, #264]	@ (8000fdc <minuteSetISR+0x178>)
 8000ed4:	78db      	ldrb	r3, [r3, #3]
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d103      	bne.n	8000ee2 <minuteSetISR+0x7e>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000eda:	4b40      	ldr	r3, [pc, #256]	@ (8000fdc <minuteSetISR+0x178>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	70da      	strb	r2, [r3, #3]
 8000ee0:	e00d      	b.n	8000efe <minuteSetISR+0x9a>
			}
			else {
				__NOP();
 8000ee2:	46c0      	nop			@ (mov r8, r8)
 8000ee4:	e00b      	b.n	8000efe <minuteSetISR+0x9a>
			}
		}
		else if(userAlarmTime.Minutes < 59) {
 8000ee6:	4b3d      	ldr	r3, [pc, #244]	@ (8000fdc <minuteSetISR+0x178>)
 8000ee8:	785b      	ldrb	r3, [r3, #1]
 8000eea:	2b3a      	cmp	r3, #58	@ 0x3a
 8000eec:	d806      	bhi.n	8000efc <minuteSetISR+0x98>
			userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8000eee:	4b3b      	ldr	r3, [pc, #236]	@ (8000fdc <minuteSetISR+0x178>)
 8000ef0:	785b      	ldrb	r3, [r3, #1]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	b2da      	uxtb	r2, r3
 8000ef6:	4b39      	ldr	r3, [pc, #228]	@ (8000fdc <minuteSetISR+0x178>)
 8000ef8:	705a      	strb	r2, [r3, #1]
 8000efa:	e000      	b.n	8000efe <minuteSetISR+0x9a>
		}
		else {
			__NOP();
 8000efc:	46c0      	nop			@ (mov r8, r8)
		}

		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8000efe:	4b37      	ldr	r3, [pc, #220]	@ (8000fdc <minuteSetISR+0x178>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	0019      	movs	r1, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000f04:	4b35      	ldr	r3, [pc, #212]	@ (8000fdc <minuteSetISR+0x178>)
 8000f06:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8000f08:	001a      	movs	r2, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000f0a:	4b34      	ldr	r3, [pc, #208]	@ (8000fdc <minuteSetISR+0x178>)
 8000f0c:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8000f0e:	4834      	ldr	r0, [pc, #208]	@ (8000fe0 <minuteSetISR+0x17c>)
 8000f10:	f004 fa60 	bl	80053d4 <iprintf>
 8000f14:	e058      	b.n	8000fc8 <minuteSetISR+0x164>

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 8000f16:	4a33      	ldr	r2, [pc, #204]	@ (8000fe4 <minuteSetISR+0x180>)
 8000f18:	4933      	ldr	r1, [pc, #204]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f1a:	4b34      	ldr	r3, [pc, #208]	@ (8000fec <minuteSetISR+0x188>)
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	f7ff f987 	bl	8000230 <getRTCTime>

		if(currTime.Minutes >= 59) {
 8000f22:	4b31      	ldr	r3, [pc, #196]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f24:	785b      	ldrb	r3, [r3, #1]
 8000f26:	2b3a      	cmp	r3, #58	@ 0x3a
 8000f28:	d929      	bls.n	8000f7e <minuteSetISR+0x11a>
			currTime.Minutes = 0;
 8000f2a:	4b2f      	ldr	r3, [pc, #188]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	705a      	strb	r2, [r3, #1]
			currTime.Hours = currTime.Hours + 1;
 8000f30:	4b2d      	ldr	r3, [pc, #180]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	3301      	adds	r3, #1
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	4b2b      	ldr	r3, [pc, #172]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f3a:	701a      	strb	r2, [r3, #0]
			if(currTime.Hours > 12) {
 8000f3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b0c      	cmp	r3, #12
 8000f42:	d902      	bls.n	8000f4a <minuteSetISR+0xe6>
				currTime.Hours = 1;
 8000f44:	4b28      	ldr	r3, [pc, #160]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	701a      	strb	r2, [r3, #0]
			}
			if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8000f4a:	4b27      	ldr	r3, [pc, #156]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b0c      	cmp	r3, #12
 8000f50:	d107      	bne.n	8000f62 <minuteSetISR+0xfe>
 8000f52:	4b25      	ldr	r3, [pc, #148]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f54:	78db      	ldrb	r3, [r3, #3]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d103      	bne.n	8000f62 <minuteSetISR+0xfe>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000f5a:	4b23      	ldr	r3, [pc, #140]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	70da      	strb	r2, [r3, #3]
 8000f60:	e019      	b.n	8000f96 <minuteSetISR+0x132>
			} else if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 8000f62:	4b21      	ldr	r3, [pc, #132]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b0c      	cmp	r3, #12
 8000f68:	d107      	bne.n	8000f7a <minuteSetISR+0x116>
 8000f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f6c:	78db      	ldrb	r3, [r3, #3]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d103      	bne.n	8000f7a <minuteSetISR+0x116>
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000f72:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	70da      	strb	r2, [r3, #3]
 8000f78:	e00d      	b.n	8000f96 <minuteSetISR+0x132>
			}
			else {
				__NOP();
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	e00b      	b.n	8000f96 <minuteSetISR+0x132>
			}
		}
		else if(currTime.Minutes < 59) {
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f80:	785b      	ldrb	r3, [r3, #1]
 8000f82:	2b3a      	cmp	r3, #58	@ 0x3a
 8000f84:	d806      	bhi.n	8000f94 <minuteSetISR+0x130>
			currTime.Minutes = currTime.Minutes + 1;
 8000f86:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f88:	785b      	ldrb	r3, [r3, #1]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4b16      	ldr	r3, [pc, #88]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f90:	705a      	strb	r2, [r3, #1]
 8000f92:	e000      	b.n	8000f96 <minuteSetISR+0x132>
		}
		else {
			__NOP();
 8000f94:	46c0      	nop			@ (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8000f96:	4914      	ldr	r1, [pc, #80]	@ (8000fe8 <minuteSetISR+0x184>)
 8000f98:	4b14      	ldr	r3, [pc, #80]	@ (8000fec <minuteSetISR+0x188>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	f002 fcbd 	bl	800391c <HAL_RTC_SetTime>

		updateAndDisplayTime();
 8000fa2:	f7ff fce7 	bl	8000974 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8000fa6:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe4 <minuteSetISR+0x180>)
 8000fa8:	490f      	ldr	r1, [pc, #60]	@ (8000fe8 <minuteSetISR+0x184>)
 8000faa:	4b10      	ldr	r3, [pc, #64]	@ (8000fec <minuteSetISR+0x188>)
 8000fac:	0018      	movs	r0, r3
 8000fae:	f7ff f93f 	bl	8000230 <getRTCTime>

		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 8000fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe8 <minuteSetISR+0x184>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	0019      	movs	r1, r3
				currTime.Minutes, currTime.Seconds);
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe8 <minuteSetISR+0x184>)
 8000fba:	785b      	ldrb	r3, [r3, #1]
		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 8000fbc:	001a      	movs	r2, r3
				currTime.Minutes, currTime.Seconds);
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <minuteSetISR+0x184>)
 8000fc0:	789b      	ldrb	r3, [r3, #2]
		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 8000fc2:	480b      	ldr	r0, [pc, #44]	@ (8000ff0 <minuteSetISR+0x18c>)
 8000fc4:	f004 fa06 	bl	80053d4 <iprintf>
	}

	return halRet;
 8000fc8:	1dfb      	adds	r3, r7, #7
 8000fca:	781b      	ldrb	r3, [r3, #0]
}
 8000fcc:	0018      	movs	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b002      	add	sp, #8
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	080063dc 	.word	0x080063dc
 8000fd8:	20000000 	.word	0x20000000
 8000fdc:	20000258 	.word	0x20000258
 8000fe0:	080063f8 	.word	0x080063f8
 8000fe4:	20000254 	.word	0x20000254
 8000fe8:	20000240 	.word	0x20000240
 8000fec:	2000017c 	.word	0x2000017c
 8000ff0:	08006424 	.word	0x08006424

08000ff4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff8:	b672      	cpsid	i
}
 8000ffa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ffc:	46c0      	nop			@ (mov r8, r8)
 8000ffe:	e7fd      	b.n	8000ffc <Error_Handler+0x8>

08001000 <sevSeg_Init>:
GPIO_PinState GPIOPinSet[2] = {GPIO_PIN_RESET, GPIO_PIN_SET};


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM) {
 8001000:	b5b0      	push	{r4, r5, r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0
 8001006:	0005      	movs	r5, r0
 8001008:	000c      	movs	r4, r1
 800100a:	0010      	movs	r0, r2
 800100c:	0019      	movs	r1, r3
 800100e:	1dbb      	adds	r3, r7, #6
 8001010:	1c2a      	adds	r2, r5, #0
 8001012:	801a      	strh	r2, [r3, #0]
 8001014:	1d3b      	adds	r3, r7, #4
 8001016:	1c22      	adds	r2, r4, #0
 8001018:	801a      	strh	r2, [r3, #0]
 800101a:	1cbb      	adds	r3, r7, #2
 800101c:	1c02      	adds	r2, r0, #0
 800101e:	801a      	strh	r2, [r3, #0]
 8001020:	003b      	movs	r3, r7
 8001022:	1c0a      	adds	r2, r1, #0
 8001024:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8001026:	4b7a      	ldr	r3, [pc, #488]	@ (8001210 <sevSeg_Init+0x210>)
 8001028:	1dba      	adds	r2, r7, #6
 800102a:	8812      	ldrh	r2, [r2, #0]
 800102c:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 800102e:	4b79      	ldr	r3, [pc, #484]	@ (8001214 <sevSeg_Init+0x214>)
 8001030:	1d3a      	adds	r2, r7, #4
 8001032:	8812      	ldrh	r2, [r2, #0]
 8001034:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8001036:	4b78      	ldr	r3, [pc, #480]	@ (8001218 <sevSeg_Init+0x218>)
 8001038:	1cba      	adds	r2, r7, #2
 800103a:	8812      	ldrh	r2, [r2, #0]
 800103c:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 800103e:	4b77      	ldr	r3, [pc, #476]	@ (800121c <sevSeg_Init+0x21c>)
 8001040:	003a      	movs	r2, r7
 8001042:	8812      	ldrh	r2, [r2, #0]
 8001044:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 8001046:	4a76      	ldr	r2, [pc, #472]	@ (8001220 <sevSeg_Init+0x220>)
 8001048:	2330      	movs	r3, #48	@ 0x30
 800104a:	18fb      	adds	r3, r7, r3
 800104c:	881b      	ldrh	r3, [r3, #0]
 800104e:	8013      	strh	r3, [r2, #0]

	for(int i = 0; i < 5; i++) {
 8001050:	2300      	movs	r3, #0
 8001052:	61fb      	str	r3, [r7, #28]
 8001054:	e00b      	b.n	800106e <sevSeg_Init+0x6e>
		portArray[i] = GPIOPortArray[i];
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800105c:	18d3      	adds	r3, r2, r3
 800105e:	6819      	ldr	r1, [r3, #0]
 8001060:	4b70      	ldr	r3, [pc, #448]	@ (8001224 <sevSeg_Init+0x224>)
 8001062:	69fa      	ldr	r2, [r7, #28]
 8001064:	0092      	lsls	r2, r2, #2
 8001066:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	3301      	adds	r3, #1
 800106c:	61fb      	str	r3, [r7, #28]
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	2b04      	cmp	r3, #4
 8001072:	ddf0      	ble.n	8001056 <sevSeg_Init+0x56>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001074:	4b6b      	ldr	r3, [pc, #428]	@ (8001224 <sevSeg_Init+0x224>)
 8001076:	6918      	ldr	r0, [r3, #16]
 8001078:	4b69      	ldr	r3, [pc, #420]	@ (8001220 <sevSeg_Init+0x220>)
 800107a:	8819      	ldrh	r1, [r3, #0]
 800107c:	4b6a      	ldr	r3, [pc, #424]	@ (8001228 <sevSeg_Init+0x228>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	001a      	movs	r2, r3
 8001082:	f001 fbae 	bl	80027e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001086:	4b67      	ldr	r3, [pc, #412]	@ (8001224 <sevSeg_Init+0x224>)
 8001088:	6918      	ldr	r0, [r3, #16]
 800108a:	4b65      	ldr	r3, [pc, #404]	@ (8001220 <sevSeg_Init+0x220>)
 800108c:	8819      	ldrh	r1, [r3, #0]
 800108e:	4b66      	ldr	r3, [pc, #408]	@ (8001228 <sevSeg_Init+0x228>)
 8001090:	785b      	ldrb	r3, [r3, #1]
 8001092:	001a      	movs	r2, r3
 8001094:	f001 fba5 	bl	80027e2 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001098:	4b62      	ldr	r3, [pc, #392]	@ (8001224 <sevSeg_Init+0x224>)
 800109a:	6898      	ldr	r0, [r3, #8]
 800109c:	4b5e      	ldr	r3, [pc, #376]	@ (8001218 <sevSeg_Init+0x218>)
 800109e:	8819      	ldrh	r1, [r3, #0]
 80010a0:	4b61      	ldr	r3, [pc, #388]	@ (8001228 <sevSeg_Init+0x228>)
 80010a2:	785b      	ldrb	r3, [r3, #1]
 80010a4:	001a      	movs	r2, r3
 80010a6:	f001 fb9c 	bl	80027e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80010aa:	4b5e      	ldr	r3, [pc, #376]	@ (8001224 <sevSeg_Init+0x224>)
 80010ac:	6898      	ldr	r0, [r3, #8]
 80010ae:	4b5a      	ldr	r3, [pc, #360]	@ (8001218 <sevSeg_Init+0x218>)
 80010b0:	8819      	ldrh	r1, [r3, #0]
 80010b2:	4b5d      	ldr	r3, [pc, #372]	@ (8001228 <sevSeg_Init+0x228>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	001a      	movs	r2, r3
 80010b8:	f001 fb93 	bl	80027e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 80010bc:	4b59      	ldr	r3, [pc, #356]	@ (8001224 <sevSeg_Init+0x224>)
 80010be:	68d8      	ldr	r0, [r3, #12]
 80010c0:	4b56      	ldr	r3, [pc, #344]	@ (800121c <sevSeg_Init+0x21c>)
 80010c2:	8819      	ldrh	r1, [r3, #0]
 80010c4:	4b58      	ldr	r3, [pc, #352]	@ (8001228 <sevSeg_Init+0x228>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	001a      	movs	r2, r3
 80010ca:	f001 fb8a 	bl	80027e2 <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(htim_PWM, 50);
 80010ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010d0:	2132      	movs	r1, #50	@ 0x32
 80010d2:	0018      	movs	r0, r3
 80010d4:	f000 f95e 	bl	8001394 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 80010d8:	2308      	movs	r3, #8
 80010da:	18fb      	adds	r3, r7, r3
 80010dc:	4a53      	ldr	r2, [pc, #332]	@ (800122c <sevSeg_Init+0x22c>)
 80010de:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
 80010e4:	e038      	b.n	8001158 <sevSeg_Init+0x158>

		sendByte = hofSymb[i];
 80010e6:	231b      	movs	r3, #27
 80010e8:	18fb      	adds	r3, r7, r3
 80010ea:	2208      	movs	r2, #8
 80010ec:	18b9      	adds	r1, r7, r2
 80010ee:	697a      	ldr	r2, [r7, #20]
 80010f0:	188a      	adds	r2, r1, r2
 80010f2:	7812      	ldrb	r2, [r2, #0]
 80010f4:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	e027      	b.n	800114c <sevSeg_Init+0x14c>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 80010fc:	4b49      	ldr	r3, [pc, #292]	@ (8001224 <sevSeg_Init+0x224>)
 80010fe:	6818      	ldr	r0, [r3, #0]
 8001100:	4b43      	ldr	r3, [pc, #268]	@ (8001210 <sevSeg_Init+0x210>)
 8001102:	8819      	ldrh	r1, [r3, #0]
 8001104:	241b      	movs	r4, #27
 8001106:	193b      	adds	r3, r7, r4
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2201      	movs	r2, #1
 800110c:	4013      	ands	r3, r2
 800110e:	4a46      	ldr	r2, [pc, #280]	@ (8001228 <sevSeg_Init+0x228>)
 8001110:	5cd3      	ldrb	r3, [r2, r3]
 8001112:	001a      	movs	r2, r3
 8001114:	f001 fb65 	bl	80027e2 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001118:	4b42      	ldr	r3, [pc, #264]	@ (8001224 <sevSeg_Init+0x224>)
 800111a:	6858      	ldr	r0, [r3, #4]
 800111c:	4b3d      	ldr	r3, [pc, #244]	@ (8001214 <sevSeg_Init+0x214>)
 800111e:	8819      	ldrh	r1, [r3, #0]
 8001120:	4b41      	ldr	r3, [pc, #260]	@ (8001228 <sevSeg_Init+0x228>)
 8001122:	785b      	ldrb	r3, [r3, #1]
 8001124:	001a      	movs	r2, r3
 8001126:	f001 fb5c 	bl	80027e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 800112a:	4b3e      	ldr	r3, [pc, #248]	@ (8001224 <sevSeg_Init+0x224>)
 800112c:	6858      	ldr	r0, [r3, #4]
 800112e:	4b39      	ldr	r3, [pc, #228]	@ (8001214 <sevSeg_Init+0x214>)
 8001130:	8819      	ldrh	r1, [r3, #0]
 8001132:	4b3d      	ldr	r3, [pc, #244]	@ (8001228 <sevSeg_Init+0x228>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	001a      	movs	r2, r3
 8001138:	f001 fb53 	bl	80027e2 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 800113c:	193b      	adds	r3, r7, r4
 800113e:	193a      	adds	r2, r7, r4
 8001140:	7812      	ldrb	r2, [r2, #0]
 8001142:	0852      	lsrs	r2, r2, #1
 8001144:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	3301      	adds	r3, #1
 800114a:	613b      	str	r3, [r7, #16]
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	2b07      	cmp	r3, #7
 8001150:	ddd4      	ble.n	80010fc <sevSeg_Init+0xfc>
	for(int i = 0; i <= 3; i++) {
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	3301      	adds	r3, #1
 8001156:	617b      	str	r3, [r7, #20]
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	2b03      	cmp	r3, #3
 800115c:	ddc3      	ble.n	80010e6 <sevSeg_Init+0xe6>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 800115e:	4b31      	ldr	r3, [pc, #196]	@ (8001224 <sevSeg_Init+0x224>)
 8001160:	6898      	ldr	r0, [r3, #8]
 8001162:	4b2d      	ldr	r3, [pc, #180]	@ (8001218 <sevSeg_Init+0x218>)
 8001164:	8819      	ldrh	r1, [r3, #0]
 8001166:	4b30      	ldr	r3, [pc, #192]	@ (8001228 <sevSeg_Init+0x228>)
 8001168:	785b      	ldrb	r3, [r3, #1]
 800116a:	001a      	movs	r2, r3
 800116c:	f001 fb39 	bl	80027e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001170:	4b2c      	ldr	r3, [pc, #176]	@ (8001224 <sevSeg_Init+0x224>)
 8001172:	6898      	ldr	r0, [r3, #8]
 8001174:	4b28      	ldr	r3, [pc, #160]	@ (8001218 <sevSeg_Init+0x218>)
 8001176:	8819      	ldrh	r1, [r3, #0]
 8001178:	4b2b      	ldr	r3, [pc, #172]	@ (8001228 <sevSeg_Init+0x228>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	001a      	movs	r2, r3
 800117e:	f001 fb30 	bl	80027e2 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8001182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001184:	0018      	movs	r0, r3
 8001186:	f003 f911 	bl	80043ac <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 800118a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800118c:	0018      	movs	r0, r3
 800118e:	f003 f8c1 	bl	8004314 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8001192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001198:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 2)){ timerVal = __HAL_TIM_GET_COUNTER(htim); }
 800119a:	e003      	b.n	80011a4 <sevSeg_Init+0x1a4>
 800119c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	1ad2      	subs	r2, r2, r3
 80011ae:	2380      	movs	r3, #128	@ 0x80
 80011b0:	021b      	lsls	r3, r3, #8
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d3f2      	bcc.n	800119c <sevSeg_Init+0x19c>

	HAL_TIM_Base_Stop(htim);
 80011b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011b8:	0018      	movs	r0, r3
 80011ba:	f003 f8f7 	bl	80043ac <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 80011be:	4b19      	ldr	r3, [pc, #100]	@ (8001224 <sevSeg_Init+0x224>)
 80011c0:	6918      	ldr	r0, [r3, #16]
 80011c2:	4b17      	ldr	r3, [pc, #92]	@ (8001220 <sevSeg_Init+0x220>)
 80011c4:	8819      	ldrh	r1, [r3, #0]
 80011c6:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <sevSeg_Init+0x228>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	001a      	movs	r2, r3
 80011cc:	f001 fb09 	bl	80027e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 80011d0:	4b14      	ldr	r3, [pc, #80]	@ (8001224 <sevSeg_Init+0x224>)
 80011d2:	6918      	ldr	r0, [r3, #16]
 80011d4:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <sevSeg_Init+0x220>)
 80011d6:	8819      	ldrh	r1, [r3, #0]
 80011d8:	4b13      	ldr	r3, [pc, #76]	@ (8001228 <sevSeg_Init+0x228>)
 80011da:	785b      	ldrb	r3, [r3, #1]
 80011dc:	001a      	movs	r2, r3
 80011de:	f001 fb00 	bl	80027e2 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <sevSeg_Init+0x224>)
 80011e4:	6898      	ldr	r0, [r3, #8]
 80011e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001218 <sevSeg_Init+0x218>)
 80011e8:	8819      	ldrh	r1, [r3, #0]
 80011ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001228 <sevSeg_Init+0x228>)
 80011ec:	785b      	ldrb	r3, [r3, #1]
 80011ee:	001a      	movs	r2, r3
 80011f0:	f001 faf7 	bl	80027e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80011f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <sevSeg_Init+0x224>)
 80011f6:	6898      	ldr	r0, [r3, #8]
 80011f8:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <sevSeg_Init+0x218>)
 80011fa:	8819      	ldrh	r1, [r3, #0]
 80011fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001228 <sevSeg_Init+0x228>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	001a      	movs	r2, r3
 8001202:	f001 faee 	bl	80027e2 <HAL_GPIO_WritePin>

}
 8001206:	46c0      	nop			@ (mov r8, r8)
 8001208:	46bd      	mov	sp, r7
 800120a:	b008      	add	sp, #32
 800120c:	bdb0      	pop	{r4, r5, r7, pc}
 800120e:	46c0      	nop			@ (mov r8, r8)
 8001210:	2000026c 	.word	0x2000026c
 8001214:	2000026e 	.word	0x2000026e
 8001218:	20000270 	.word	0x20000270
 800121c:	20000272 	.word	0x20000272
 8001220:	20000274 	.word	0x20000274
 8001224:	20000024 	.word	0x20000024
 8001228:	20000038 	.word	0x20000038
 800122c:	471d3700 	.word	0x471d3700

08001230 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b087      	sub	sp, #28
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	210a      	movs	r1, #10
 800123e:	0018      	movs	r0, r3
 8001240:	f7fe ff6a 	bl	8000118 <__udivsi3>
 8001244:	0003      	movs	r3, r0
 8001246:	b2da      	uxtb	r2, r3
 8001248:	2408      	movs	r4, #8
 800124a:	193b      	adds	r3, r7, r4
 800124c:	701a      	strb	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	210a      	movs	r1, #10
 8001254:	0018      	movs	r0, r3
 8001256:	f7fe ffe5 	bl	8000224 <__aeabi_uidivmod>
 800125a:	000b      	movs	r3, r1
 800125c:	b2da      	uxtb	r2, r3
 800125e:	193b      	adds	r3, r7, r4
 8001260:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001266:	210a      	movs	r1, #10
 8001268:	0018      	movs	r0, r3
 800126a:	f7fe ff55 	bl	8000118 <__udivsi3>
 800126e:	0003      	movs	r3, r0
 8001270:	b2da      	uxtb	r2, r3
 8001272:	193b      	adds	r3, r7, r4
 8001274:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 800127a:	210a      	movs	r1, #10
 800127c:	0018      	movs	r0, r3
 800127e:	f7fe ffd1 	bl	8000224 <__aeabi_uidivmod>
 8001282:	000b      	movs	r3, r1
 8001284:	b2da      	uxtb	r2, r3
 8001286:	193b      	adds	r3, r7, r4
 8001288:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 800128a:	2116      	movs	r1, #22
 800128c:	187b      	adds	r3, r7, r1
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	78db      	ldrb	r3, [r3, #3]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d102      	bne.n	80012a0 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 800129a:	187b      	adds	r3, r7, r1
 800129c:	2202      	movs	r2, #2
 800129e:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 80012a0:	2300      	movs	r3, #0
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	e04f      	b.n	8001346 <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 80012a6:	2308      	movs	r3, #8
 80012a8:	18fa      	adds	r2, r7, r3
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	18d3      	adds	r3, r2, r3
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	0019      	movs	r1, r3
 80012b2:	2417      	movs	r4, #23
 80012b4:	193b      	adds	r3, r7, r4
 80012b6:	4a30      	ldr	r2, [pc, #192]	@ (8001378 <sevSeg_updateDigits+0x148>)
 80012b8:	5c52      	ldrb	r2, [r2, r1]
 80012ba:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d110      	bne.n	80012e4 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	210a      	movs	r1, #10
 80012c8:	0018      	movs	r0, r3
 80012ca:	f7fe ff25 	bl	8000118 <__udivsi3>
 80012ce:	0003      	movs	r3, r0
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	001a      	movs	r2, r3
 80012d4:	2316      	movs	r3, #22
 80012d6:	18fb      	adds	r3, r7, r3
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	18d2      	adds	r2, r2, r3
 80012dc:	193b      	adds	r3, r7, r4
 80012de:	4927      	ldr	r1, [pc, #156]	@ (800137c <sevSeg_updateDigits+0x14c>)
 80012e0:	5c8a      	ldrb	r2, [r1, r2]
 80012e2:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	e027      	b.n	800133a <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 80012ea:	4b25      	ldr	r3, [pc, #148]	@ (8001380 <sevSeg_updateDigits+0x150>)
 80012ec:	6818      	ldr	r0, [r3, #0]
 80012ee:	4b25      	ldr	r3, [pc, #148]	@ (8001384 <sevSeg_updateDigits+0x154>)
 80012f0:	8819      	ldrh	r1, [r3, #0]
 80012f2:	2417      	movs	r4, #23
 80012f4:	193b      	adds	r3, r7, r4
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2201      	movs	r2, #1
 80012fa:	4013      	ands	r3, r2
 80012fc:	4a22      	ldr	r2, [pc, #136]	@ (8001388 <sevSeg_updateDigits+0x158>)
 80012fe:	5cd3      	ldrb	r3, [r2, r3]
 8001300:	001a      	movs	r2, r3
 8001302:	f001 fa6e 	bl	80027e2 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001306:	4b1e      	ldr	r3, [pc, #120]	@ (8001380 <sevSeg_updateDigits+0x150>)
 8001308:	6858      	ldr	r0, [r3, #4]
 800130a:	4b20      	ldr	r3, [pc, #128]	@ (800138c <sevSeg_updateDigits+0x15c>)
 800130c:	8819      	ldrh	r1, [r3, #0]
 800130e:	4b1e      	ldr	r3, [pc, #120]	@ (8001388 <sevSeg_updateDigits+0x158>)
 8001310:	785b      	ldrb	r3, [r3, #1]
 8001312:	001a      	movs	r2, r3
 8001314:	f001 fa65 	bl	80027e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001318:	4b19      	ldr	r3, [pc, #100]	@ (8001380 <sevSeg_updateDigits+0x150>)
 800131a:	6858      	ldr	r0, [r3, #4]
 800131c:	4b1b      	ldr	r3, [pc, #108]	@ (800138c <sevSeg_updateDigits+0x15c>)
 800131e:	8819      	ldrh	r1, [r3, #0]
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <sevSeg_updateDigits+0x158>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	001a      	movs	r2, r3
 8001326:	f001 fa5c 	bl	80027e2 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 800132a:	193b      	adds	r3, r7, r4
 800132c:	193a      	adds	r2, r7, r4
 800132e:	7812      	ldrb	r2, [r2, #0]
 8001330:	0852      	lsrs	r2, r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	3301      	adds	r3, #1
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	2b07      	cmp	r3, #7
 800133e:	ddd4      	ble.n	80012ea <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	3301      	adds	r3, #1
 8001344:	613b      	str	r3, [r7, #16]
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	2b03      	cmp	r3, #3
 800134a:	ddac      	ble.n	80012a6 <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 800134c:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <sevSeg_updateDigits+0x150>)
 800134e:	6898      	ldr	r0, [r3, #8]
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <sevSeg_updateDigits+0x160>)
 8001352:	8819      	ldrh	r1, [r3, #0]
 8001354:	4b0c      	ldr	r3, [pc, #48]	@ (8001388 <sevSeg_updateDigits+0x158>)
 8001356:	785b      	ldrb	r3, [r3, #1]
 8001358:	001a      	movs	r2, r3
 800135a:	f001 fa42 	bl	80027e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800135e:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <sevSeg_updateDigits+0x150>)
 8001360:	6898      	ldr	r0, [r3, #8]
 8001362:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <sevSeg_updateDigits+0x160>)
 8001364:	8819      	ldrh	r1, [r3, #0]
 8001366:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <sevSeg_updateDigits+0x158>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	001a      	movs	r2, r3
 800136c:	f001 fa39 	bl	80027e2 <HAL_GPIO_WritePin>

	return;
 8001370:	46c0      	nop			@ (mov r8, r8)

}
 8001372:	46bd      	mov	sp, r7
 8001374:	b007      	add	sp, #28
 8001376:	bd90      	pop	{r4, r7, pc}
 8001378:	0800645c 	.word	0x0800645c
 800137c:	08006468 	.word	0x08006468
 8001380:	20000024 	.word	0x20000024
 8001384:	2000026c 	.word	0x2000026c
 8001388:	20000038 	.word	0x20000038
 800138c:	2000026e 	.word	0x2000026e
 8001390:	20000270 	.word	0x20000270

08001394 <sevSeg_setIntensity>:

void sevSeg_setIntensity(TIM_HandleTypeDef *htim_PWM, uint16_t dutyCycle) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	000a      	movs	r2, r1
 800139e:	1cbb      	adds	r3, r7, #2
 80013a0:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(htim_PWM, TIM_CHANNEL_3, dutyCycle);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	1cba      	adds	r2, r7, #2
 80013a8:	8812      	ldrh	r2, [r2, #0]
 80013aa:	63da      	str	r2, [r3, #60]	@ 0x3c
	HAL_TIM_PWM_Start(htim_PWM, TIM_CHANNEL_3);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2108      	movs	r1, #8
 80013b0:	0018      	movs	r0, r3
 80013b2:	f003 f879 	bl	80044a8 <HAL_TIM_PWM_Start>

}
 80013b6:	46c0      	nop			@ (mov r8, r8)
 80013b8:	46bd      	mov	sp, r7
 80013ba:	b002      	add	sp, #8
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001404 <HAL_MspInit+0x44>)
 80013c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001404 <HAL_MspInit+0x44>)
 80013cc:	2101      	movs	r1, #1
 80013ce:	430a      	orrs	r2, r1
 80013d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80013d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <HAL_MspInit+0x44>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	2201      	movs	r2, #1
 80013d8:	4013      	ands	r3, r2
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013de:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <HAL_MspInit+0x44>)
 80013e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013e2:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <HAL_MspInit+0x44>)
 80013e4:	2180      	movs	r1, #128	@ 0x80
 80013e6:	0549      	lsls	r1, r1, #21
 80013e8:	430a      	orrs	r2, r1
 80013ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013ec:	4b05      	ldr	r3, [pc, #20]	@ (8001404 <HAL_MspInit+0x44>)
 80013ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013f0:	2380      	movs	r3, #128	@ 0x80
 80013f2:	055b      	lsls	r3, r3, #21
 80013f4:	4013      	ands	r3, r2
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fa:	46c0      	nop			@ (mov r8, r8)
 80013fc:	46bd      	mov	sp, r7
 80013fe:	b002      	add	sp, #8
 8001400:	bd80      	pop	{r7, pc}
 8001402:	46c0      	nop			@ (mov r8, r8)
 8001404:	40021000 	.word	0x40021000

08001408 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b08b      	sub	sp, #44	@ 0x2c
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	2414      	movs	r4, #20
 8001412:	193b      	adds	r3, r7, r4
 8001414:	0018      	movs	r0, r3
 8001416:	2314      	movs	r3, #20
 8001418:	001a      	movs	r2, r3
 800141a:	2100      	movs	r1, #0
 800141c:	f004 f836 	bl	800548c <memset>
  if(hadc->Instance==ADC1)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a18      	ldr	r2, [pc, #96]	@ (8001488 <HAL_ADC_MspInit+0x80>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d129      	bne.n	800147e <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800142a:	4b18      	ldr	r3, [pc, #96]	@ (800148c <HAL_ADC_MspInit+0x84>)
 800142c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800142e:	4b17      	ldr	r3, [pc, #92]	@ (800148c <HAL_ADC_MspInit+0x84>)
 8001430:	2180      	movs	r1, #128	@ 0x80
 8001432:	0349      	lsls	r1, r1, #13
 8001434:	430a      	orrs	r2, r1
 8001436:	641a      	str	r2, [r3, #64]	@ 0x40
 8001438:	4b14      	ldr	r3, [pc, #80]	@ (800148c <HAL_ADC_MspInit+0x84>)
 800143a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800143c:	2380      	movs	r3, #128	@ 0x80
 800143e:	035b      	lsls	r3, r3, #13
 8001440:	4013      	ands	r3, r2
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	4b11      	ldr	r3, [pc, #68]	@ (800148c <HAL_ADC_MspInit+0x84>)
 8001448:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800144a:	4b10      	ldr	r3, [pc, #64]	@ (800148c <HAL_ADC_MspInit+0x84>)
 800144c:	2101      	movs	r1, #1
 800144e:	430a      	orrs	r2, r1
 8001450:	635a      	str	r2, [r3, #52]	@ 0x34
 8001452:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <HAL_ADC_MspInit+0x84>)
 8001454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001456:	2201      	movs	r2, #1
 8001458:	4013      	ands	r3, r2
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800145e:	193b      	adds	r3, r7, r4
 8001460:	2204      	movs	r2, #4
 8001462:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001464:	193b      	adds	r3, r7, r4
 8001466:	2203      	movs	r2, #3
 8001468:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	193b      	adds	r3, r7, r4
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	193a      	adds	r2, r7, r4
 8001472:	23a0      	movs	r3, #160	@ 0xa0
 8001474:	05db      	lsls	r3, r3, #23
 8001476:	0011      	movs	r1, r2
 8001478:	0018      	movs	r0, r3
 800147a:	f001 f831 	bl	80024e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800147e:	46c0      	nop			@ (mov r8, r8)
 8001480:	46bd      	mov	sp, r7
 8001482:	b00b      	add	sp, #44	@ 0x2c
 8001484:	bd90      	pop	{r4, r7, pc}
 8001486:	46c0      	nop			@ (mov r8, r8)
 8001488:	40012400 	.word	0x40012400
 800148c:	40021000 	.word	0x40021000

08001490 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b095      	sub	sp, #84	@ 0x54
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	233c      	movs	r3, #60	@ 0x3c
 800149a:	18fb      	adds	r3, r7, r3
 800149c:	0018      	movs	r0, r3
 800149e:	2314      	movs	r3, #20
 80014a0:	001a      	movs	r2, r3
 80014a2:	2100      	movs	r1, #0
 80014a4:	f003 fff2 	bl	800548c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a8:	2414      	movs	r4, #20
 80014aa:	193b      	adds	r3, r7, r4
 80014ac:	0018      	movs	r0, r3
 80014ae:	2328      	movs	r3, #40	@ 0x28
 80014b0:	001a      	movs	r2, r3
 80014b2:	2100      	movs	r1, #0
 80014b4:	f003 ffea 	bl	800548c <memset>
  if(hi2c->Instance==I2C1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a22      	ldr	r2, [pc, #136]	@ (8001548 <HAL_I2C_MspInit+0xb8>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d13d      	bne.n	800153e <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014c2:	193b      	adds	r3, r7, r4
 80014c4:	2220      	movs	r2, #32
 80014c6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014c8:	193b      	adds	r3, r7, r4
 80014ca:	2200      	movs	r2, #0
 80014cc:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ce:	193b      	adds	r3, r7, r4
 80014d0:	0018      	movs	r0, r3
 80014d2:	f002 f807 	bl	80034e4 <HAL_RCCEx_PeriphCLKConfig>
 80014d6:	1e03      	subs	r3, r0, #0
 80014d8:	d001      	beq.n	80014de <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80014da:	f7ff fd8b 	bl	8000ff4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014de:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <HAL_I2C_MspInit+0xbc>)
 80014e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014e2:	4b1a      	ldr	r3, [pc, #104]	@ (800154c <HAL_I2C_MspInit+0xbc>)
 80014e4:	2102      	movs	r1, #2
 80014e6:	430a      	orrs	r2, r1
 80014e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80014ea:	4b18      	ldr	r3, [pc, #96]	@ (800154c <HAL_I2C_MspInit+0xbc>)
 80014ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014ee:	2202      	movs	r2, #2
 80014f0:	4013      	ands	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014f6:	213c      	movs	r1, #60	@ 0x3c
 80014f8:	187b      	adds	r3, r7, r1
 80014fa:	22c0      	movs	r2, #192	@ 0xc0
 80014fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014fe:	187b      	adds	r3, r7, r1
 8001500:	2212      	movs	r2, #18
 8001502:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	187b      	adds	r3, r7, r1
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	187b      	adds	r3, r7, r1
 800150c:	2200      	movs	r2, #0
 800150e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001510:	187b      	adds	r3, r7, r1
 8001512:	2206      	movs	r2, #6
 8001514:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001516:	187b      	adds	r3, r7, r1
 8001518:	4a0d      	ldr	r2, [pc, #52]	@ (8001550 <HAL_I2C_MspInit+0xc0>)
 800151a:	0019      	movs	r1, r3
 800151c:	0010      	movs	r0, r2
 800151e:	f000 ffdf 	bl	80024e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001522:	4b0a      	ldr	r3, [pc, #40]	@ (800154c <HAL_I2C_MspInit+0xbc>)
 8001524:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <HAL_I2C_MspInit+0xbc>)
 8001528:	2180      	movs	r1, #128	@ 0x80
 800152a:	0389      	lsls	r1, r1, #14
 800152c:	430a      	orrs	r2, r1
 800152e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001530:	4b06      	ldr	r3, [pc, #24]	@ (800154c <HAL_I2C_MspInit+0xbc>)
 8001532:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001534:	2380      	movs	r3, #128	@ 0x80
 8001536:	039b      	lsls	r3, r3, #14
 8001538:	4013      	ands	r3, r2
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	46bd      	mov	sp, r7
 8001542:	b015      	add	sp, #84	@ 0x54
 8001544:	bd90      	pop	{r4, r7, pc}
 8001546:	46c0      	nop			@ (mov r8, r8)
 8001548:	40005400 	.word	0x40005400
 800154c:	40021000 	.word	0x40021000
 8001550:	50000400 	.word	0x50000400

08001554 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b08f      	sub	sp, #60	@ 0x3c
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800155c:	2410      	movs	r4, #16
 800155e:	193b      	adds	r3, r7, r4
 8001560:	0018      	movs	r0, r3
 8001562:	2328      	movs	r3, #40	@ 0x28
 8001564:	001a      	movs	r2, r3
 8001566:	2100      	movs	r1, #0
 8001568:	f003 ff90 	bl	800548c <memset>
  if(hrtc->Instance==RTC)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a19      	ldr	r2, [pc, #100]	@ (80015d8 <HAL_RTC_MspInit+0x84>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d12c      	bne.n	80015d0 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001576:	193b      	adds	r3, r7, r4
 8001578:	2280      	movs	r2, #128	@ 0x80
 800157a:	0292      	lsls	r2, r2, #10
 800157c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800157e:	193b      	adds	r3, r7, r4
 8001580:	2280      	movs	r2, #128	@ 0x80
 8001582:	0052      	lsls	r2, r2, #1
 8001584:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001586:	193b      	adds	r3, r7, r4
 8001588:	0018      	movs	r0, r3
 800158a:	f001 ffab 	bl	80034e4 <HAL_RCCEx_PeriphCLKConfig>
 800158e:	1e03      	subs	r3, r0, #0
 8001590:	d001      	beq.n	8001596 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001592:	f7ff fd2f 	bl	8000ff4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001596:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <HAL_RTC_MspInit+0x88>)
 8001598:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800159a:	4b10      	ldr	r3, [pc, #64]	@ (80015dc <HAL_RTC_MspInit+0x88>)
 800159c:	2180      	movs	r1, #128	@ 0x80
 800159e:	0209      	lsls	r1, r1, #8
 80015a0:	430a      	orrs	r2, r1
 80015a2:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80015a4:	4b0d      	ldr	r3, [pc, #52]	@ (80015dc <HAL_RTC_MspInit+0x88>)
 80015a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015a8:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <HAL_RTC_MspInit+0x88>)
 80015aa:	2180      	movs	r1, #128	@ 0x80
 80015ac:	00c9      	lsls	r1, r1, #3
 80015ae:	430a      	orrs	r2, r1
 80015b0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015b2:	4b0a      	ldr	r3, [pc, #40]	@ (80015dc <HAL_RTC_MspInit+0x88>)
 80015b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015b6:	2380      	movs	r3, #128	@ 0x80
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	4013      	ands	r3, r2
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 80015c0:	2200      	movs	r2, #0
 80015c2:	2100      	movs	r1, #0
 80015c4:	2002      	movs	r0, #2
 80015c6:	f000 ff59 	bl	800247c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 80015ca:	2002      	movs	r0, #2
 80015cc:	f000 ff6b 	bl	80024a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80015d0:	46c0      	nop			@ (mov r8, r8)
 80015d2:	46bd      	mov	sp, r7
 80015d4:	b00f      	add	sp, #60	@ 0x3c
 80015d6:	bd90      	pop	{r4, r7, pc}
 80015d8:	40002800 	.word	0x40002800
 80015dc:	40021000 	.word	0x40021000

080015e0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	2380      	movs	r3, #128	@ 0x80
 80015ee:	05db      	lsls	r3, r3, #23
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d10b      	bne.n	800160c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015f4:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <HAL_TIM_PWM_MspInit+0x34>)
 80015f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015f8:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <HAL_TIM_PWM_MspInit+0x34>)
 80015fa:	2101      	movs	r1, #1
 80015fc:	430a      	orrs	r2, r1
 80015fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001600:	4b04      	ldr	r3, [pc, #16]	@ (8001614 <HAL_TIM_PWM_MspInit+0x34>)
 8001602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001604:	2201      	movs	r2, #1
 8001606:	4013      	ands	r3, r2
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800160c:	46c0      	nop			@ (mov r8, r8)
 800160e:	46bd      	mov	sp, r7
 8001610:	b004      	add	sp, #16
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40021000 	.word	0x40021000

08001618 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a0e      	ldr	r2, [pc, #56]	@ (8001660 <HAL_TIM_Base_MspInit+0x48>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d115      	bne.n	8001656 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800162a:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <HAL_TIM_Base_MspInit+0x4c>)
 800162c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800162e:	4b0d      	ldr	r3, [pc, #52]	@ (8001664 <HAL_TIM_Base_MspInit+0x4c>)
 8001630:	2180      	movs	r1, #128	@ 0x80
 8001632:	0209      	lsls	r1, r1, #8
 8001634:	430a      	orrs	r2, r1
 8001636:	641a      	str	r2, [r3, #64]	@ 0x40
 8001638:	4b0a      	ldr	r3, [pc, #40]	@ (8001664 <HAL_TIM_Base_MspInit+0x4c>)
 800163a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800163c:	2380      	movs	r3, #128	@ 0x80
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	4013      	ands	r3, r2
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001646:	2200      	movs	r2, #0
 8001648:	2100      	movs	r1, #0
 800164a:	2013      	movs	r0, #19
 800164c:	f000 ff16 	bl	800247c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001650:	2013      	movs	r0, #19
 8001652:	f000 ff28 	bl	80024a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001656:	46c0      	nop			@ (mov r8, r8)
 8001658:	46bd      	mov	sp, r7
 800165a:	b004      	add	sp, #16
 800165c:	bd80      	pop	{r7, pc}
 800165e:	46c0      	nop			@ (mov r8, r8)
 8001660:	40002000 	.word	0x40002000
 8001664:	40021000 	.word	0x40021000

08001668 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001668:	b590      	push	{r4, r7, lr}
 800166a:	b089      	sub	sp, #36	@ 0x24
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001670:	240c      	movs	r4, #12
 8001672:	193b      	adds	r3, r7, r4
 8001674:	0018      	movs	r0, r3
 8001676:	2314      	movs	r3, #20
 8001678:	001a      	movs	r2, r3
 800167a:	2100      	movs	r1, #0
 800167c:	f003 ff06 	bl	800548c <memset>
  if(htim->Instance==TIM2)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	2380      	movs	r3, #128	@ 0x80
 8001686:	05db      	lsls	r3, r3, #23
 8001688:	429a      	cmp	r2, r3
 800168a:	d121      	bne.n	80016d0 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800168c:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <HAL_TIM_MspPostInit+0x70>)
 800168e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001690:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <HAL_TIM_MspPostInit+0x70>)
 8001692:	2104      	movs	r1, #4
 8001694:	430a      	orrs	r2, r1
 8001696:	635a      	str	r2, [r3, #52]	@ 0x34
 8001698:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <HAL_TIM_MspPostInit+0x70>)
 800169a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800169c:	2204      	movs	r2, #4
 800169e:	4013      	ands	r3, r2
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 80016a4:	0021      	movs	r1, r4
 80016a6:	187b      	adds	r3, r7, r1
 80016a8:	2240      	movs	r2, #64	@ 0x40
 80016aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ac:	187b      	adds	r3, r7, r1
 80016ae:	2202      	movs	r2, #2
 80016b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	187b      	adds	r3, r7, r1
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	187b      	adds	r3, r7, r1
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80016be:	187b      	adds	r3, r7, r1
 80016c0:	2202      	movs	r2, #2
 80016c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 80016c4:	187b      	adds	r3, r7, r1
 80016c6:	4a05      	ldr	r2, [pc, #20]	@ (80016dc <HAL_TIM_MspPostInit+0x74>)
 80016c8:	0019      	movs	r1, r3
 80016ca:	0010      	movs	r0, r2
 80016cc:	f000 ff08 	bl	80024e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80016d0:	46c0      	nop			@ (mov r8, r8)
 80016d2:	46bd      	mov	sp, r7
 80016d4:	b009      	add	sp, #36	@ 0x24
 80016d6:	bd90      	pop	{r4, r7, pc}
 80016d8:	40021000 	.word	0x40021000
 80016dc:	50000800 	.word	0x50000800

080016e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016e4:	46c0      	nop			@ (mov r8, r8)
 80016e6:	e7fd      	b.n	80016e4 <NMI_Handler+0x4>

080016e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ec:	46c0      	nop			@ (mov r8, r8)
 80016ee:	e7fd      	b.n	80016ec <HardFault_Handler+0x4>

080016f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80016f4:	46c0      	nop			@ (mov r8, r8)
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016fe:	46c0      	nop			@ (mov r8, r8)
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001708:	f000 f972 	bl	80019f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800170c:	46c0      	nop			@ (mov r8, r8)
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
	...

08001714 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001718:	4b03      	ldr	r3, [pc, #12]	@ (8001728 <RTC_TAMP_IRQHandler+0x14>)
 800171a:	0018      	movs	r0, r3
 800171c:	f002 fc22 	bl	8003f64 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8001720:	46c0      	nop			@ (mov r8, r8)
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	46c0      	nop			@ (mov r8, r8)
 8001728:	2000017c 	.word	0x2000017c

0800172c <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 8001730:	2001      	movs	r0, #1
 8001732:	f001 f873 	bl	800281c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 8001736:	2002      	movs	r0, #2
 8001738:	f001 f870 	bl	800281c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800173c:	46c0      	nop			@ (mov r8, r8)
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 8001746:	2004      	movs	r0, #4
 8001748:	f001 f868 	bl	800281c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 800174c:	2008      	movs	r0, #8
 800174e:	f001 f865 	bl	800281c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001752:	46c0      	nop			@ (mov r8, r8)
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 800175c:	2380      	movs	r3, #128	@ 0x80
 800175e:	021b      	lsls	r3, r3, #8
 8001760:	0018      	movs	r0, r3
 8001762:	f001 f85b 	bl	800281c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001766:	46c0      	nop			@ (mov r8, r8)
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001770:	4b03      	ldr	r3, [pc, #12]	@ (8001780 <TIM14_IRQHandler+0x14>)
 8001772:	0018      	movs	r0, r3
 8001774:	f002 ff76 	bl	8004664 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001778:	46c0      	nop			@ (mov r8, r8)
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	46c0      	nop			@ (mov r8, r8)
 8001780:	200001f4 	.word	0x200001f4

08001784 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	e00a      	b.n	80017ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001796:	e000      	b.n	800179a <_read+0x16>
 8001798:	bf00      	nop
 800179a:	0001      	movs	r1, r0
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	1c5a      	adds	r2, r3, #1
 80017a0:	60ba      	str	r2, [r7, #8]
 80017a2:	b2ca      	uxtb	r2, r1
 80017a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	3301      	adds	r3, #1
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	dbf0      	blt.n	8001796 <_read+0x12>
  }

  return len;
 80017b4:	687b      	ldr	r3, [r7, #4]
}
 80017b6:	0018      	movs	r0, r3
 80017b8:	46bd      	mov	sp, r7
 80017ba:	b006      	add	sp, #24
 80017bc:	bd80      	pop	{r7, pc}

080017be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b086      	sub	sp, #24
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	60f8      	str	r0, [r7, #12]
 80017c6:	60b9      	str	r1, [r7, #8]
 80017c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	2300      	movs	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
 80017ce:	e009      	b.n	80017e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	60ba      	str	r2, [r7, #8]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	0018      	movs	r0, r3
 80017da:	e000      	b.n	80017de <_write+0x20>
 80017dc:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	3301      	adds	r3, #1
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	dbf1      	blt.n	80017d0 <_write+0x12>
  }
  return len;
 80017ec:	687b      	ldr	r3, [r7, #4]
}
 80017ee:	0018      	movs	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	b006      	add	sp, #24
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <_close>:

int _close(int file)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017fe:	2301      	movs	r3, #1
 8001800:	425b      	negs	r3, r3
}
 8001802:	0018      	movs	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	b002      	add	sp, #8
 8001808:	bd80      	pop	{r7, pc}

0800180a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
 8001812:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	2280      	movs	r2, #128	@ 0x80
 8001818:	0192      	lsls	r2, r2, #6
 800181a:	605a      	str	r2, [r3, #4]
  return 0;
 800181c:	2300      	movs	r3, #0
}
 800181e:	0018      	movs	r0, r3
 8001820:	46bd      	mov	sp, r7
 8001822:	b002      	add	sp, #8
 8001824:	bd80      	pop	{r7, pc}

08001826 <_isatty>:

int _isatty(int file)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b082      	sub	sp, #8
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800182e:	2301      	movs	r3, #1
}
 8001830:	0018      	movs	r0, r3
 8001832:	46bd      	mov	sp, r7
 8001834:	b002      	add	sp, #8
 8001836:	bd80      	pop	{r7, pc}

08001838 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001844:	2300      	movs	r3, #0
}
 8001846:	0018      	movs	r0, r3
 8001848:	46bd      	mov	sp, r7
 800184a:	b004      	add	sp, #16
 800184c:	bd80      	pop	{r7, pc}
	...

08001850 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001858:	4a14      	ldr	r2, [pc, #80]	@ (80018ac <_sbrk+0x5c>)
 800185a:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <_sbrk+0x60>)
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001864:	4b13      	ldr	r3, [pc, #76]	@ (80018b4 <_sbrk+0x64>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d102      	bne.n	8001872 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800186c:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <_sbrk+0x64>)
 800186e:	4a12      	ldr	r2, [pc, #72]	@ (80018b8 <_sbrk+0x68>)
 8001870:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001872:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <_sbrk+0x64>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	18d3      	adds	r3, r2, r3
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	429a      	cmp	r2, r3
 800187e:	d207      	bcs.n	8001890 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001880:	f003 fe5a 	bl	8005538 <__errno>
 8001884:	0003      	movs	r3, r0
 8001886:	220c      	movs	r2, #12
 8001888:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800188a:	2301      	movs	r3, #1
 800188c:	425b      	negs	r3, r3
 800188e:	e009      	b.n	80018a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001890:	4b08      	ldr	r3, [pc, #32]	@ (80018b4 <_sbrk+0x64>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001896:	4b07      	ldr	r3, [pc, #28]	@ (80018b4 <_sbrk+0x64>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	18d2      	adds	r2, r2, r3
 800189e:	4b05      	ldr	r3, [pc, #20]	@ (80018b4 <_sbrk+0x64>)
 80018a0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80018a2:	68fb      	ldr	r3, [r7, #12]
}
 80018a4:	0018      	movs	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	b006      	add	sp, #24
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	20002000 	.word	0x20002000
 80018b0:	00000400 	.word	0x00000400
 80018b4:	20000278 	.word	0x20000278
 80018b8:	200003d0 	.word	0x200003d0

080018bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018c0:	46c0      	nop			@ (mov r8, r8)
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018c8:	480d      	ldr	r0, [pc, #52]	@ (8001900 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018ca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80018cc:	f7ff fff6 	bl	80018bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018d0:	480c      	ldr	r0, [pc, #48]	@ (8001904 <LoopForever+0x6>)
  ldr r1, =_edata
 80018d2:	490d      	ldr	r1, [pc, #52]	@ (8001908 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018d4:	4a0d      	ldr	r2, [pc, #52]	@ (800190c <LoopForever+0xe>)
  movs r3, #0
 80018d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d8:	e002      	b.n	80018e0 <LoopCopyDataInit>

080018da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018de:	3304      	adds	r3, #4

080018e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e4:	d3f9      	bcc.n	80018da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001910 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001914 <LoopForever+0x16>)
  movs r3, #0
 80018ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018ec:	e001      	b.n	80018f2 <LoopFillZerobss>

080018ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f0:	3204      	adds	r2, #4

080018f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f4:	d3fb      	bcc.n	80018ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80018f6:	f003 fe25 	bl	8005544 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80018fa:	f7fe fcaf 	bl	800025c <main>

080018fe <LoopForever>:

LoopForever:
  b LoopForever
 80018fe:	e7fe      	b.n	80018fe <LoopForever>
  ldr   r0, =_estack
 8001900:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001904:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001908:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 800190c:	0800653c 	.word	0x0800653c
  ldr r2, =_sbss
 8001910:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8001914:	200003cc 	.word	0x200003cc

08001918 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001918:	e7fe      	b.n	8001918 <ADC1_IRQHandler>
	...

0800191c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001922:	1dfb      	adds	r3, r7, #7
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001928:	4b0b      	ldr	r3, [pc, #44]	@ (8001958 <HAL_Init+0x3c>)
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	4b0a      	ldr	r3, [pc, #40]	@ (8001958 <HAL_Init+0x3c>)
 800192e:	2180      	movs	r1, #128	@ 0x80
 8001930:	0049      	lsls	r1, r1, #1
 8001932:	430a      	orrs	r2, r1
 8001934:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001936:	2003      	movs	r0, #3
 8001938:	f000 f810 	bl	800195c <HAL_InitTick>
 800193c:	1e03      	subs	r3, r0, #0
 800193e:	d003      	beq.n	8001948 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001940:	1dfb      	adds	r3, r7, #7
 8001942:	2201      	movs	r2, #1
 8001944:	701a      	strb	r2, [r3, #0]
 8001946:	e001      	b.n	800194c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001948:	f7ff fd3a 	bl	80013c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800194c:	1dfb      	adds	r3, r7, #7
 800194e:	781b      	ldrb	r3, [r3, #0]
}
 8001950:	0018      	movs	r0, r3
 8001952:	46bd      	mov	sp, r7
 8001954:	b002      	add	sp, #8
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40022000 	.word	0x40022000

0800195c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001964:	230f      	movs	r3, #15
 8001966:	18fb      	adds	r3, r7, r3
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800196c:	4b1d      	ldr	r3, [pc, #116]	@ (80019e4 <HAL_InitTick+0x88>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d02b      	beq.n	80019cc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001974:	4b1c      	ldr	r3, [pc, #112]	@ (80019e8 <HAL_InitTick+0x8c>)
 8001976:	681c      	ldr	r4, [r3, #0]
 8001978:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <HAL_InitTick+0x88>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	0019      	movs	r1, r3
 800197e:	23fa      	movs	r3, #250	@ 0xfa
 8001980:	0098      	lsls	r0, r3, #2
 8001982:	f7fe fbc9 	bl	8000118 <__udivsi3>
 8001986:	0003      	movs	r3, r0
 8001988:	0019      	movs	r1, r3
 800198a:	0020      	movs	r0, r4
 800198c:	f7fe fbc4 	bl	8000118 <__udivsi3>
 8001990:	0003      	movs	r3, r0
 8001992:	0018      	movs	r0, r3
 8001994:	f000 fd97 	bl	80024c6 <HAL_SYSTICK_Config>
 8001998:	1e03      	subs	r3, r0, #0
 800199a:	d112      	bne.n	80019c2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d80a      	bhi.n	80019b8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a2:	6879      	ldr	r1, [r7, #4]
 80019a4:	2301      	movs	r3, #1
 80019a6:	425b      	negs	r3, r3
 80019a8:	2200      	movs	r2, #0
 80019aa:	0018      	movs	r0, r3
 80019ac:	f000 fd66 	bl	800247c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019b0:	4b0e      	ldr	r3, [pc, #56]	@ (80019ec <HAL_InitTick+0x90>)
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	e00d      	b.n	80019d4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80019b8:	230f      	movs	r3, #15
 80019ba:	18fb      	adds	r3, r7, r3
 80019bc:	2201      	movs	r2, #1
 80019be:	701a      	strb	r2, [r3, #0]
 80019c0:	e008      	b.n	80019d4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019c2:	230f      	movs	r3, #15
 80019c4:	18fb      	adds	r3, r7, r3
 80019c6:	2201      	movs	r2, #1
 80019c8:	701a      	strb	r2, [r3, #0]
 80019ca:	e003      	b.n	80019d4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019cc:	230f      	movs	r3, #15
 80019ce:	18fb      	adds	r3, r7, r3
 80019d0:	2201      	movs	r2, #1
 80019d2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80019d4:	230f      	movs	r3, #15
 80019d6:	18fb      	adds	r3, r7, r3
 80019d8:	781b      	ldrb	r3, [r3, #0]
}
 80019da:	0018      	movs	r0, r3
 80019dc:	46bd      	mov	sp, r7
 80019de:	b005      	add	sp, #20
 80019e0:	bd90      	pop	{r4, r7, pc}
 80019e2:	46c0      	nop			@ (mov r8, r8)
 80019e4:	20000044 	.word	0x20000044
 80019e8:	2000003c 	.word	0x2000003c
 80019ec:	20000040 	.word	0x20000040

080019f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019f4:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <HAL_IncTick+0x1c>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	001a      	movs	r2, r3
 80019fa:	4b05      	ldr	r3, [pc, #20]	@ (8001a10 <HAL_IncTick+0x20>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	18d2      	adds	r2, r2, r3
 8001a00:	4b03      	ldr	r3, [pc, #12]	@ (8001a10 <HAL_IncTick+0x20>)
 8001a02:	601a      	str	r2, [r3, #0]
}
 8001a04:	46c0      	nop			@ (mov r8, r8)
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	46c0      	nop			@ (mov r8, r8)
 8001a0c:	20000044 	.word	0x20000044
 8001a10:	2000027c 	.word	0x2000027c

08001a14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  return uwTick;
 8001a18:	4b02      	ldr	r3, [pc, #8]	@ (8001a24 <HAL_GetTick+0x10>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	46c0      	nop			@ (mov r8, r8)
 8001a24:	2000027c 	.word	0x2000027c

08001a28 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a05      	ldr	r2, [pc, #20]	@ (8001a4c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001a38:	401a      	ands	r2, r3
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	431a      	orrs	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	601a      	str	r2, [r3, #0]
}
 8001a42:	46c0      	nop			@ (mov r8, r8)
 8001a44:	46bd      	mov	sp, r7
 8001a46:	b002      	add	sp, #8
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	fe3fffff 	.word	0xfe3fffff

08001a50 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	23e0      	movs	r3, #224	@ 0xe0
 8001a5e:	045b      	lsls	r3, r3, #17
 8001a60:	4013      	ands	r3, r2
}
 8001a62:	0018      	movs	r0, r3
 8001a64:	46bd      	mov	sp, r7
 8001a66:	b002      	add	sp, #8
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b084      	sub	sp, #16
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	60f8      	str	r0, [r7, #12]
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	68ba      	ldr	r2, [r7, #8]
 8001a7c:	2104      	movs	r1, #4
 8001a7e:	400a      	ands	r2, r1
 8001a80:	2107      	movs	r1, #7
 8001a82:	4091      	lsls	r1, r2
 8001a84:	000a      	movs	r2, r1
 8001a86:	43d2      	mvns	r2, r2
 8001a88:	401a      	ands	r2, r3
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	2104      	movs	r1, #4
 8001a8e:	400b      	ands	r3, r1
 8001a90:	6879      	ldr	r1, [r7, #4]
 8001a92:	4099      	lsls	r1, r3
 8001a94:	000b      	movs	r3, r1
 8001a96:	431a      	orrs	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001a9c:	46c0      	nop			@ (mov r8, r8)
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	b004      	add	sp, #16
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	695b      	ldr	r3, [r3, #20]
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	2104      	movs	r1, #4
 8001ab6:	400a      	ands	r2, r1
 8001ab8:	2107      	movs	r1, #7
 8001aba:	4091      	lsls	r1, r2
 8001abc:	000a      	movs	r2, r1
 8001abe:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	2104      	movs	r1, #4
 8001ac4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001ac6:	40da      	lsrs	r2, r3
 8001ac8:	0013      	movs	r3, r2
}
 8001aca:	0018      	movs	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	b002      	add	sp, #8
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b084      	sub	sp, #16
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	60f8      	str	r0, [r7, #12]
 8001ada:	60b9      	str	r1, [r7, #8]
 8001adc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae2:	68ba      	ldr	r2, [r7, #8]
 8001ae4:	211f      	movs	r1, #31
 8001ae6:	400a      	ands	r2, r1
 8001ae8:	210f      	movs	r1, #15
 8001aea:	4091      	lsls	r1, r2
 8001aec:	000a      	movs	r2, r1
 8001aee:	43d2      	mvns	r2, r2
 8001af0:	401a      	ands	r2, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	0e9b      	lsrs	r3, r3, #26
 8001af6:	210f      	movs	r1, #15
 8001af8:	4019      	ands	r1, r3
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	201f      	movs	r0, #31
 8001afe:	4003      	ands	r3, r0
 8001b00:	4099      	lsls	r1, r3
 8001b02:	000b      	movs	r3, r1
 8001b04:	431a      	orrs	r2, r3
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b0a:	46c0      	nop			@ (mov r8, r8)
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	b004      	add	sp, #16
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	035b      	lsls	r3, r3, #13
 8001b24:	0b5b      	lsrs	r3, r3, #13
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b2c:	46c0      	nop			@ (mov r8, r8)
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	b002      	add	sp, #8
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	0352      	lsls	r2, r2, #13
 8001b46:	0b52      	lsrs	r2, r2, #13
 8001b48:	43d2      	mvns	r2, r2
 8001b4a:	401a      	ands	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b50:	46c0      	nop			@ (mov r8, r8)
 8001b52:	46bd      	mov	sp, r7
 8001b54:	b002      	add	sp, #8
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	695b      	ldr	r3, [r3, #20]
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	0212      	lsls	r2, r2, #8
 8001b6c:	43d2      	mvns	r2, r2
 8001b6e:	401a      	ands	r2, r3
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	021b      	lsls	r3, r3, #8
 8001b74:	6879      	ldr	r1, [r7, #4]
 8001b76:	400b      	ands	r3, r1
 8001b78:	4904      	ldr	r1, [pc, #16]	@ (8001b8c <LL_ADC_SetChannelSamplingTime+0x34>)
 8001b7a:	400b      	ands	r3, r1
 8001b7c:	431a      	orrs	r2, r3
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001b82:	46c0      	nop			@ (mov r8, r8)
 8001b84:	46bd      	mov	sp, r7
 8001b86:	b004      	add	sp, #16
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	46c0      	nop			@ (mov r8, r8)
 8001b8c:	07ffff00 	.word	0x07ffff00

08001b90 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	4a05      	ldr	r2, [pc, #20]	@ (8001bb4 <LL_ADC_EnableInternalRegulator+0x24>)
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2280      	movs	r2, #128	@ 0x80
 8001ba2:	0552      	lsls	r2, r2, #21
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001baa:	46c0      	nop			@ (mov r8, r8)
 8001bac:	46bd      	mov	sp, r7
 8001bae:	b002      	add	sp, #8
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	46c0      	nop			@ (mov r8, r8)
 8001bb4:	6fffffe8 	.word	0x6fffffe8

08001bb8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	055b      	lsls	r3, r3, #21
 8001bc8:	401a      	ands	r2, r3
 8001bca:	2380      	movs	r3, #128	@ 0x80
 8001bcc:	055b      	lsls	r3, r3, #21
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d101      	bne.n	8001bd6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e000      	b.n	8001bd8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	0018      	movs	r0, r3
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	b002      	add	sp, #8
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	2201      	movs	r2, #1
 8001bee:	4013      	ands	r3, r2
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d101      	bne.n	8001bf8 <LL_ADC_IsEnabled+0x18>
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e000      	b.n	8001bfa <LL_ADC_IsEnabled+0x1a>
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b002      	add	sp, #8
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b082      	sub	sp, #8
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	2204      	movs	r2, #4
 8001c10:	4013      	ands	r3, r2
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	d101      	bne.n	8001c1a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c16:	2301      	movs	r3, #1
 8001c18:	e000      	b.n	8001c1c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	b002      	add	sp, #8
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b088      	sub	sp, #32
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c2c:	231f      	movs	r3, #31
 8001c2e:	18fb      	adds	r3, r7, r3
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d101      	bne.n	8001c4a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e17f      	b.n	8001f4a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d10a      	bne.n	8001c68 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	0018      	movs	r0, r3
 8001c56:	f7ff fbd7 	bl	8001408 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2254      	movs	r2, #84	@ 0x54
 8001c64:	2100      	movs	r1, #0
 8001c66:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	f7ff ffa3 	bl	8001bb8 <LL_ADC_IsInternalRegulatorEnabled>
 8001c72:	1e03      	subs	r3, r0, #0
 8001c74:	d115      	bne.n	8001ca2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f7ff ff88 	bl	8001b90 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c80:	4bb4      	ldr	r3, [pc, #720]	@ (8001f54 <HAL_ADC_Init+0x330>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	49b4      	ldr	r1, [pc, #720]	@ (8001f58 <HAL_ADC_Init+0x334>)
 8001c86:	0018      	movs	r0, r3
 8001c88:	f7fe fa46 	bl	8000118 <__udivsi3>
 8001c8c:	0003      	movs	r3, r0
 8001c8e:	3301      	adds	r3, #1
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c94:	e002      	b.n	8001c9c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d1f9      	bne.n	8001c96 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	f7ff ff86 	bl	8001bb8 <LL_ADC_IsInternalRegulatorEnabled>
 8001cac:	1e03      	subs	r3, r0, #0
 8001cae:	d10f      	bne.n	8001cd0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb4:	2210      	movs	r2, #16
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001cc8:	231f      	movs	r3, #31
 8001cca:	18fb      	adds	r3, r7, r3
 8001ccc:	2201      	movs	r2, #1
 8001cce:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f7ff ff94 	bl	8001c02 <LL_ADC_REG_IsConversionOngoing>
 8001cda:	0003      	movs	r3, r0
 8001cdc:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce2:	2210      	movs	r2, #16
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d000      	beq.n	8001cea <HAL_ADC_Init+0xc6>
 8001ce8:	e122      	b.n	8001f30 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d000      	beq.n	8001cf2 <HAL_ADC_Init+0xce>
 8001cf0:	e11e      	b.n	8001f30 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf6:	4a99      	ldr	r2, [pc, #612]	@ (8001f5c <HAL_ADC_Init+0x338>)
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	431a      	orrs	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	0018      	movs	r0, r3
 8001d08:	f7ff ff6a 	bl	8001be0 <LL_ADC_IsEnabled>
 8001d0c:	1e03      	subs	r3, r0, #0
 8001d0e:	d000      	beq.n	8001d12 <HAL_ADC_Init+0xee>
 8001d10:	e0ad      	b.n	8001e6e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	7e1b      	ldrb	r3, [r3, #24]
 8001d1a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001d1c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	7e5b      	ldrb	r3, [r3, #25]
 8001d22:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001d24:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	7e9b      	ldrb	r3, [r3, #26]
 8001d2a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001d2c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d002      	beq.n	8001d3c <HAL_ADC_Init+0x118>
 8001d36:	2380      	movs	r3, #128	@ 0x80
 8001d38:	015b      	lsls	r3, r3, #5
 8001d3a:	e000      	b.n	8001d3e <HAL_ADC_Init+0x11a>
 8001d3c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001d3e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001d44:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	da04      	bge.n	8001d58 <HAL_ADC_Init+0x134>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	085b      	lsrs	r3, r3, #1
 8001d56:	e001      	b.n	8001d5c <HAL_ADC_Init+0x138>
 8001d58:	2380      	movs	r3, #128	@ 0x80
 8001d5a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001d5c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	212c      	movs	r1, #44	@ 0x2c
 8001d62:	5c5b      	ldrb	r3, [r3, r1]
 8001d64:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001d66:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2220      	movs	r2, #32
 8001d72:	5c9b      	ldrb	r3, [r3, r2]
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d115      	bne.n	8001da4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	7e9b      	ldrb	r3, [r3, #26]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d105      	bne.n	8001d8c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	2280      	movs	r2, #128	@ 0x80
 8001d84:	0252      	lsls	r2, r2, #9
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
 8001d8a:	e00b      	b.n	8001da4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d90:	2220      	movs	r2, #32
 8001d92:	431a      	orrs	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00a      	beq.n	8001dc2 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001db0:	23e0      	movs	r3, #224	@ 0xe0
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	4a65      	ldr	r2, [pc, #404]	@ (8001f60 <HAL_ADC_Init+0x33c>)
 8001dca:	4013      	ands	r3, r2
 8001dcc:	0019      	movs	r1, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	0f9b      	lsrs	r3, r3, #30
 8001dde:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001de4:	4313      	orrs	r3, r2
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	223c      	movs	r2, #60	@ 0x3c
 8001df0:	5c9b      	ldrb	r3, [r3, r2]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d111      	bne.n	8001e1a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	0f9b      	lsrs	r3, r3, #30
 8001dfc:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001e02:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001e08:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001e0e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	2201      	movs	r2, #1
 8001e16:	4313      	orrs	r3, r2
 8001e18:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	4a50      	ldr	r2, [pc, #320]	@ (8001f64 <HAL_ADC_Init+0x340>)
 8001e22:	4013      	ands	r3, r2
 8001e24:	0019      	movs	r1, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	697a      	ldr	r2, [r7, #20]
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685a      	ldr	r2, [r3, #4]
 8001e34:	23c0      	movs	r3, #192	@ 0xc0
 8001e36:	061b      	lsls	r3, r3, #24
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d018      	beq.n	8001e6e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001e40:	2380      	movs	r3, #128	@ 0x80
 8001e42:	05db      	lsls	r3, r3, #23
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d012      	beq.n	8001e6e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001e4c:	2380      	movs	r3, #128	@ 0x80
 8001e4e:	061b      	lsls	r3, r3, #24
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d00c      	beq.n	8001e6e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001e54:	4b44      	ldr	r3, [pc, #272]	@ (8001f68 <HAL_ADC_Init+0x344>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a44      	ldr	r2, [pc, #272]	@ (8001f6c <HAL_ADC_Init+0x348>)
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	0019      	movs	r1, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	23f0      	movs	r3, #240	@ 0xf0
 8001e64:	039b      	lsls	r3, r3, #14
 8001e66:	401a      	ands	r2, r3
 8001e68:	4b3f      	ldr	r3, [pc, #252]	@ (8001f68 <HAL_ADC_Init+0x344>)
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6818      	ldr	r0, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e76:	001a      	movs	r2, r3
 8001e78:	2100      	movs	r1, #0
 8001e7a:	f7ff fdf6 	bl	8001a6a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6818      	ldr	r0, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e86:	493a      	ldr	r1, [pc, #232]	@ (8001f70 <HAL_ADC_Init+0x34c>)
 8001e88:	001a      	movs	r2, r3
 8001e8a:	f7ff fdee 	bl	8001a6a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d109      	bne.n	8001eaa <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2110      	movs	r1, #16
 8001ea2:	4249      	negs	r1, r1
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	629a      	str	r2, [r3, #40]	@ 0x28
 8001ea8:	e018      	b.n	8001edc <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691a      	ldr	r2, [r3, #16]
 8001eae:	2380      	movs	r3, #128	@ 0x80
 8001eb0:	039b      	lsls	r3, r3, #14
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d112      	bne.n	8001edc <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	69db      	ldr	r3, [r3, #28]
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	221c      	movs	r2, #28
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2210      	movs	r2, #16
 8001eca:	4252      	negs	r2, r2
 8001ecc:	409a      	lsls	r2, r3
 8001ece:	0011      	movs	r1, r2
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f7ff fdde 	bl	8001aa4 <LL_ADC_GetSamplingTimeCommonChannels>
 8001ee8:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d10b      	bne.n	8001f0a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efc:	2203      	movs	r2, #3
 8001efe:	4393      	bics	r3, r2
 8001f00:	2201      	movs	r2, #1
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001f08:	e01c      	b.n	8001f44 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0e:	2212      	movs	r2, #18
 8001f10:	4393      	bics	r3, r2
 8001f12:	2210      	movs	r2, #16
 8001f14:	431a      	orrs	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f1e:	2201      	movs	r2, #1
 8001f20:	431a      	orrs	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001f26:	231f      	movs	r3, #31
 8001f28:	18fb      	adds	r3, r7, r3
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001f2e:	e009      	b.n	8001f44 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f34:	2210      	movs	r2, #16
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f3c:	231f      	movs	r3, #31
 8001f3e:	18fb      	adds	r3, r7, r3
 8001f40:	2201      	movs	r2, #1
 8001f42:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001f44:	231f      	movs	r3, #31
 8001f46:	18fb      	adds	r3, r7, r3
 8001f48:	781b      	ldrb	r3, [r3, #0]
}
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	b008      	add	sp, #32
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	46c0      	nop			@ (mov r8, r8)
 8001f54:	2000003c 	.word	0x2000003c
 8001f58:	00030d40 	.word	0x00030d40
 8001f5c:	fffffefd 	.word	0xfffffefd
 8001f60:	ffde0201 	.word	0xffde0201
 8001f64:	1ffffc02 	.word	0x1ffffc02
 8001f68:	40012708 	.word	0x40012708
 8001f6c:	ffc3ffff 	.word	0xffc3ffff
 8001f70:	07ffff04 	.word	0x07ffff04

08001f74 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f7e:	2317      	movs	r3, #23
 8001f80:	18fb      	adds	r3, r7, r3
 8001f82:	2200      	movs	r2, #0
 8001f84:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2254      	movs	r2, #84	@ 0x54
 8001f8e:	5c9b      	ldrb	r3, [r3, r2]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d101      	bne.n	8001f98 <HAL_ADC_ConfigChannel+0x24>
 8001f94:	2302      	movs	r3, #2
 8001f96:	e1c0      	b.n	800231a <HAL_ADC_ConfigChannel+0x3a6>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2254      	movs	r2, #84	@ 0x54
 8001f9c:	2101      	movs	r1, #1
 8001f9e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	f7ff fe2c 	bl	8001c02 <LL_ADC_REG_IsConversionOngoing>
 8001faa:	1e03      	subs	r3, r0, #0
 8001fac:	d000      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x3c>
 8001fae:	e1a3      	b.n	80022f8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d100      	bne.n	8001fba <HAL_ADC_ConfigChannel+0x46>
 8001fb8:	e143      	b.n	8002242 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691a      	ldr	r2, [r3, #16]
 8001fbe:	2380      	movs	r3, #128	@ 0x80
 8001fc0:	061b      	lsls	r3, r3, #24
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d004      	beq.n	8001fd0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001fca:	4ac1      	ldr	r2, [pc, #772]	@ (80022d0 <HAL_ADC_ConfigChannel+0x35c>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d108      	bne.n	8001fe2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	0019      	movs	r1, r3
 8001fda:	0010      	movs	r0, r2
 8001fdc:	f7ff fd99 	bl	8001b12 <LL_ADC_REG_SetSequencerChAdd>
 8001fe0:	e0c9      	b.n	8002176 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	211f      	movs	r1, #31
 8001fec:	400b      	ands	r3, r1
 8001fee:	210f      	movs	r1, #15
 8001ff0:	4099      	lsls	r1, r3
 8001ff2:	000b      	movs	r3, r1
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	0019      	movs	r1, r3
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	035b      	lsls	r3, r3, #13
 8002000:	0b5b      	lsrs	r3, r3, #13
 8002002:	d105      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x9c>
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	0e9b      	lsrs	r3, r3, #26
 800200a:	221f      	movs	r2, #31
 800200c:	4013      	ands	r3, r2
 800200e:	e098      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2201      	movs	r2, #1
 8002016:	4013      	ands	r3, r2
 8002018:	d000      	beq.n	800201c <HAL_ADC_ConfigChannel+0xa8>
 800201a:	e091      	b.n	8002140 <HAL_ADC_ConfigChannel+0x1cc>
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2202      	movs	r2, #2
 8002022:	4013      	ands	r3, r2
 8002024:	d000      	beq.n	8002028 <HAL_ADC_ConfigChannel+0xb4>
 8002026:	e089      	b.n	800213c <HAL_ADC_ConfigChannel+0x1c8>
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2204      	movs	r2, #4
 800202e:	4013      	ands	r3, r2
 8002030:	d000      	beq.n	8002034 <HAL_ADC_ConfigChannel+0xc0>
 8002032:	e081      	b.n	8002138 <HAL_ADC_ConfigChannel+0x1c4>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2208      	movs	r2, #8
 800203a:	4013      	ands	r3, r2
 800203c:	d000      	beq.n	8002040 <HAL_ADC_ConfigChannel+0xcc>
 800203e:	e079      	b.n	8002134 <HAL_ADC_ConfigChannel+0x1c0>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2210      	movs	r2, #16
 8002046:	4013      	ands	r3, r2
 8002048:	d000      	beq.n	800204c <HAL_ADC_ConfigChannel+0xd8>
 800204a:	e071      	b.n	8002130 <HAL_ADC_ConfigChannel+0x1bc>
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2220      	movs	r2, #32
 8002052:	4013      	ands	r3, r2
 8002054:	d000      	beq.n	8002058 <HAL_ADC_ConfigChannel+0xe4>
 8002056:	e069      	b.n	800212c <HAL_ADC_ConfigChannel+0x1b8>
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2240      	movs	r2, #64	@ 0x40
 800205e:	4013      	ands	r3, r2
 8002060:	d000      	beq.n	8002064 <HAL_ADC_ConfigChannel+0xf0>
 8002062:	e061      	b.n	8002128 <HAL_ADC_ConfigChannel+0x1b4>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2280      	movs	r2, #128	@ 0x80
 800206a:	4013      	ands	r3, r2
 800206c:	d000      	beq.n	8002070 <HAL_ADC_ConfigChannel+0xfc>
 800206e:	e059      	b.n	8002124 <HAL_ADC_ConfigChannel+0x1b0>
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	2380      	movs	r3, #128	@ 0x80
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4013      	ands	r3, r2
 800207a:	d151      	bne.n	8002120 <HAL_ADC_ConfigChannel+0x1ac>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	2380      	movs	r3, #128	@ 0x80
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4013      	ands	r3, r2
 8002086:	d149      	bne.n	800211c <HAL_ADC_ConfigChannel+0x1a8>
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	2380      	movs	r3, #128	@ 0x80
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	4013      	ands	r3, r2
 8002092:	d141      	bne.n	8002118 <HAL_ADC_ConfigChannel+0x1a4>
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	2380      	movs	r3, #128	@ 0x80
 800209a:	011b      	lsls	r3, r3, #4
 800209c:	4013      	ands	r3, r2
 800209e:	d139      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x1a0>
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	2380      	movs	r3, #128	@ 0x80
 80020a6:	015b      	lsls	r3, r3, #5
 80020a8:	4013      	ands	r3, r2
 80020aa:	d131      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x19c>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	2380      	movs	r3, #128	@ 0x80
 80020b2:	019b      	lsls	r3, r3, #6
 80020b4:	4013      	ands	r3, r2
 80020b6:	d129      	bne.n	800210c <HAL_ADC_ConfigChannel+0x198>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	2380      	movs	r3, #128	@ 0x80
 80020be:	01db      	lsls	r3, r3, #7
 80020c0:	4013      	ands	r3, r2
 80020c2:	d121      	bne.n	8002108 <HAL_ADC_ConfigChannel+0x194>
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	2380      	movs	r3, #128	@ 0x80
 80020ca:	021b      	lsls	r3, r3, #8
 80020cc:	4013      	ands	r3, r2
 80020ce:	d119      	bne.n	8002104 <HAL_ADC_ConfigChannel+0x190>
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	2380      	movs	r3, #128	@ 0x80
 80020d6:	025b      	lsls	r3, r3, #9
 80020d8:	4013      	ands	r3, r2
 80020da:	d111      	bne.n	8002100 <HAL_ADC_ConfigChannel+0x18c>
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	2380      	movs	r3, #128	@ 0x80
 80020e2:	029b      	lsls	r3, r3, #10
 80020e4:	4013      	ands	r3, r2
 80020e6:	d109      	bne.n	80020fc <HAL_ADC_ConfigChannel+0x188>
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	2380      	movs	r3, #128	@ 0x80
 80020ee:	02db      	lsls	r3, r3, #11
 80020f0:	4013      	ands	r3, r2
 80020f2:	d001      	beq.n	80020f8 <HAL_ADC_ConfigChannel+0x184>
 80020f4:	2312      	movs	r3, #18
 80020f6:	e024      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 80020f8:	2300      	movs	r3, #0
 80020fa:	e022      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 80020fc:	2311      	movs	r3, #17
 80020fe:	e020      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002100:	2310      	movs	r3, #16
 8002102:	e01e      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002104:	230f      	movs	r3, #15
 8002106:	e01c      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002108:	230e      	movs	r3, #14
 800210a:	e01a      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 800210c:	230d      	movs	r3, #13
 800210e:	e018      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002110:	230c      	movs	r3, #12
 8002112:	e016      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002114:	230b      	movs	r3, #11
 8002116:	e014      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002118:	230a      	movs	r3, #10
 800211a:	e012      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 800211c:	2309      	movs	r3, #9
 800211e:	e010      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002120:	2308      	movs	r3, #8
 8002122:	e00e      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002124:	2307      	movs	r3, #7
 8002126:	e00c      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002128:	2306      	movs	r3, #6
 800212a:	e00a      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 800212c:	2305      	movs	r3, #5
 800212e:	e008      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002130:	2304      	movs	r3, #4
 8002132:	e006      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002134:	2303      	movs	r3, #3
 8002136:	e004      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002138:	2302      	movs	r3, #2
 800213a:	e002      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 800213c:	2301      	movs	r3, #1
 800213e:	e000      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1ce>
 8002140:	2300      	movs	r3, #0
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	6852      	ldr	r2, [r2, #4]
 8002146:	201f      	movs	r0, #31
 8002148:	4002      	ands	r2, r0
 800214a:	4093      	lsls	r3, r2
 800214c:	000a      	movs	r2, r1
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	1c5a      	adds	r2, r3, #1
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	429a      	cmp	r2, r3
 8002162:	d808      	bhi.n	8002176 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6818      	ldr	r0, [r3, #0]
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	6859      	ldr	r1, [r3, #4]
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	001a      	movs	r2, r3
 8002172:	f7ff fcae 	bl	8001ad2 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6818      	ldr	r0, [r3, #0]
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	6819      	ldr	r1, [r3, #0]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	001a      	movs	r2, r3
 8002184:	f7ff fce8 	bl	8001b58 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	db00      	blt.n	8002192 <HAL_ADC_ConfigChannel+0x21e>
 8002190:	e0bc      	b.n	800230c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002192:	4b50      	ldr	r3, [pc, #320]	@ (80022d4 <HAL_ADC_ConfigChannel+0x360>)
 8002194:	0018      	movs	r0, r3
 8002196:	f7ff fc5b 	bl	8001a50 <LL_ADC_GetCommonPathInternalCh>
 800219a:	0003      	movs	r3, r0
 800219c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a4d      	ldr	r2, [pc, #308]	@ (80022d8 <HAL_ADC_ConfigChannel+0x364>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d122      	bne.n	80021ee <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	2380      	movs	r3, #128	@ 0x80
 80021ac:	041b      	lsls	r3, r3, #16
 80021ae:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80021b0:	d11d      	bne.n	80021ee <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	2280      	movs	r2, #128	@ 0x80
 80021b6:	0412      	lsls	r2, r2, #16
 80021b8:	4313      	orrs	r3, r2
 80021ba:	4a46      	ldr	r2, [pc, #280]	@ (80022d4 <HAL_ADC_ConfigChannel+0x360>)
 80021bc:	0019      	movs	r1, r3
 80021be:	0010      	movs	r0, r2
 80021c0:	f7ff fc32 	bl	8001a28 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021c4:	4b45      	ldr	r3, [pc, #276]	@ (80022dc <HAL_ADC_ConfigChannel+0x368>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4945      	ldr	r1, [pc, #276]	@ (80022e0 <HAL_ADC_ConfigChannel+0x36c>)
 80021ca:	0018      	movs	r0, r3
 80021cc:	f7fd ffa4 	bl	8000118 <__udivsi3>
 80021d0:	0003      	movs	r3, r0
 80021d2:	1c5a      	adds	r2, r3, #1
 80021d4:	0013      	movs	r3, r2
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	189b      	adds	r3, r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80021de:	e002      	b.n	80021e6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	3b01      	subs	r3, #1
 80021e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f9      	bne.n	80021e0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80021ec:	e08e      	b.n	800230c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a3c      	ldr	r2, [pc, #240]	@ (80022e4 <HAL_ADC_ConfigChannel+0x370>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d10e      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	2380      	movs	r3, #128	@ 0x80
 80021fc:	045b      	lsls	r3, r3, #17
 80021fe:	4013      	ands	r3, r2
 8002200:	d109      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	2280      	movs	r2, #128	@ 0x80
 8002206:	0452      	lsls	r2, r2, #17
 8002208:	4313      	orrs	r3, r2
 800220a:	4a32      	ldr	r2, [pc, #200]	@ (80022d4 <HAL_ADC_ConfigChannel+0x360>)
 800220c:	0019      	movs	r1, r3
 800220e:	0010      	movs	r0, r2
 8002210:	f7ff fc0a 	bl	8001a28 <LL_ADC_SetCommonPathInternalCh>
 8002214:	e07a      	b.n	800230c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a33      	ldr	r2, [pc, #204]	@ (80022e8 <HAL_ADC_ConfigChannel+0x374>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d000      	beq.n	8002222 <HAL_ADC_ConfigChannel+0x2ae>
 8002220:	e074      	b.n	800230c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	2380      	movs	r3, #128	@ 0x80
 8002226:	03db      	lsls	r3, r3, #15
 8002228:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800222a:	d000      	beq.n	800222e <HAL_ADC_ConfigChannel+0x2ba>
 800222c:	e06e      	b.n	800230c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	2280      	movs	r2, #128	@ 0x80
 8002232:	03d2      	lsls	r2, r2, #15
 8002234:	4313      	orrs	r3, r2
 8002236:	4a27      	ldr	r2, [pc, #156]	@ (80022d4 <HAL_ADC_ConfigChannel+0x360>)
 8002238:	0019      	movs	r1, r3
 800223a:	0010      	movs	r0, r2
 800223c:	f7ff fbf4 	bl	8001a28 <LL_ADC_SetCommonPathInternalCh>
 8002240:	e064      	b.n	800230c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	691a      	ldr	r2, [r3, #16]
 8002246:	2380      	movs	r3, #128	@ 0x80
 8002248:	061b      	lsls	r3, r3, #24
 800224a:	429a      	cmp	r2, r3
 800224c:	d004      	beq.n	8002258 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002252:	4a1f      	ldr	r2, [pc, #124]	@ (80022d0 <HAL_ADC_ConfigChannel+0x35c>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d107      	bne.n	8002268 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	0019      	movs	r1, r3
 8002262:	0010      	movs	r0, r2
 8002264:	f7ff fc66 	bl	8001b34 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	da4d      	bge.n	800230c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002270:	4b18      	ldr	r3, [pc, #96]	@ (80022d4 <HAL_ADC_ConfigChannel+0x360>)
 8002272:	0018      	movs	r0, r3
 8002274:	f7ff fbec 	bl	8001a50 <LL_ADC_GetCommonPathInternalCh>
 8002278:	0003      	movs	r3, r0
 800227a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a15      	ldr	r2, [pc, #84]	@ (80022d8 <HAL_ADC_ConfigChannel+0x364>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d108      	bne.n	8002298 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	4a18      	ldr	r2, [pc, #96]	@ (80022ec <HAL_ADC_ConfigChannel+0x378>)
 800228a:	4013      	ands	r3, r2
 800228c:	4a11      	ldr	r2, [pc, #68]	@ (80022d4 <HAL_ADC_ConfigChannel+0x360>)
 800228e:	0019      	movs	r1, r3
 8002290:	0010      	movs	r0, r2
 8002292:	f7ff fbc9 	bl	8001a28 <LL_ADC_SetCommonPathInternalCh>
 8002296:	e039      	b.n	800230c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a11      	ldr	r2, [pc, #68]	@ (80022e4 <HAL_ADC_ConfigChannel+0x370>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d108      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	4a12      	ldr	r2, [pc, #72]	@ (80022f0 <HAL_ADC_ConfigChannel+0x37c>)
 80022a6:	4013      	ands	r3, r2
 80022a8:	4a0a      	ldr	r2, [pc, #40]	@ (80022d4 <HAL_ADC_ConfigChannel+0x360>)
 80022aa:	0019      	movs	r1, r3
 80022ac:	0010      	movs	r0, r2
 80022ae:	f7ff fbbb 	bl	8001a28 <LL_ADC_SetCommonPathInternalCh>
 80022b2:	e02b      	b.n	800230c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a0b      	ldr	r2, [pc, #44]	@ (80022e8 <HAL_ADC_ConfigChannel+0x374>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d126      	bne.n	800230c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	4a0c      	ldr	r2, [pc, #48]	@ (80022f4 <HAL_ADC_ConfigChannel+0x380>)
 80022c2:	4013      	ands	r3, r2
 80022c4:	4a03      	ldr	r2, [pc, #12]	@ (80022d4 <HAL_ADC_ConfigChannel+0x360>)
 80022c6:	0019      	movs	r1, r3
 80022c8:	0010      	movs	r0, r2
 80022ca:	f7ff fbad 	bl	8001a28 <LL_ADC_SetCommonPathInternalCh>
 80022ce:	e01d      	b.n	800230c <HAL_ADC_ConfigChannel+0x398>
 80022d0:	80000004 	.word	0x80000004
 80022d4:	40012708 	.word	0x40012708
 80022d8:	b0001000 	.word	0xb0001000
 80022dc:	2000003c 	.word	0x2000003c
 80022e0:	00030d40 	.word	0x00030d40
 80022e4:	b8004000 	.word	0xb8004000
 80022e8:	b4002000 	.word	0xb4002000
 80022ec:	ff7fffff 	.word	0xff7fffff
 80022f0:	feffffff 	.word	0xfeffffff
 80022f4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fc:	2220      	movs	r2, #32
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002304:	2317      	movs	r3, #23
 8002306:	18fb      	adds	r3, r7, r3
 8002308:	2201      	movs	r2, #1
 800230a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2254      	movs	r2, #84	@ 0x54
 8002310:	2100      	movs	r1, #0
 8002312:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002314:	2317      	movs	r3, #23
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	781b      	ldrb	r3, [r3, #0]
}
 800231a:	0018      	movs	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	b006      	add	sp, #24
 8002320:	bd80      	pop	{r7, pc}
 8002322:	46c0      	nop			@ (mov r8, r8)

08002324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	0002      	movs	r2, r0
 800232c:	1dfb      	adds	r3, r7, #7
 800232e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002330:	1dfb      	adds	r3, r7, #7
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	2b7f      	cmp	r3, #127	@ 0x7f
 8002336:	d809      	bhi.n	800234c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002338:	1dfb      	adds	r3, r7, #7
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	001a      	movs	r2, r3
 800233e:	231f      	movs	r3, #31
 8002340:	401a      	ands	r2, r3
 8002342:	4b04      	ldr	r3, [pc, #16]	@ (8002354 <__NVIC_EnableIRQ+0x30>)
 8002344:	2101      	movs	r1, #1
 8002346:	4091      	lsls	r1, r2
 8002348:	000a      	movs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800234c:	46c0      	nop			@ (mov r8, r8)
 800234e:	46bd      	mov	sp, r7
 8002350:	b002      	add	sp, #8
 8002352:	bd80      	pop	{r7, pc}
 8002354:	e000e100 	.word	0xe000e100

08002358 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002358:	b590      	push	{r4, r7, lr}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	0002      	movs	r2, r0
 8002360:	6039      	str	r1, [r7, #0]
 8002362:	1dfb      	adds	r3, r7, #7
 8002364:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002366:	1dfb      	adds	r3, r7, #7
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b7f      	cmp	r3, #127	@ 0x7f
 800236c:	d828      	bhi.n	80023c0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800236e:	4a2f      	ldr	r2, [pc, #188]	@ (800242c <__NVIC_SetPriority+0xd4>)
 8002370:	1dfb      	adds	r3, r7, #7
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	b25b      	sxtb	r3, r3
 8002376:	089b      	lsrs	r3, r3, #2
 8002378:	33c0      	adds	r3, #192	@ 0xc0
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	589b      	ldr	r3, [r3, r2]
 800237e:	1dfa      	adds	r2, r7, #7
 8002380:	7812      	ldrb	r2, [r2, #0]
 8002382:	0011      	movs	r1, r2
 8002384:	2203      	movs	r2, #3
 8002386:	400a      	ands	r2, r1
 8002388:	00d2      	lsls	r2, r2, #3
 800238a:	21ff      	movs	r1, #255	@ 0xff
 800238c:	4091      	lsls	r1, r2
 800238e:	000a      	movs	r2, r1
 8002390:	43d2      	mvns	r2, r2
 8002392:	401a      	ands	r2, r3
 8002394:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	019b      	lsls	r3, r3, #6
 800239a:	22ff      	movs	r2, #255	@ 0xff
 800239c:	401a      	ands	r2, r3
 800239e:	1dfb      	adds	r3, r7, #7
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	0018      	movs	r0, r3
 80023a4:	2303      	movs	r3, #3
 80023a6:	4003      	ands	r3, r0
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023ac:	481f      	ldr	r0, [pc, #124]	@ (800242c <__NVIC_SetPriority+0xd4>)
 80023ae:	1dfb      	adds	r3, r7, #7
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	b25b      	sxtb	r3, r3
 80023b4:	089b      	lsrs	r3, r3, #2
 80023b6:	430a      	orrs	r2, r1
 80023b8:	33c0      	adds	r3, #192	@ 0xc0
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80023be:	e031      	b.n	8002424 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023c0:	4a1b      	ldr	r2, [pc, #108]	@ (8002430 <__NVIC_SetPriority+0xd8>)
 80023c2:	1dfb      	adds	r3, r7, #7
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	0019      	movs	r1, r3
 80023c8:	230f      	movs	r3, #15
 80023ca:	400b      	ands	r3, r1
 80023cc:	3b08      	subs	r3, #8
 80023ce:	089b      	lsrs	r3, r3, #2
 80023d0:	3306      	adds	r3, #6
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	18d3      	adds	r3, r2, r3
 80023d6:	3304      	adds	r3, #4
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	1dfa      	adds	r2, r7, #7
 80023dc:	7812      	ldrb	r2, [r2, #0]
 80023de:	0011      	movs	r1, r2
 80023e0:	2203      	movs	r2, #3
 80023e2:	400a      	ands	r2, r1
 80023e4:	00d2      	lsls	r2, r2, #3
 80023e6:	21ff      	movs	r1, #255	@ 0xff
 80023e8:	4091      	lsls	r1, r2
 80023ea:	000a      	movs	r2, r1
 80023ec:	43d2      	mvns	r2, r2
 80023ee:	401a      	ands	r2, r3
 80023f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	019b      	lsls	r3, r3, #6
 80023f6:	22ff      	movs	r2, #255	@ 0xff
 80023f8:	401a      	ands	r2, r3
 80023fa:	1dfb      	adds	r3, r7, #7
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	0018      	movs	r0, r3
 8002400:	2303      	movs	r3, #3
 8002402:	4003      	ands	r3, r0
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002408:	4809      	ldr	r0, [pc, #36]	@ (8002430 <__NVIC_SetPriority+0xd8>)
 800240a:	1dfb      	adds	r3, r7, #7
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	001c      	movs	r4, r3
 8002410:	230f      	movs	r3, #15
 8002412:	4023      	ands	r3, r4
 8002414:	3b08      	subs	r3, #8
 8002416:	089b      	lsrs	r3, r3, #2
 8002418:	430a      	orrs	r2, r1
 800241a:	3306      	adds	r3, #6
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	18c3      	adds	r3, r0, r3
 8002420:	3304      	adds	r3, #4
 8002422:	601a      	str	r2, [r3, #0]
}
 8002424:	46c0      	nop			@ (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b003      	add	sp, #12
 800242a:	bd90      	pop	{r4, r7, pc}
 800242c:	e000e100 	.word	0xe000e100
 8002430:	e000ed00 	.word	0xe000ed00

08002434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	1e5a      	subs	r2, r3, #1
 8002440:	2380      	movs	r3, #128	@ 0x80
 8002442:	045b      	lsls	r3, r3, #17
 8002444:	429a      	cmp	r2, r3
 8002446:	d301      	bcc.n	800244c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002448:	2301      	movs	r3, #1
 800244a:	e010      	b.n	800246e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800244c:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <SysTick_Config+0x44>)
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	3a01      	subs	r2, #1
 8002452:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002454:	2301      	movs	r3, #1
 8002456:	425b      	negs	r3, r3
 8002458:	2103      	movs	r1, #3
 800245a:	0018      	movs	r0, r3
 800245c:	f7ff ff7c 	bl	8002358 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002460:	4b05      	ldr	r3, [pc, #20]	@ (8002478 <SysTick_Config+0x44>)
 8002462:	2200      	movs	r2, #0
 8002464:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002466:	4b04      	ldr	r3, [pc, #16]	@ (8002478 <SysTick_Config+0x44>)
 8002468:	2207      	movs	r2, #7
 800246a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800246c:	2300      	movs	r3, #0
}
 800246e:	0018      	movs	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	b002      	add	sp, #8
 8002474:	bd80      	pop	{r7, pc}
 8002476:	46c0      	nop			@ (mov r8, r8)
 8002478:	e000e010 	.word	0xe000e010

0800247c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	607a      	str	r2, [r7, #4]
 8002486:	210f      	movs	r1, #15
 8002488:	187b      	adds	r3, r7, r1
 800248a:	1c02      	adds	r2, r0, #0
 800248c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	187b      	adds	r3, r7, r1
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	b25b      	sxtb	r3, r3
 8002496:	0011      	movs	r1, r2
 8002498:	0018      	movs	r0, r3
 800249a:	f7ff ff5d 	bl	8002358 <__NVIC_SetPriority>
}
 800249e:	46c0      	nop			@ (mov r8, r8)
 80024a0:	46bd      	mov	sp, r7
 80024a2:	b004      	add	sp, #16
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b082      	sub	sp, #8
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	0002      	movs	r2, r0
 80024ae:	1dfb      	adds	r3, r7, #7
 80024b0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024b2:	1dfb      	adds	r3, r7, #7
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	b25b      	sxtb	r3, r3
 80024b8:	0018      	movs	r0, r3
 80024ba:	f7ff ff33 	bl	8002324 <__NVIC_EnableIRQ>
}
 80024be:	46c0      	nop			@ (mov r8, r8)
 80024c0:	46bd      	mov	sp, r7
 80024c2:	b002      	add	sp, #8
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	0018      	movs	r0, r3
 80024d2:	f7ff ffaf 	bl	8002434 <SysTick_Config>
 80024d6:	0003      	movs	r3, r0
}
 80024d8:	0018      	movs	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	b002      	add	sp, #8
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ee:	e147      	b.n	8002780 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2101      	movs	r1, #1
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	4091      	lsls	r1, r2
 80024fa:	000a      	movs	r2, r1
 80024fc:	4013      	ands	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d100      	bne.n	8002508 <HAL_GPIO_Init+0x28>
 8002506:	e138      	b.n	800277a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	2203      	movs	r2, #3
 800250e:	4013      	ands	r3, r2
 8002510:	2b01      	cmp	r3, #1
 8002512:	d005      	beq.n	8002520 <HAL_GPIO_Init+0x40>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	2203      	movs	r2, #3
 800251a:	4013      	ands	r3, r2
 800251c:	2b02      	cmp	r3, #2
 800251e:	d130      	bne.n	8002582 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	2203      	movs	r2, #3
 800252c:	409a      	lsls	r2, r3
 800252e:	0013      	movs	r3, r2
 8002530:	43da      	mvns	r2, r3
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	4013      	ands	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	68da      	ldr	r2, [r3, #12]
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	409a      	lsls	r2, r3
 8002542:	0013      	movs	r3, r2
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4313      	orrs	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002556:	2201      	movs	r2, #1
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	409a      	lsls	r2, r3
 800255c:	0013      	movs	r3, r2
 800255e:	43da      	mvns	r2, r3
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4013      	ands	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	091b      	lsrs	r3, r3, #4
 800256c:	2201      	movs	r2, #1
 800256e:	401a      	ands	r2, r3
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	409a      	lsls	r2, r3
 8002574:	0013      	movs	r3, r2
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	4313      	orrs	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2203      	movs	r2, #3
 8002588:	4013      	ands	r3, r2
 800258a:	2b03      	cmp	r3, #3
 800258c:	d017      	beq.n	80025be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	2203      	movs	r2, #3
 800259a:	409a      	lsls	r2, r3
 800259c:	0013      	movs	r3, r2
 800259e:	43da      	mvns	r2, r3
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	4013      	ands	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	409a      	lsls	r2, r3
 80025b0:	0013      	movs	r3, r2
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2203      	movs	r2, #3
 80025c4:	4013      	ands	r3, r2
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d123      	bne.n	8002612 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	08da      	lsrs	r2, r3, #3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	3208      	adds	r2, #8
 80025d2:	0092      	lsls	r2, r2, #2
 80025d4:	58d3      	ldr	r3, [r2, r3]
 80025d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2207      	movs	r2, #7
 80025dc:	4013      	ands	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	220f      	movs	r2, #15
 80025e2:	409a      	lsls	r2, r3
 80025e4:	0013      	movs	r3, r2
 80025e6:	43da      	mvns	r2, r3
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	4013      	ands	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	691a      	ldr	r2, [r3, #16]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	2107      	movs	r1, #7
 80025f6:	400b      	ands	r3, r1
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	409a      	lsls	r2, r3
 80025fc:	0013      	movs	r3, r2
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	4313      	orrs	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	08da      	lsrs	r2, r3, #3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3208      	adds	r2, #8
 800260c:	0092      	lsls	r2, r2, #2
 800260e:	6939      	ldr	r1, [r7, #16]
 8002610:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	2203      	movs	r2, #3
 800261e:	409a      	lsls	r2, r3
 8002620:	0013      	movs	r3, r2
 8002622:	43da      	mvns	r2, r3
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	4013      	ands	r3, r2
 8002628:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2203      	movs	r2, #3
 8002630:	401a      	ands	r2, r3
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	409a      	lsls	r2, r3
 8002638:	0013      	movs	r3, r2
 800263a:	693a      	ldr	r2, [r7, #16]
 800263c:	4313      	orrs	r3, r2
 800263e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	23c0      	movs	r3, #192	@ 0xc0
 800264c:	029b      	lsls	r3, r3, #10
 800264e:	4013      	ands	r3, r2
 8002650:	d100      	bne.n	8002654 <HAL_GPIO_Init+0x174>
 8002652:	e092      	b.n	800277a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002654:	4a50      	ldr	r2, [pc, #320]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	089b      	lsrs	r3, r3, #2
 800265a:	3318      	adds	r3, #24
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	589b      	ldr	r3, [r3, r2]
 8002660:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	2203      	movs	r2, #3
 8002666:	4013      	ands	r3, r2
 8002668:	00db      	lsls	r3, r3, #3
 800266a:	220f      	movs	r2, #15
 800266c:	409a      	lsls	r2, r3
 800266e:	0013      	movs	r3, r2
 8002670:	43da      	mvns	r2, r3
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	4013      	ands	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	23a0      	movs	r3, #160	@ 0xa0
 800267c:	05db      	lsls	r3, r3, #23
 800267e:	429a      	cmp	r2, r3
 8002680:	d013      	beq.n	80026aa <HAL_GPIO_Init+0x1ca>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a45      	ldr	r2, [pc, #276]	@ (800279c <HAL_GPIO_Init+0x2bc>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d00d      	beq.n	80026a6 <HAL_GPIO_Init+0x1c6>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a44      	ldr	r2, [pc, #272]	@ (80027a0 <HAL_GPIO_Init+0x2c0>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d007      	beq.n	80026a2 <HAL_GPIO_Init+0x1c2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a43      	ldr	r2, [pc, #268]	@ (80027a4 <HAL_GPIO_Init+0x2c4>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d101      	bne.n	800269e <HAL_GPIO_Init+0x1be>
 800269a:	2303      	movs	r3, #3
 800269c:	e006      	b.n	80026ac <HAL_GPIO_Init+0x1cc>
 800269e:	2305      	movs	r3, #5
 80026a0:	e004      	b.n	80026ac <HAL_GPIO_Init+0x1cc>
 80026a2:	2302      	movs	r3, #2
 80026a4:	e002      	b.n	80026ac <HAL_GPIO_Init+0x1cc>
 80026a6:	2301      	movs	r3, #1
 80026a8:	e000      	b.n	80026ac <HAL_GPIO_Init+0x1cc>
 80026aa:	2300      	movs	r3, #0
 80026ac:	697a      	ldr	r2, [r7, #20]
 80026ae:	2103      	movs	r1, #3
 80026b0:	400a      	ands	r2, r1
 80026b2:	00d2      	lsls	r2, r2, #3
 80026b4:	4093      	lsls	r3, r2
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80026bc:	4936      	ldr	r1, [pc, #216]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	089b      	lsrs	r3, r3, #2
 80026c2:	3318      	adds	r3, #24
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026ca:	4b33      	ldr	r3, [pc, #204]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	43da      	mvns	r2, r3
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	4013      	ands	r3, r2
 80026d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	2380      	movs	r3, #128	@ 0x80
 80026e0:	035b      	lsls	r3, r3, #13
 80026e2:	4013      	ands	r3, r2
 80026e4:	d003      	beq.n	80026ee <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80026f4:	4b28      	ldr	r3, [pc, #160]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	43da      	mvns	r2, r3
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	4013      	ands	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	2380      	movs	r3, #128	@ 0x80
 800270a:	039b      	lsls	r3, r3, #14
 800270c:	4013      	ands	r3, r2
 800270e:	d003      	beq.n	8002718 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4313      	orrs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002718:	4b1f      	ldr	r3, [pc, #124]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800271e:	4a1e      	ldr	r2, [pc, #120]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 8002720:	2384      	movs	r3, #132	@ 0x84
 8002722:	58d3      	ldr	r3, [r2, r3]
 8002724:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	43da      	mvns	r2, r3
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	4013      	ands	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	2380      	movs	r3, #128	@ 0x80
 8002736:	029b      	lsls	r3, r3, #10
 8002738:	4013      	ands	r3, r2
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002744:	4914      	ldr	r1, [pc, #80]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 8002746:	2284      	movs	r2, #132	@ 0x84
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800274c:	4a12      	ldr	r2, [pc, #72]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 800274e:	2380      	movs	r3, #128	@ 0x80
 8002750:	58d3      	ldr	r3, [r2, r3]
 8002752:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	43da      	mvns	r2, r3
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	4013      	ands	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	2380      	movs	r3, #128	@ 0x80
 8002764:	025b      	lsls	r3, r3, #9
 8002766:	4013      	ands	r3, r2
 8002768:	d003      	beq.n	8002772 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4313      	orrs	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002772:	4909      	ldr	r1, [pc, #36]	@ (8002798 <HAL_GPIO_Init+0x2b8>)
 8002774:	2280      	movs	r2, #128	@ 0x80
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	3301      	adds	r3, #1
 800277e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	40da      	lsrs	r2, r3
 8002788:	1e13      	subs	r3, r2, #0
 800278a:	d000      	beq.n	800278e <HAL_GPIO_Init+0x2ae>
 800278c:	e6b0      	b.n	80024f0 <HAL_GPIO_Init+0x10>
  }
}
 800278e:	46c0      	nop			@ (mov r8, r8)
 8002790:	46c0      	nop			@ (mov r8, r8)
 8002792:	46bd      	mov	sp, r7
 8002794:	b006      	add	sp, #24
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40021800 	.word	0x40021800
 800279c:	50000400 	.word	0x50000400
 80027a0:	50000800 	.word	0x50000800
 80027a4:	50000c00 	.word	0x50000c00

080027a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	000a      	movs	r2, r1
 80027b2:	1cbb      	adds	r3, r7, #2
 80027b4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	1cba      	adds	r2, r7, #2
 80027bc:	8812      	ldrh	r2, [r2, #0]
 80027be:	4013      	ands	r3, r2
 80027c0:	d004      	beq.n	80027cc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80027c2:	230f      	movs	r3, #15
 80027c4:	18fb      	adds	r3, r7, r3
 80027c6:	2201      	movs	r2, #1
 80027c8:	701a      	strb	r2, [r3, #0]
 80027ca:	e003      	b.n	80027d4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027cc:	230f      	movs	r3, #15
 80027ce:	18fb      	adds	r3, r7, r3
 80027d0:	2200      	movs	r2, #0
 80027d2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80027d4:	230f      	movs	r3, #15
 80027d6:	18fb      	adds	r3, r7, r3
 80027d8:	781b      	ldrb	r3, [r3, #0]
}
 80027da:	0018      	movs	r0, r3
 80027dc:	46bd      	mov	sp, r7
 80027de:	b004      	add	sp, #16
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
 80027ea:	0008      	movs	r0, r1
 80027ec:	0011      	movs	r1, r2
 80027ee:	1cbb      	adds	r3, r7, #2
 80027f0:	1c02      	adds	r2, r0, #0
 80027f2:	801a      	strh	r2, [r3, #0]
 80027f4:	1c7b      	adds	r3, r7, #1
 80027f6:	1c0a      	adds	r2, r1, #0
 80027f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027fa:	1c7b      	adds	r3, r7, #1
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d004      	beq.n	800280c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002802:	1cbb      	adds	r3, r7, #2
 8002804:	881a      	ldrh	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800280a:	e003      	b.n	8002814 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800280c:	1cbb      	adds	r3, r7, #2
 800280e:	881a      	ldrh	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002814:	46c0      	nop			@ (mov r8, r8)
 8002816:	46bd      	mov	sp, r7
 8002818:	b002      	add	sp, #8
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	0002      	movs	r2, r0
 8002824:	1dbb      	adds	r3, r7, #6
 8002826:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002828:	4b10      	ldr	r3, [pc, #64]	@ (800286c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	1dba      	adds	r2, r7, #6
 800282e:	8812      	ldrh	r2, [r2, #0]
 8002830:	4013      	ands	r3, r2
 8002832:	d008      	beq.n	8002846 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002834:	4b0d      	ldr	r3, [pc, #52]	@ (800286c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002836:	1dba      	adds	r2, r7, #6
 8002838:	8812      	ldrh	r2, [r2, #0]
 800283a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800283c:	1dbb      	adds	r3, r7, #6
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	0018      	movs	r0, r3
 8002842:	f000 f815 	bl	8002870 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002846:	4b09      	ldr	r3, [pc, #36]	@ (800286c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	1dba      	adds	r2, r7, #6
 800284c:	8812      	ldrh	r2, [r2, #0]
 800284e:	4013      	ands	r3, r2
 8002850:	d008      	beq.n	8002864 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002852:	4b06      	ldr	r3, [pc, #24]	@ (800286c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002854:	1dba      	adds	r2, r7, #6
 8002856:	8812      	ldrh	r2, [r2, #0]
 8002858:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800285a:	1dbb      	adds	r3, r7, #6
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	0018      	movs	r0, r3
 8002860:	f7fe f8be 	bl	80009e0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002864:	46c0      	nop			@ (mov r8, r8)
 8002866:	46bd      	mov	sp, r7
 8002868:	b002      	add	sp, #8
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40021800 	.word	0x40021800

08002870 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	0002      	movs	r2, r0
 8002878:	1dbb      	adds	r3, r7, #6
 800287a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800287c:	46c0      	nop			@ (mov r8, r8)
 800287e:	46bd      	mov	sp, r7
 8002880:	b002      	add	sp, #8
 8002882:	bd80      	pop	{r7, pc}

08002884 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e08f      	b.n	80029b6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2241      	movs	r2, #65	@ 0x41
 800289a:	5c9b      	ldrb	r3, [r3, r2]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d107      	bne.n	80028b2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2240      	movs	r2, #64	@ 0x40
 80028a6:	2100      	movs	r1, #0
 80028a8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	0018      	movs	r0, r3
 80028ae:	f7fe fdef 	bl	8001490 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2241      	movs	r2, #65	@ 0x41
 80028b6:	2124      	movs	r1, #36	@ 0x24
 80028b8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2101      	movs	r1, #1
 80028c6:	438a      	bics	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	493b      	ldr	r1, [pc, #236]	@ (80029c0 <HAL_I2C_Init+0x13c>)
 80028d4:	400a      	ands	r2, r1
 80028d6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4938      	ldr	r1, [pc, #224]	@ (80029c4 <HAL_I2C_Init+0x140>)
 80028e4:	400a      	ands	r2, r1
 80028e6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d108      	bne.n	8002902 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2180      	movs	r1, #128	@ 0x80
 80028fa:	0209      	lsls	r1, r1, #8
 80028fc:	430a      	orrs	r2, r1
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	e007      	b.n	8002912 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2184      	movs	r1, #132	@ 0x84
 800290c:	0209      	lsls	r1, r1, #8
 800290e:	430a      	orrs	r2, r1
 8002910:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	2b02      	cmp	r3, #2
 8002918:	d109      	bne.n	800292e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2180      	movs	r1, #128	@ 0x80
 8002926:	0109      	lsls	r1, r1, #4
 8002928:	430a      	orrs	r2, r1
 800292a:	605a      	str	r2, [r3, #4]
 800292c:	e007      	b.n	800293e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4923      	ldr	r1, [pc, #140]	@ (80029c8 <HAL_I2C_Init+0x144>)
 800293a:	400a      	ands	r2, r1
 800293c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4920      	ldr	r1, [pc, #128]	@ (80029cc <HAL_I2C_Init+0x148>)
 800294a:	430a      	orrs	r2, r1
 800294c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	491a      	ldr	r1, [pc, #104]	@ (80029c4 <HAL_I2C_Init+0x140>)
 800295a:	400a      	ands	r2, r1
 800295c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691a      	ldr	r2, [r3, #16]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	431a      	orrs	r2, r3
 8002968:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	430a      	orrs	r2, r1
 8002976:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	69d9      	ldr	r1, [r3, #28]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a1a      	ldr	r2, [r3, #32]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	430a      	orrs	r2, r1
 8002986:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2101      	movs	r1, #1
 8002994:	430a      	orrs	r2, r1
 8002996:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2241      	movs	r2, #65	@ 0x41
 80029a2:	2120      	movs	r1, #32
 80029a4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2242      	movs	r2, #66	@ 0x42
 80029b0:	2100      	movs	r1, #0
 80029b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	0018      	movs	r0, r3
 80029b8:	46bd      	mov	sp, r7
 80029ba:	b002      	add	sp, #8
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	46c0      	nop			@ (mov r8, r8)
 80029c0:	f0ffffff 	.word	0xf0ffffff
 80029c4:	ffff7fff 	.word	0xffff7fff
 80029c8:	fffff7ff 	.word	0xfffff7ff
 80029cc:	02008000 	.word	0x02008000

080029d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2241      	movs	r2, #65	@ 0x41
 80029de:	5c9b      	ldrb	r3, [r3, r2]
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b20      	cmp	r3, #32
 80029e4:	d138      	bne.n	8002a58 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2240      	movs	r2, #64	@ 0x40
 80029ea:	5c9b      	ldrb	r3, [r3, r2]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80029f0:	2302      	movs	r3, #2
 80029f2:	e032      	b.n	8002a5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2240      	movs	r2, #64	@ 0x40
 80029f8:	2101      	movs	r1, #1
 80029fa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2241      	movs	r2, #65	@ 0x41
 8002a00:	2124      	movs	r1, #36	@ 0x24
 8002a02:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2101      	movs	r1, #1
 8002a10:	438a      	bics	r2, r1
 8002a12:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4911      	ldr	r1, [pc, #68]	@ (8002a64 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002a20:	400a      	ands	r2, r1
 8002a22:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	6819      	ldr	r1, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2101      	movs	r1, #1
 8002a40:	430a      	orrs	r2, r1
 8002a42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2241      	movs	r2, #65	@ 0x41
 8002a48:	2120      	movs	r1, #32
 8002a4a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2240      	movs	r2, #64	@ 0x40
 8002a50:	2100      	movs	r1, #0
 8002a52:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002a54:	2300      	movs	r3, #0
 8002a56:	e000      	b.n	8002a5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a58:	2302      	movs	r3, #2
  }
}
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b002      	add	sp, #8
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	46c0      	nop			@ (mov r8, r8)
 8002a64:	ffffefff 	.word	0xffffefff

08002a68 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2241      	movs	r2, #65	@ 0x41
 8002a76:	5c9b      	ldrb	r3, [r3, r2]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b20      	cmp	r3, #32
 8002a7c:	d139      	bne.n	8002af2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2240      	movs	r2, #64	@ 0x40
 8002a82:	5c9b      	ldrb	r3, [r3, r2]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d101      	bne.n	8002a8c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a88:	2302      	movs	r3, #2
 8002a8a:	e033      	b.n	8002af4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2240      	movs	r2, #64	@ 0x40
 8002a90:	2101      	movs	r1, #1
 8002a92:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2241      	movs	r2, #65	@ 0x41
 8002a98:	2124      	movs	r1, #36	@ 0x24
 8002a9a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	438a      	bics	r2, r1
 8002aaa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4a11      	ldr	r2, [pc, #68]	@ (8002afc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	021b      	lsls	r3, r3, #8
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2101      	movs	r1, #1
 8002ada:	430a      	orrs	r2, r1
 8002adc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2241      	movs	r2, #65	@ 0x41
 8002ae2:	2120      	movs	r1, #32
 8002ae4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2240      	movs	r2, #64	@ 0x40
 8002aea:	2100      	movs	r1, #0
 8002aec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	e000      	b.n	8002af4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002af2:	2302      	movs	r3, #2
  }
}
 8002af4:	0018      	movs	r0, r3
 8002af6:	46bd      	mov	sp, r7
 8002af8:	b004      	add	sp, #16
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	fffff0ff 	.word	0xfffff0ff

08002b00 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b04:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	4b03      	ldr	r3, [pc, #12]	@ (8002b18 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002b0a:	2180      	movs	r1, #128	@ 0x80
 8002b0c:	0049      	lsls	r1, r1, #1
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	601a      	str	r2, [r3, #0]
}
 8002b12:	46c0      	nop			@ (mov r8, r8)
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40007000 	.word	0x40007000

08002b1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002b24:	4b19      	ldr	r3, [pc, #100]	@ (8002b8c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a19      	ldr	r2, [pc, #100]	@ (8002b90 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	0019      	movs	r1, r3
 8002b2e:	4b17      	ldr	r3, [pc, #92]	@ (8002b8c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	2380      	movs	r3, #128	@ 0x80
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d11f      	bne.n	8002b80 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002b40:	4b14      	ldr	r3, [pc, #80]	@ (8002b94 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	0013      	movs	r3, r2
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	189b      	adds	r3, r3, r2
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4912      	ldr	r1, [pc, #72]	@ (8002b98 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f7fd fae2 	bl	8000118 <__udivsi3>
 8002b54:	0003      	movs	r3, r0
 8002b56:	3301      	adds	r3, #1
 8002b58:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b5a:	e008      	b.n	8002b6e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d003      	beq.n	8002b6a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	3b01      	subs	r3, #1
 8002b66:	60fb      	str	r3, [r7, #12]
 8002b68:	e001      	b.n	8002b6e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e009      	b.n	8002b82 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b6e:	4b07      	ldr	r3, [pc, #28]	@ (8002b8c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b70:	695a      	ldr	r2, [r3, #20]
 8002b72:	2380      	movs	r3, #128	@ 0x80
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	401a      	ands	r2, r3
 8002b78:	2380      	movs	r3, #128	@ 0x80
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d0ed      	beq.n	8002b5c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	0018      	movs	r0, r3
 8002b84:	46bd      	mov	sp, r7
 8002b86:	b004      	add	sp, #16
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	46c0      	nop			@ (mov r8, r8)
 8002b8c:	40007000 	.word	0x40007000
 8002b90:	fffff9ff 	.word	0xfffff9ff
 8002b94:	2000003c 	.word	0x2000003c
 8002b98:	000f4240 	.word	0x000f4240

08002b9c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b088      	sub	sp, #32
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e2fe      	b.n	80031ac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d100      	bne.n	8002bba <HAL_RCC_OscConfig+0x1e>
 8002bb8:	e07c      	b.n	8002cb4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bba:	4bc3      	ldr	r3, [pc, #780]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2238      	movs	r2, #56	@ 0x38
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bc4:	4bc0      	ldr	r3, [pc, #768]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	2203      	movs	r2, #3
 8002bca:	4013      	ands	r3, r2
 8002bcc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	2b10      	cmp	r3, #16
 8002bd2:	d102      	bne.n	8002bda <HAL_RCC_OscConfig+0x3e>
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	2b03      	cmp	r3, #3
 8002bd8:	d002      	beq.n	8002be0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d10b      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be0:	4bb9      	ldr	r3, [pc, #740]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	2380      	movs	r3, #128	@ 0x80
 8002be6:	029b      	lsls	r3, r3, #10
 8002be8:	4013      	ands	r3, r2
 8002bea:	d062      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x116>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d15e      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e2d9      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	2380      	movs	r3, #128	@ 0x80
 8002bfe:	025b      	lsls	r3, r3, #9
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d107      	bne.n	8002c14 <HAL_RCC_OscConfig+0x78>
 8002c04:	4bb0      	ldr	r3, [pc, #704]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	4baf      	ldr	r3, [pc, #700]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c0a:	2180      	movs	r1, #128	@ 0x80
 8002c0c:	0249      	lsls	r1, r1, #9
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	e020      	b.n	8002c56 <HAL_RCC_OscConfig+0xba>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	23a0      	movs	r3, #160	@ 0xa0
 8002c1a:	02db      	lsls	r3, r3, #11
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d10e      	bne.n	8002c3e <HAL_RCC_OscConfig+0xa2>
 8002c20:	4ba9      	ldr	r3, [pc, #676]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	4ba8      	ldr	r3, [pc, #672]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c26:	2180      	movs	r1, #128	@ 0x80
 8002c28:	02c9      	lsls	r1, r1, #11
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	4ba6      	ldr	r3, [pc, #664]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	4ba5      	ldr	r3, [pc, #660]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c34:	2180      	movs	r1, #128	@ 0x80
 8002c36:	0249      	lsls	r1, r1, #9
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	e00b      	b.n	8002c56 <HAL_RCC_OscConfig+0xba>
 8002c3e:	4ba2      	ldr	r3, [pc, #648]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	4ba1      	ldr	r3, [pc, #644]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c44:	49a1      	ldr	r1, [pc, #644]	@ (8002ecc <HAL_RCC_OscConfig+0x330>)
 8002c46:	400a      	ands	r2, r1
 8002c48:	601a      	str	r2, [r3, #0]
 8002c4a:	4b9f      	ldr	r3, [pc, #636]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	4b9e      	ldr	r3, [pc, #632]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c50:	499f      	ldr	r1, [pc, #636]	@ (8002ed0 <HAL_RCC_OscConfig+0x334>)
 8002c52:	400a      	ands	r2, r1
 8002c54:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d014      	beq.n	8002c88 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5e:	f7fe fed9 	bl	8001a14 <HAL_GetTick>
 8002c62:	0003      	movs	r3, r0
 8002c64:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c66:	e008      	b.n	8002c7a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c68:	f7fe fed4 	bl	8001a14 <HAL_GetTick>
 8002c6c:	0002      	movs	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b64      	cmp	r3, #100	@ 0x64
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e298      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c7a:	4b93      	ldr	r3, [pc, #588]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	2380      	movs	r3, #128	@ 0x80
 8002c80:	029b      	lsls	r3, r3, #10
 8002c82:	4013      	ands	r3, r2
 8002c84:	d0f0      	beq.n	8002c68 <HAL_RCC_OscConfig+0xcc>
 8002c86:	e015      	b.n	8002cb4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c88:	f7fe fec4 	bl	8001a14 <HAL_GetTick>
 8002c8c:	0003      	movs	r3, r0
 8002c8e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c92:	f7fe febf 	bl	8001a14 <HAL_GetTick>
 8002c96:	0002      	movs	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b64      	cmp	r3, #100	@ 0x64
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e283      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ca4:	4b88      	ldr	r3, [pc, #544]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	2380      	movs	r3, #128	@ 0x80
 8002caa:	029b      	lsls	r3, r3, #10
 8002cac:	4013      	ands	r3, r2
 8002cae:	d1f0      	bne.n	8002c92 <HAL_RCC_OscConfig+0xf6>
 8002cb0:	e000      	b.n	8002cb4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2202      	movs	r2, #2
 8002cba:	4013      	ands	r3, r2
 8002cbc:	d100      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x124>
 8002cbe:	e099      	b.n	8002df4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cc0:	4b81      	ldr	r3, [pc, #516]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	2238      	movs	r2, #56	@ 0x38
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cca:	4b7f      	ldr	r3, [pc, #508]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	2203      	movs	r2, #3
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	2b10      	cmp	r3, #16
 8002cd8:	d102      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x144>
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d002      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d135      	bne.n	8002d52 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ce6:	4b78      	ldr	r3, [pc, #480]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	2380      	movs	r3, #128	@ 0x80
 8002cec:	00db      	lsls	r3, r3, #3
 8002cee:	4013      	ands	r3, r2
 8002cf0:	d005      	beq.n	8002cfe <HAL_RCC_OscConfig+0x162>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e256      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cfe:	4b72      	ldr	r3, [pc, #456]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	4a74      	ldr	r2, [pc, #464]	@ (8002ed4 <HAL_RCC_OscConfig+0x338>)
 8002d04:	4013      	ands	r3, r2
 8002d06:	0019      	movs	r1, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	021a      	lsls	r2, r3, #8
 8002d0e:	4b6e      	ldr	r3, [pc, #440]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d10:	430a      	orrs	r2, r1
 8002d12:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d112      	bne.n	8002d40 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d1a:	4b6b      	ldr	r3, [pc, #428]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a6e      	ldr	r2, [pc, #440]	@ (8002ed8 <HAL_RCC_OscConfig+0x33c>)
 8002d20:	4013      	ands	r3, r2
 8002d22:	0019      	movs	r1, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691a      	ldr	r2, [r3, #16]
 8002d28:	4b67      	ldr	r3, [pc, #412]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002d2e:	4b66      	ldr	r3, [pc, #408]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	0adb      	lsrs	r3, r3, #11
 8002d34:	2207      	movs	r2, #7
 8002d36:	4013      	ands	r3, r2
 8002d38:	4a68      	ldr	r2, [pc, #416]	@ (8002edc <HAL_RCC_OscConfig+0x340>)
 8002d3a:	40da      	lsrs	r2, r3
 8002d3c:	4b68      	ldr	r3, [pc, #416]	@ (8002ee0 <HAL_RCC_OscConfig+0x344>)
 8002d3e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d40:	4b68      	ldr	r3, [pc, #416]	@ (8002ee4 <HAL_RCC_OscConfig+0x348>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	0018      	movs	r0, r3
 8002d46:	f7fe fe09 	bl	800195c <HAL_InitTick>
 8002d4a:	1e03      	subs	r3, r0, #0
 8002d4c:	d051      	beq.n	8002df2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e22c      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d030      	beq.n	8002dbc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d5a:	4b5b      	ldr	r3, [pc, #364]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a5e      	ldr	r2, [pc, #376]	@ (8002ed8 <HAL_RCC_OscConfig+0x33c>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	0019      	movs	r1, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691a      	ldr	r2, [r3, #16]
 8002d68:	4b57      	ldr	r3, [pc, #348]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002d6e:	4b56      	ldr	r3, [pc, #344]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	4b55      	ldr	r3, [pc, #340]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d74:	2180      	movs	r1, #128	@ 0x80
 8002d76:	0049      	lsls	r1, r1, #1
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7c:	f7fe fe4a 	bl	8001a14 <HAL_GetTick>
 8002d80:	0003      	movs	r3, r0
 8002d82:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d86:	f7fe fe45 	bl	8001a14 <HAL_GetTick>
 8002d8a:	0002      	movs	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e209      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d98:	4b4b      	ldr	r3, [pc, #300]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	2380      	movs	r3, #128	@ 0x80
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	4013      	ands	r3, r2
 8002da2:	d0f0      	beq.n	8002d86 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da4:	4b48      	ldr	r3, [pc, #288]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed4 <HAL_RCC_OscConfig+0x338>)
 8002daa:	4013      	ands	r3, r2
 8002dac:	0019      	movs	r1, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	021a      	lsls	r2, r3, #8
 8002db4:	4b44      	ldr	r3, [pc, #272]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002db6:	430a      	orrs	r2, r1
 8002db8:	605a      	str	r2, [r3, #4]
 8002dba:	e01b      	b.n	8002df4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002dbc:	4b42      	ldr	r3, [pc, #264]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	4b41      	ldr	r3, [pc, #260]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002dc2:	4949      	ldr	r1, [pc, #292]	@ (8002ee8 <HAL_RCC_OscConfig+0x34c>)
 8002dc4:	400a      	ands	r2, r1
 8002dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc8:	f7fe fe24 	bl	8001a14 <HAL_GetTick>
 8002dcc:	0003      	movs	r3, r0
 8002dce:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dd2:	f7fe fe1f 	bl	8001a14 <HAL_GetTick>
 8002dd6:	0002      	movs	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e1e3      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002de4:	4b38      	ldr	r3, [pc, #224]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	2380      	movs	r3, #128	@ 0x80
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	4013      	ands	r3, r2
 8002dee:	d1f0      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x236>
 8002df0:	e000      	b.n	8002df4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002df2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2208      	movs	r2, #8
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	d047      	beq.n	8002e8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002dfe:	4b32      	ldr	r3, [pc, #200]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2238      	movs	r2, #56	@ 0x38
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b18      	cmp	r3, #24
 8002e08:	d10a      	bne.n	8002e20 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0e:	2202      	movs	r2, #2
 8002e10:	4013      	ands	r3, r2
 8002e12:	d03c      	beq.n	8002e8e <HAL_RCC_OscConfig+0x2f2>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d138      	bne.n	8002e8e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e1c5      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d019      	beq.n	8002e5c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002e28:	4b27      	ldr	r3, [pc, #156]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002e2a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e2c:	4b26      	ldr	r3, [pc, #152]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002e2e:	2101      	movs	r1, #1
 8002e30:	430a      	orrs	r2, r1
 8002e32:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e34:	f7fe fdee 	bl	8001a14 <HAL_GetTick>
 8002e38:	0003      	movs	r3, r0
 8002e3a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e3e:	f7fe fde9 	bl	8001a14 <HAL_GetTick>
 8002e42:	0002      	movs	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e1ad      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e50:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002e52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e54:	2202      	movs	r2, #2
 8002e56:	4013      	ands	r3, r2
 8002e58:	d0f1      	beq.n	8002e3e <HAL_RCC_OscConfig+0x2a2>
 8002e5a:	e018      	b.n	8002e8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002e5e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e60:	4b19      	ldr	r3, [pc, #100]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002e62:	2101      	movs	r1, #1
 8002e64:	438a      	bics	r2, r1
 8002e66:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e68:	f7fe fdd4 	bl	8001a14 <HAL_GetTick>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e72:	f7fe fdcf 	bl	8001a14 <HAL_GetTick>
 8002e76:	0002      	movs	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e193      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e84:	4b10      	ldr	r3, [pc, #64]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002e86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e88:	2202      	movs	r2, #2
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	d1f1      	bne.n	8002e72 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2204      	movs	r2, #4
 8002e94:	4013      	ands	r3, r2
 8002e96:	d100      	bne.n	8002e9a <HAL_RCC_OscConfig+0x2fe>
 8002e98:	e0c6      	b.n	8003028 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e9a:	231f      	movs	r3, #31
 8002e9c:	18fb      	adds	r3, r7, r3
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002ea2:	4b09      	ldr	r3, [pc, #36]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	2238      	movs	r2, #56	@ 0x38
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	2b20      	cmp	r3, #32
 8002eac:	d11e      	bne.n	8002eec <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002eae:	4b06      	ldr	r3, [pc, #24]	@ (8002ec8 <HAL_RCC_OscConfig+0x32c>)
 8002eb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	d100      	bne.n	8002eba <HAL_RCC_OscConfig+0x31e>
 8002eb8:	e0b6      	b.n	8003028 <HAL_RCC_OscConfig+0x48c>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d000      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x328>
 8002ec2:	e0b1      	b.n	8003028 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e171      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	fffeffff 	.word	0xfffeffff
 8002ed0:	fffbffff 	.word	0xfffbffff
 8002ed4:	ffff80ff 	.word	0xffff80ff
 8002ed8:	ffffc7ff 	.word	0xffffc7ff
 8002edc:	00f42400 	.word	0x00f42400
 8002ee0:	2000003c 	.word	0x2000003c
 8002ee4:	20000040 	.word	0x20000040
 8002ee8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002eec:	4bb1      	ldr	r3, [pc, #708]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002eee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ef0:	2380      	movs	r3, #128	@ 0x80
 8002ef2:	055b      	lsls	r3, r3, #21
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d101      	bne.n	8002efc <HAL_RCC_OscConfig+0x360>
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e000      	b.n	8002efe <HAL_RCC_OscConfig+0x362>
 8002efc:	2300      	movs	r3, #0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d011      	beq.n	8002f26 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002f02:	4bac      	ldr	r3, [pc, #688]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002f04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f06:	4bab      	ldr	r3, [pc, #684]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002f08:	2180      	movs	r1, #128	@ 0x80
 8002f0a:	0549      	lsls	r1, r1, #21
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f10:	4ba8      	ldr	r3, [pc, #672]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002f12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f14:	2380      	movs	r3, #128	@ 0x80
 8002f16:	055b      	lsls	r3, r3, #21
 8002f18:	4013      	ands	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002f1e:	231f      	movs	r3, #31
 8002f20:	18fb      	adds	r3, r7, r3
 8002f22:	2201      	movs	r2, #1
 8002f24:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f26:	4ba4      	ldr	r3, [pc, #656]	@ (80031b8 <HAL_RCC_OscConfig+0x61c>)
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	2380      	movs	r3, #128	@ 0x80
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	4013      	ands	r3, r2
 8002f30:	d11a      	bne.n	8002f68 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f32:	4ba1      	ldr	r3, [pc, #644]	@ (80031b8 <HAL_RCC_OscConfig+0x61c>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	4ba0      	ldr	r3, [pc, #640]	@ (80031b8 <HAL_RCC_OscConfig+0x61c>)
 8002f38:	2180      	movs	r1, #128	@ 0x80
 8002f3a:	0049      	lsls	r1, r1, #1
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002f40:	f7fe fd68 	bl	8001a14 <HAL_GetTick>
 8002f44:	0003      	movs	r3, r0
 8002f46:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f4a:	f7fe fd63 	bl	8001a14 <HAL_GetTick>
 8002f4e:	0002      	movs	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e127      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f5c:	4b96      	ldr	r3, [pc, #600]	@ (80031b8 <HAL_RCC_OscConfig+0x61c>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	2380      	movs	r3, #128	@ 0x80
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	4013      	ands	r3, r2
 8002f66:	d0f0      	beq.n	8002f4a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d106      	bne.n	8002f7e <HAL_RCC_OscConfig+0x3e2>
 8002f70:	4b90      	ldr	r3, [pc, #576]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002f72:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f74:	4b8f      	ldr	r3, [pc, #572]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002f76:	2101      	movs	r1, #1
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f7c:	e01c      	b.n	8002fb8 <HAL_RCC_OscConfig+0x41c>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	2b05      	cmp	r3, #5
 8002f84:	d10c      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x404>
 8002f86:	4b8b      	ldr	r3, [pc, #556]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002f88:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f8a:	4b8a      	ldr	r3, [pc, #552]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002f8c:	2104      	movs	r1, #4
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f92:	4b88      	ldr	r3, [pc, #544]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002f94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f96:	4b87      	ldr	r3, [pc, #540]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002f98:	2101      	movs	r1, #1
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f9e:	e00b      	b.n	8002fb8 <HAL_RCC_OscConfig+0x41c>
 8002fa0:	4b84      	ldr	r3, [pc, #528]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002fa2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fa4:	4b83      	ldr	r3, [pc, #524]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	438a      	bics	r2, r1
 8002faa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002fac:	4b81      	ldr	r3, [pc, #516]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002fae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fb0:	4b80      	ldr	r3, [pc, #512]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002fb2:	2104      	movs	r1, #4
 8002fb4:	438a      	bics	r2, r1
 8002fb6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d014      	beq.n	8002fea <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc0:	f7fe fd28 	bl	8001a14 <HAL_GetTick>
 8002fc4:	0003      	movs	r3, r0
 8002fc6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fc8:	e009      	b.n	8002fde <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fca:	f7fe fd23 	bl	8001a14 <HAL_GetTick>
 8002fce:	0002      	movs	r2, r0
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	4a79      	ldr	r2, [pc, #484]	@ (80031bc <HAL_RCC_OscConfig+0x620>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e0e6      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fde:	4b75      	ldr	r3, [pc, #468]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8002fe0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	d0f0      	beq.n	8002fca <HAL_RCC_OscConfig+0x42e>
 8002fe8:	e013      	b.n	8003012 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fea:	f7fe fd13 	bl	8001a14 <HAL_GetTick>
 8002fee:	0003      	movs	r3, r0
 8002ff0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ff2:	e009      	b.n	8003008 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ff4:	f7fe fd0e 	bl	8001a14 <HAL_GetTick>
 8002ff8:	0002      	movs	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	4a6f      	ldr	r2, [pc, #444]	@ (80031bc <HAL_RCC_OscConfig+0x620>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e0d1      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003008:	4b6a      	ldr	r3, [pc, #424]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 800300a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300c:	2202      	movs	r2, #2
 800300e:	4013      	ands	r3, r2
 8003010:	d1f0      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003012:	231f      	movs	r3, #31
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d105      	bne.n	8003028 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800301c:	4b65      	ldr	r3, [pc, #404]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 800301e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003020:	4b64      	ldr	r3, [pc, #400]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8003022:	4967      	ldr	r1, [pc, #412]	@ (80031c0 <HAL_RCC_OscConfig+0x624>)
 8003024:	400a      	ands	r2, r1
 8003026:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	69db      	ldr	r3, [r3, #28]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d100      	bne.n	8003032 <HAL_RCC_OscConfig+0x496>
 8003030:	e0bb      	b.n	80031aa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003032:	4b60      	ldr	r3, [pc, #384]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	2238      	movs	r2, #56	@ 0x38
 8003038:	4013      	ands	r3, r2
 800303a:	2b10      	cmp	r3, #16
 800303c:	d100      	bne.n	8003040 <HAL_RCC_OscConfig+0x4a4>
 800303e:	e07b      	b.n	8003138 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	69db      	ldr	r3, [r3, #28]
 8003044:	2b02      	cmp	r3, #2
 8003046:	d156      	bne.n	80030f6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003048:	4b5a      	ldr	r3, [pc, #360]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	4b59      	ldr	r3, [pc, #356]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 800304e:	495d      	ldr	r1, [pc, #372]	@ (80031c4 <HAL_RCC_OscConfig+0x628>)
 8003050:	400a      	ands	r2, r1
 8003052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003054:	f7fe fcde 	bl	8001a14 <HAL_GetTick>
 8003058:	0003      	movs	r3, r0
 800305a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800305c:	e008      	b.n	8003070 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800305e:	f7fe fcd9 	bl	8001a14 <HAL_GetTick>
 8003062:	0002      	movs	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e09d      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003070:	4b50      	ldr	r3, [pc, #320]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	2380      	movs	r3, #128	@ 0x80
 8003076:	049b      	lsls	r3, r3, #18
 8003078:	4013      	ands	r3, r2
 800307a:	d1f0      	bne.n	800305e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800307c:	4b4d      	ldr	r3, [pc, #308]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	4a51      	ldr	r2, [pc, #324]	@ (80031c8 <HAL_RCC_OscConfig+0x62c>)
 8003082:	4013      	ands	r3, r2
 8003084:	0019      	movs	r1, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a1a      	ldr	r2, [r3, #32]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003094:	021b      	lsls	r3, r3, #8
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030a8:	431a      	orrs	r2, r3
 80030aa:	4b42      	ldr	r3, [pc, #264]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 80030ac:	430a      	orrs	r2, r1
 80030ae:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030b0:	4b40      	ldr	r3, [pc, #256]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	4b3f      	ldr	r3, [pc, #252]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 80030b6:	2180      	movs	r1, #128	@ 0x80
 80030b8:	0449      	lsls	r1, r1, #17
 80030ba:	430a      	orrs	r2, r1
 80030bc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80030be:	4b3d      	ldr	r3, [pc, #244]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 80030c0:	68da      	ldr	r2, [r3, #12]
 80030c2:	4b3c      	ldr	r3, [pc, #240]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 80030c4:	2180      	movs	r1, #128	@ 0x80
 80030c6:	0549      	lsls	r1, r1, #21
 80030c8:	430a      	orrs	r2, r1
 80030ca:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fe fca2 	bl	8001a14 <HAL_GetTick>
 80030d0:	0003      	movs	r3, r0
 80030d2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030d4:	e008      	b.n	80030e8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d6:	f7fe fc9d 	bl	8001a14 <HAL_GetTick>
 80030da:	0002      	movs	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e061      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030e8:	4b32      	ldr	r3, [pc, #200]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	2380      	movs	r3, #128	@ 0x80
 80030ee:	049b      	lsls	r3, r3, #18
 80030f0:	4013      	ands	r3, r2
 80030f2:	d0f0      	beq.n	80030d6 <HAL_RCC_OscConfig+0x53a>
 80030f4:	e059      	b.n	80031aa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f6:	4b2f      	ldr	r3, [pc, #188]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	4b2e      	ldr	r3, [pc, #184]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 80030fc:	4931      	ldr	r1, [pc, #196]	@ (80031c4 <HAL_RCC_OscConfig+0x628>)
 80030fe:	400a      	ands	r2, r1
 8003100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003102:	f7fe fc87 	bl	8001a14 <HAL_GetTick>
 8003106:	0003      	movs	r3, r0
 8003108:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800310c:	f7fe fc82 	bl	8001a14 <HAL_GetTick>
 8003110:	0002      	movs	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e046      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800311e:	4b25      	ldr	r3, [pc, #148]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	2380      	movs	r3, #128	@ 0x80
 8003124:	049b      	lsls	r3, r3, #18
 8003126:	4013      	ands	r3, r2
 8003128:	d1f0      	bne.n	800310c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800312a:	4b22      	ldr	r3, [pc, #136]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	4b21      	ldr	r3, [pc, #132]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8003130:	4926      	ldr	r1, [pc, #152]	@ (80031cc <HAL_RCC_OscConfig+0x630>)
 8003132:	400a      	ands	r2, r1
 8003134:	60da      	str	r2, [r3, #12]
 8003136:	e038      	b.n	80031aa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	69db      	ldr	r3, [r3, #28]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d101      	bne.n	8003144 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e033      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003144:	4b1b      	ldr	r3, [pc, #108]	@ (80031b4 <HAL_RCC_OscConfig+0x618>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	2203      	movs	r2, #3
 800314e:	401a      	ands	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	429a      	cmp	r2, r3
 8003156:	d126      	bne.n	80031a6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	2270      	movs	r2, #112	@ 0x70
 800315c:	401a      	ands	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003162:	429a      	cmp	r2, r3
 8003164:	d11f      	bne.n	80031a6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	23fe      	movs	r3, #254	@ 0xfe
 800316a:	01db      	lsls	r3, r3, #7
 800316c:	401a      	ands	r2, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003172:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003174:	429a      	cmp	r2, r3
 8003176:	d116      	bne.n	80031a6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003178:	697a      	ldr	r2, [r7, #20]
 800317a:	23f8      	movs	r3, #248	@ 0xf8
 800317c:	039b      	lsls	r3, r3, #14
 800317e:	401a      	ands	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003184:	429a      	cmp	r2, r3
 8003186:	d10e      	bne.n	80031a6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	23e0      	movs	r3, #224	@ 0xe0
 800318c:	051b      	lsls	r3, r3, #20
 800318e:	401a      	ands	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003194:	429a      	cmp	r2, r3
 8003196:	d106      	bne.n	80031a6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	0f5b      	lsrs	r3, r3, #29
 800319c:	075a      	lsls	r2, r3, #29
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d001      	beq.n	80031aa <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e000      	b.n	80031ac <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	0018      	movs	r0, r3
 80031ae:	46bd      	mov	sp, r7
 80031b0:	b008      	add	sp, #32
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40021000 	.word	0x40021000
 80031b8:	40007000 	.word	0x40007000
 80031bc:	00001388 	.word	0x00001388
 80031c0:	efffffff 	.word	0xefffffff
 80031c4:	feffffff 	.word	0xfeffffff
 80031c8:	11c1808c 	.word	0x11c1808c
 80031cc:	eefefffc 	.word	0xeefefffc

080031d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d101      	bne.n	80031e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e0e9      	b.n	80033b8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031e4:	4b76      	ldr	r3, [pc, #472]	@ (80033c0 <HAL_RCC_ClockConfig+0x1f0>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2207      	movs	r2, #7
 80031ea:	4013      	ands	r3, r2
 80031ec:	683a      	ldr	r2, [r7, #0]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d91e      	bls.n	8003230 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031f2:	4b73      	ldr	r3, [pc, #460]	@ (80033c0 <HAL_RCC_ClockConfig+0x1f0>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2207      	movs	r2, #7
 80031f8:	4393      	bics	r3, r2
 80031fa:	0019      	movs	r1, r3
 80031fc:	4b70      	ldr	r3, [pc, #448]	@ (80033c0 <HAL_RCC_ClockConfig+0x1f0>)
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	430a      	orrs	r2, r1
 8003202:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003204:	f7fe fc06 	bl	8001a14 <HAL_GetTick>
 8003208:	0003      	movs	r3, r0
 800320a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800320c:	e009      	b.n	8003222 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800320e:	f7fe fc01 	bl	8001a14 <HAL_GetTick>
 8003212:	0002      	movs	r2, r0
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	4a6a      	ldr	r2, [pc, #424]	@ (80033c4 <HAL_RCC_ClockConfig+0x1f4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e0ca      	b.n	80033b8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003222:	4b67      	ldr	r3, [pc, #412]	@ (80033c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2207      	movs	r2, #7
 8003228:	4013      	ands	r3, r2
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	429a      	cmp	r2, r3
 800322e:	d1ee      	bne.n	800320e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2202      	movs	r2, #2
 8003236:	4013      	ands	r3, r2
 8003238:	d015      	beq.n	8003266 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2204      	movs	r2, #4
 8003240:	4013      	ands	r3, r2
 8003242:	d006      	beq.n	8003252 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003244:	4b60      	ldr	r3, [pc, #384]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	4b5f      	ldr	r3, [pc, #380]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 800324a:	21e0      	movs	r1, #224	@ 0xe0
 800324c:	01c9      	lsls	r1, r1, #7
 800324e:	430a      	orrs	r2, r1
 8003250:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003252:	4b5d      	ldr	r3, [pc, #372]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	4a5d      	ldr	r2, [pc, #372]	@ (80033cc <HAL_RCC_ClockConfig+0x1fc>)
 8003258:	4013      	ands	r3, r2
 800325a:	0019      	movs	r1, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	4b59      	ldr	r3, [pc, #356]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003262:	430a      	orrs	r2, r1
 8003264:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2201      	movs	r2, #1
 800326c:	4013      	ands	r3, r2
 800326e:	d057      	beq.n	8003320 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d107      	bne.n	8003288 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003278:	4b53      	ldr	r3, [pc, #332]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	2380      	movs	r3, #128	@ 0x80
 800327e:	029b      	lsls	r3, r3, #10
 8003280:	4013      	ands	r3, r2
 8003282:	d12b      	bne.n	80032dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e097      	b.n	80033b8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	2b02      	cmp	r3, #2
 800328e:	d107      	bne.n	80032a0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003290:	4b4d      	ldr	r3, [pc, #308]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	2380      	movs	r3, #128	@ 0x80
 8003296:	049b      	lsls	r3, r3, #18
 8003298:	4013      	ands	r3, r2
 800329a:	d11f      	bne.n	80032dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e08b      	b.n	80033b8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d107      	bne.n	80032b8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032a8:	4b47      	ldr	r3, [pc, #284]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	2380      	movs	r3, #128	@ 0x80
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	4013      	ands	r3, r2
 80032b2:	d113      	bne.n	80032dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e07f      	b.n	80033b8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	2b03      	cmp	r3, #3
 80032be:	d106      	bne.n	80032ce <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032c0:	4b41      	ldr	r3, [pc, #260]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 80032c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c4:	2202      	movs	r2, #2
 80032c6:	4013      	ands	r3, r2
 80032c8:	d108      	bne.n	80032dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e074      	b.n	80033b8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032ce:	4b3e      	ldr	r3, [pc, #248]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 80032d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032d2:	2202      	movs	r2, #2
 80032d4:	4013      	ands	r3, r2
 80032d6:	d101      	bne.n	80032dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e06d      	b.n	80033b8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032dc:	4b3a      	ldr	r3, [pc, #232]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	2207      	movs	r2, #7
 80032e2:	4393      	bics	r3, r2
 80032e4:	0019      	movs	r1, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685a      	ldr	r2, [r3, #4]
 80032ea:	4b37      	ldr	r3, [pc, #220]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 80032ec:	430a      	orrs	r2, r1
 80032ee:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032f0:	f7fe fb90 	bl	8001a14 <HAL_GetTick>
 80032f4:	0003      	movs	r3, r0
 80032f6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032f8:	e009      	b.n	800330e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032fa:	f7fe fb8b 	bl	8001a14 <HAL_GetTick>
 80032fe:	0002      	movs	r2, r0
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	4a2f      	ldr	r2, [pc, #188]	@ (80033c4 <HAL_RCC_ClockConfig+0x1f4>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d901      	bls.n	800330e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e054      	b.n	80033b8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800330e:	4b2e      	ldr	r3, [pc, #184]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2238      	movs	r2, #56	@ 0x38
 8003314:	401a      	ands	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	00db      	lsls	r3, r3, #3
 800331c:	429a      	cmp	r2, r3
 800331e:	d1ec      	bne.n	80032fa <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003320:	4b27      	ldr	r3, [pc, #156]	@ (80033c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2207      	movs	r2, #7
 8003326:	4013      	ands	r3, r2
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	429a      	cmp	r2, r3
 800332c:	d21e      	bcs.n	800336c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800332e:	4b24      	ldr	r3, [pc, #144]	@ (80033c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2207      	movs	r2, #7
 8003334:	4393      	bics	r3, r2
 8003336:	0019      	movs	r1, r3
 8003338:	4b21      	ldr	r3, [pc, #132]	@ (80033c0 <HAL_RCC_ClockConfig+0x1f0>)
 800333a:	683a      	ldr	r2, [r7, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003340:	f7fe fb68 	bl	8001a14 <HAL_GetTick>
 8003344:	0003      	movs	r3, r0
 8003346:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003348:	e009      	b.n	800335e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800334a:	f7fe fb63 	bl	8001a14 <HAL_GetTick>
 800334e:	0002      	movs	r2, r0
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	4a1b      	ldr	r2, [pc, #108]	@ (80033c4 <HAL_RCC_ClockConfig+0x1f4>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d901      	bls.n	800335e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e02c      	b.n	80033b8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800335e:	4b18      	ldr	r3, [pc, #96]	@ (80033c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2207      	movs	r2, #7
 8003364:	4013      	ands	r3, r2
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	429a      	cmp	r2, r3
 800336a:	d1ee      	bne.n	800334a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2204      	movs	r2, #4
 8003372:	4013      	ands	r3, r2
 8003374:	d009      	beq.n	800338a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003376:	4b14      	ldr	r3, [pc, #80]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	4a15      	ldr	r2, [pc, #84]	@ (80033d0 <HAL_RCC_ClockConfig+0x200>)
 800337c:	4013      	ands	r3, r2
 800337e:	0019      	movs	r1, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	4b10      	ldr	r3, [pc, #64]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003386:	430a      	orrs	r2, r1
 8003388:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800338a:	f000 f829 	bl	80033e0 <HAL_RCC_GetSysClockFreq>
 800338e:	0001      	movs	r1, r0
 8003390:	4b0d      	ldr	r3, [pc, #52]	@ (80033c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	0a1b      	lsrs	r3, r3, #8
 8003396:	220f      	movs	r2, #15
 8003398:	401a      	ands	r2, r3
 800339a:	4b0e      	ldr	r3, [pc, #56]	@ (80033d4 <HAL_RCC_ClockConfig+0x204>)
 800339c:	0092      	lsls	r2, r2, #2
 800339e:	58d3      	ldr	r3, [r2, r3]
 80033a0:	221f      	movs	r2, #31
 80033a2:	4013      	ands	r3, r2
 80033a4:	000a      	movs	r2, r1
 80033a6:	40da      	lsrs	r2, r3
 80033a8:	4b0b      	ldr	r3, [pc, #44]	@ (80033d8 <HAL_RCC_ClockConfig+0x208>)
 80033aa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80033ac:	4b0b      	ldr	r3, [pc, #44]	@ (80033dc <HAL_RCC_ClockConfig+0x20c>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	0018      	movs	r0, r3
 80033b2:	f7fe fad3 	bl	800195c <HAL_InitTick>
 80033b6:	0003      	movs	r3, r0
}
 80033b8:	0018      	movs	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	b004      	add	sp, #16
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	40022000 	.word	0x40022000
 80033c4:	00001388 	.word	0x00001388
 80033c8:	40021000 	.word	0x40021000
 80033cc:	fffff0ff 	.word	0xfffff0ff
 80033d0:	ffff8fff 	.word	0xffff8fff
 80033d4:	0800646c 	.word	0x0800646c
 80033d8:	2000003c 	.word	0x2000003c
 80033dc:	20000040 	.word	0x20000040

080033e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033e6:	4b3c      	ldr	r3, [pc, #240]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	2238      	movs	r2, #56	@ 0x38
 80033ec:	4013      	ands	r3, r2
 80033ee:	d10f      	bne.n	8003410 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80033f0:	4b39      	ldr	r3, [pc, #228]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	0adb      	lsrs	r3, r3, #11
 80033f6:	2207      	movs	r2, #7
 80033f8:	4013      	ands	r3, r2
 80033fa:	2201      	movs	r2, #1
 80033fc:	409a      	lsls	r2, r3
 80033fe:	0013      	movs	r3, r2
 8003400:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003402:	6839      	ldr	r1, [r7, #0]
 8003404:	4835      	ldr	r0, [pc, #212]	@ (80034dc <HAL_RCC_GetSysClockFreq+0xfc>)
 8003406:	f7fc fe87 	bl	8000118 <__udivsi3>
 800340a:	0003      	movs	r3, r0
 800340c:	613b      	str	r3, [r7, #16]
 800340e:	e05d      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003410:	4b31      	ldr	r3, [pc, #196]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2238      	movs	r2, #56	@ 0x38
 8003416:	4013      	ands	r3, r2
 8003418:	2b08      	cmp	r3, #8
 800341a:	d102      	bne.n	8003422 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800341c:	4b30      	ldr	r3, [pc, #192]	@ (80034e0 <HAL_RCC_GetSysClockFreq+0x100>)
 800341e:	613b      	str	r3, [r7, #16]
 8003420:	e054      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003422:	4b2d      	ldr	r3, [pc, #180]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2238      	movs	r2, #56	@ 0x38
 8003428:	4013      	ands	r3, r2
 800342a:	2b10      	cmp	r3, #16
 800342c:	d138      	bne.n	80034a0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800342e:	4b2a      	ldr	r3, [pc, #168]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	2203      	movs	r2, #3
 8003434:	4013      	ands	r3, r2
 8003436:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003438:	4b27      	ldr	r3, [pc, #156]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	091b      	lsrs	r3, r3, #4
 800343e:	2207      	movs	r2, #7
 8003440:	4013      	ands	r3, r2
 8003442:	3301      	adds	r3, #1
 8003444:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2b03      	cmp	r3, #3
 800344a:	d10d      	bne.n	8003468 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800344c:	68b9      	ldr	r1, [r7, #8]
 800344e:	4824      	ldr	r0, [pc, #144]	@ (80034e0 <HAL_RCC_GetSysClockFreq+0x100>)
 8003450:	f7fc fe62 	bl	8000118 <__udivsi3>
 8003454:	0003      	movs	r3, r0
 8003456:	0019      	movs	r1, r3
 8003458:	4b1f      	ldr	r3, [pc, #124]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	0a1b      	lsrs	r3, r3, #8
 800345e:	227f      	movs	r2, #127	@ 0x7f
 8003460:	4013      	ands	r3, r2
 8003462:	434b      	muls	r3, r1
 8003464:	617b      	str	r3, [r7, #20]
        break;
 8003466:	e00d      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003468:	68b9      	ldr	r1, [r7, #8]
 800346a:	481c      	ldr	r0, [pc, #112]	@ (80034dc <HAL_RCC_GetSysClockFreq+0xfc>)
 800346c:	f7fc fe54 	bl	8000118 <__udivsi3>
 8003470:	0003      	movs	r3, r0
 8003472:	0019      	movs	r1, r3
 8003474:	4b18      	ldr	r3, [pc, #96]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	0a1b      	lsrs	r3, r3, #8
 800347a:	227f      	movs	r2, #127	@ 0x7f
 800347c:	4013      	ands	r3, r2
 800347e:	434b      	muls	r3, r1
 8003480:	617b      	str	r3, [r7, #20]
        break;
 8003482:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003484:	4b14      	ldr	r3, [pc, #80]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	0f5b      	lsrs	r3, r3, #29
 800348a:	2207      	movs	r2, #7
 800348c:	4013      	ands	r3, r2
 800348e:	3301      	adds	r3, #1
 8003490:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	6978      	ldr	r0, [r7, #20]
 8003496:	f7fc fe3f 	bl	8000118 <__udivsi3>
 800349a:	0003      	movs	r3, r0
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	e015      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80034a0:	4b0d      	ldr	r3, [pc, #52]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	2238      	movs	r2, #56	@ 0x38
 80034a6:	4013      	ands	r3, r2
 80034a8:	2b20      	cmp	r3, #32
 80034aa:	d103      	bne.n	80034b4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80034ac:	2380      	movs	r3, #128	@ 0x80
 80034ae:	021b      	lsls	r3, r3, #8
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	e00b      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80034b4:	4b08      	ldr	r3, [pc, #32]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	2238      	movs	r2, #56	@ 0x38
 80034ba:	4013      	ands	r3, r2
 80034bc:	2b18      	cmp	r3, #24
 80034be:	d103      	bne.n	80034c8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80034c0:	23fa      	movs	r3, #250	@ 0xfa
 80034c2:	01db      	lsls	r3, r3, #7
 80034c4:	613b      	str	r3, [r7, #16]
 80034c6:	e001      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80034cc:	693b      	ldr	r3, [r7, #16]
}
 80034ce:	0018      	movs	r0, r3
 80034d0:	46bd      	mov	sp, r7
 80034d2:	b006      	add	sp, #24
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	46c0      	nop			@ (mov r8, r8)
 80034d8:	40021000 	.word	0x40021000
 80034dc:	00f42400 	.word	0x00f42400
 80034e0:	007a1200 	.word	0x007a1200

080034e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80034ec:	2313      	movs	r3, #19
 80034ee:	18fb      	adds	r3, r7, r3
 80034f0:	2200      	movs	r2, #0
 80034f2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034f4:	2312      	movs	r3, #18
 80034f6:	18fb      	adds	r3, r7, r3
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	2380      	movs	r3, #128	@ 0x80
 8003502:	029b      	lsls	r3, r3, #10
 8003504:	4013      	ands	r3, r2
 8003506:	d100      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003508:	e0a3      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800350a:	2011      	movs	r0, #17
 800350c:	183b      	adds	r3, r7, r0
 800350e:	2200      	movs	r2, #0
 8003510:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003512:	4ba5      	ldr	r3, [pc, #660]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003514:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003516:	2380      	movs	r3, #128	@ 0x80
 8003518:	055b      	lsls	r3, r3, #21
 800351a:	4013      	ands	r3, r2
 800351c:	d110      	bne.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800351e:	4ba2      	ldr	r3, [pc, #648]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003520:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003522:	4ba1      	ldr	r3, [pc, #644]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003524:	2180      	movs	r1, #128	@ 0x80
 8003526:	0549      	lsls	r1, r1, #21
 8003528:	430a      	orrs	r2, r1
 800352a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800352c:	4b9e      	ldr	r3, [pc, #632]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800352e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003530:	2380      	movs	r3, #128	@ 0x80
 8003532:	055b      	lsls	r3, r3, #21
 8003534:	4013      	ands	r3, r2
 8003536:	60bb      	str	r3, [r7, #8]
 8003538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800353a:	183b      	adds	r3, r7, r0
 800353c:	2201      	movs	r2, #1
 800353e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003540:	4b9a      	ldr	r3, [pc, #616]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	4b99      	ldr	r3, [pc, #612]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003546:	2180      	movs	r1, #128	@ 0x80
 8003548:	0049      	lsls	r1, r1, #1
 800354a:	430a      	orrs	r2, r1
 800354c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800354e:	f7fe fa61 	bl	8001a14 <HAL_GetTick>
 8003552:	0003      	movs	r3, r0
 8003554:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003556:	e00b      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003558:	f7fe fa5c 	bl	8001a14 <HAL_GetTick>
 800355c:	0002      	movs	r2, r0
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d904      	bls.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003566:	2313      	movs	r3, #19
 8003568:	18fb      	adds	r3, r7, r3
 800356a:	2203      	movs	r2, #3
 800356c:	701a      	strb	r2, [r3, #0]
        break;
 800356e:	e005      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003570:	4b8e      	ldr	r3, [pc, #568]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	2380      	movs	r3, #128	@ 0x80
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	4013      	ands	r3, r2
 800357a:	d0ed      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800357c:	2313      	movs	r3, #19
 800357e:	18fb      	adds	r3, r7, r3
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d154      	bne.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003586:	4b88      	ldr	r3, [pc, #544]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003588:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800358a:	23c0      	movs	r3, #192	@ 0xc0
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4013      	ands	r3, r2
 8003590:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d019      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d014      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035a2:	4b81      	ldr	r3, [pc, #516]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a6:	4a82      	ldr	r2, [pc, #520]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035ac:	4b7e      	ldr	r3, [pc, #504]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035ae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035b0:	4b7d      	ldr	r3, [pc, #500]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035b2:	2180      	movs	r1, #128	@ 0x80
 80035b4:	0249      	lsls	r1, r1, #9
 80035b6:	430a      	orrs	r2, r1
 80035b8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035ba:	4b7b      	ldr	r3, [pc, #492]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035be:	4b7a      	ldr	r3, [pc, #488]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035c0:	497c      	ldr	r1, [pc, #496]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80035c2:	400a      	ands	r2, r1
 80035c4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035c6:	4b78      	ldr	r3, [pc, #480]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	2201      	movs	r2, #1
 80035d0:	4013      	ands	r3, r2
 80035d2:	d016      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d4:	f7fe fa1e 	bl	8001a14 <HAL_GetTick>
 80035d8:	0003      	movs	r3, r0
 80035da:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035dc:	e00c      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035de:	f7fe fa19 	bl	8001a14 <HAL_GetTick>
 80035e2:	0002      	movs	r2, r0
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	4a73      	ldr	r2, [pc, #460]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d904      	bls.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80035ee:	2313      	movs	r3, #19
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	2203      	movs	r2, #3
 80035f4:	701a      	strb	r2, [r3, #0]
            break;
 80035f6:	e004      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035f8:	4b6b      	ldr	r3, [pc, #428]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fc:	2202      	movs	r2, #2
 80035fe:	4013      	ands	r3, r2
 8003600:	d0ed      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003602:	2313      	movs	r3, #19
 8003604:	18fb      	adds	r3, r7, r3
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10a      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800360c:	4b66      	ldr	r3, [pc, #408]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800360e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003610:	4a67      	ldr	r2, [pc, #412]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003612:	4013      	ands	r3, r2
 8003614:	0019      	movs	r1, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800361a:	4b63      	ldr	r3, [pc, #396]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800361c:	430a      	orrs	r2, r1
 800361e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003620:	e00c      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003622:	2312      	movs	r3, #18
 8003624:	18fb      	adds	r3, r7, r3
 8003626:	2213      	movs	r2, #19
 8003628:	18ba      	adds	r2, r7, r2
 800362a:	7812      	ldrb	r2, [r2, #0]
 800362c:	701a      	strb	r2, [r3, #0]
 800362e:	e005      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003630:	2312      	movs	r3, #18
 8003632:	18fb      	adds	r3, r7, r3
 8003634:	2213      	movs	r2, #19
 8003636:	18ba      	adds	r2, r7, r2
 8003638:	7812      	ldrb	r2, [r2, #0]
 800363a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800363c:	2311      	movs	r3, #17
 800363e:	18fb      	adds	r3, r7, r3
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d105      	bne.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003646:	4b58      	ldr	r3, [pc, #352]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003648:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800364a:	4b57      	ldr	r3, [pc, #348]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800364c:	495b      	ldr	r1, [pc, #364]	@ (80037bc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800364e:	400a      	ands	r2, r1
 8003650:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2201      	movs	r2, #1
 8003658:	4013      	ands	r3, r2
 800365a:	d009      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800365c:	4b52      	ldr	r3, [pc, #328]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800365e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003660:	2203      	movs	r2, #3
 8003662:	4393      	bics	r3, r2
 8003664:	0019      	movs	r1, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	4b4f      	ldr	r3, [pc, #316]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800366c:	430a      	orrs	r2, r1
 800366e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2210      	movs	r2, #16
 8003676:	4013      	ands	r3, r2
 8003678:	d009      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800367a:	4b4b      	ldr	r3, [pc, #300]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800367c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800367e:	4a50      	ldr	r2, [pc, #320]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003680:	4013      	ands	r3, r2
 8003682:	0019      	movs	r1, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	4b47      	ldr	r3, [pc, #284]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800368a:	430a      	orrs	r2, r1
 800368c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	2380      	movs	r3, #128	@ 0x80
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4013      	ands	r3, r2
 8003698:	d009      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800369a:	4b43      	ldr	r3, [pc, #268]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800369c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800369e:	4a49      	ldr	r2, [pc, #292]	@ (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80036a0:	4013      	ands	r3, r2
 80036a2:	0019      	movs	r1, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	695a      	ldr	r2, [r3, #20]
 80036a8:	4b3f      	ldr	r3, [pc, #252]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036aa:	430a      	orrs	r2, r1
 80036ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	2380      	movs	r3, #128	@ 0x80
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	4013      	ands	r3, r2
 80036b8:	d009      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036ba:	4b3b      	ldr	r3, [pc, #236]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036be:	4a42      	ldr	r2, [pc, #264]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80036c0:	4013      	ands	r3, r2
 80036c2:	0019      	movs	r1, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	699a      	ldr	r2, [r3, #24]
 80036c8:	4b37      	ldr	r3, [pc, #220]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036ca:	430a      	orrs	r2, r1
 80036cc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2220      	movs	r2, #32
 80036d4:	4013      	ands	r3, r2
 80036d6:	d009      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036d8:	4b33      	ldr	r3, [pc, #204]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036dc:	4a3b      	ldr	r2, [pc, #236]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80036de:	4013      	ands	r3, r2
 80036e0:	0019      	movs	r1, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	68da      	ldr	r2, [r3, #12]
 80036e6:	4b30      	ldr	r3, [pc, #192]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036e8:	430a      	orrs	r2, r1
 80036ea:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	2380      	movs	r3, #128	@ 0x80
 80036f2:	01db      	lsls	r3, r3, #7
 80036f4:	4013      	ands	r3, r2
 80036f6:	d015      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036f8:	4b2b      	ldr	r3, [pc, #172]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	0899      	lsrs	r1, r3, #2
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	69da      	ldr	r2, [r3, #28]
 8003704:	4b28      	ldr	r3, [pc, #160]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003706:	430a      	orrs	r2, r1
 8003708:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69da      	ldr	r2, [r3, #28]
 800370e:	2380      	movs	r3, #128	@ 0x80
 8003710:	05db      	lsls	r3, r3, #23
 8003712:	429a      	cmp	r2, r3
 8003714:	d106      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003716:	4b24      	ldr	r3, [pc, #144]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003718:	68da      	ldr	r2, [r3, #12]
 800371a:	4b23      	ldr	r3, [pc, #140]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800371c:	2180      	movs	r1, #128	@ 0x80
 800371e:	0249      	lsls	r1, r1, #9
 8003720:	430a      	orrs	r2, r1
 8003722:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	2380      	movs	r3, #128	@ 0x80
 800372a:	039b      	lsls	r3, r3, #14
 800372c:	4013      	ands	r3, r2
 800372e:	d016      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003730:	4b1d      	ldr	r3, [pc, #116]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003734:	4a26      	ldr	r2, [pc, #152]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003736:	4013      	ands	r3, r2
 8003738:	0019      	movs	r1, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a1a      	ldr	r2, [r3, #32]
 800373e:	4b1a      	ldr	r3, [pc, #104]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003740:	430a      	orrs	r2, r1
 8003742:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a1a      	ldr	r2, [r3, #32]
 8003748:	2380      	movs	r3, #128	@ 0x80
 800374a:	03db      	lsls	r3, r3, #15
 800374c:	429a      	cmp	r2, r3
 800374e:	d106      	bne.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003750:	4b15      	ldr	r3, [pc, #84]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003752:	68da      	ldr	r2, [r3, #12]
 8003754:	4b14      	ldr	r3, [pc, #80]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003756:	2180      	movs	r1, #128	@ 0x80
 8003758:	0449      	lsls	r1, r1, #17
 800375a:	430a      	orrs	r2, r1
 800375c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	2380      	movs	r3, #128	@ 0x80
 8003764:	011b      	lsls	r3, r3, #4
 8003766:	4013      	ands	r3, r2
 8003768:	d016      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800376a:	4b0f      	ldr	r3, [pc, #60]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800376c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800376e:	4a19      	ldr	r2, [pc, #100]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003770:	4013      	ands	r3, r2
 8003772:	0019      	movs	r1, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	691a      	ldr	r2, [r3, #16]
 8003778:	4b0b      	ldr	r3, [pc, #44]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800377a:	430a      	orrs	r2, r1
 800377c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	691a      	ldr	r2, [r3, #16]
 8003782:	2380      	movs	r3, #128	@ 0x80
 8003784:	01db      	lsls	r3, r3, #7
 8003786:	429a      	cmp	r2, r3
 8003788:	d106      	bne.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800378a:	4b07      	ldr	r3, [pc, #28]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800378c:	68da      	ldr	r2, [r3, #12]
 800378e:	4b06      	ldr	r3, [pc, #24]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003790:	2180      	movs	r1, #128	@ 0x80
 8003792:	0249      	lsls	r1, r1, #9
 8003794:	430a      	orrs	r2, r1
 8003796:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003798:	2312      	movs	r3, #18
 800379a:	18fb      	adds	r3, r7, r3
 800379c:	781b      	ldrb	r3, [r3, #0]
}
 800379e:	0018      	movs	r0, r3
 80037a0:	46bd      	mov	sp, r7
 80037a2:	b006      	add	sp, #24
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	46c0      	nop			@ (mov r8, r8)
 80037a8:	40021000 	.word	0x40021000
 80037ac:	40007000 	.word	0x40007000
 80037b0:	fffffcff 	.word	0xfffffcff
 80037b4:	fffeffff 	.word	0xfffeffff
 80037b8:	00001388 	.word	0x00001388
 80037bc:	efffffff 	.word	0xefffffff
 80037c0:	fffff3ff 	.word	0xfffff3ff
 80037c4:	fff3ffff 	.word	0xfff3ffff
 80037c8:	ffcfffff 	.word	0xffcfffff
 80037cc:	ffffcfff 	.word	0xffffcfff
 80037d0:	ffbfffff 	.word	0xffbfffff
 80037d4:	ffff3fff 	.word	0xffff3fff

080037d8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80037d8:	b5b0      	push	{r4, r5, r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80037e0:	230f      	movs	r3, #15
 80037e2:	18fb      	adds	r3, r7, r3
 80037e4:	2201      	movs	r2, #1
 80037e6:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d100      	bne.n	80037f0 <HAL_RTC_Init+0x18>
 80037ee:	e08c      	b.n	800390a <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2229      	movs	r2, #41	@ 0x29
 80037f4:	5c9b      	ldrb	r3, [r3, r2]
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10b      	bne.n	8003814 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2228      	movs	r2, #40	@ 0x28
 8003800:	2100      	movs	r1, #0
 8003802:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2288      	movs	r2, #136	@ 0x88
 8003808:	0212      	lsls	r2, r2, #8
 800380a:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	0018      	movs	r0, r3
 8003810:	f7fd fea0 	bl	8001554 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2229      	movs	r2, #41	@ 0x29
 8003818:	2102      	movs	r1, #2
 800381a:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	2210      	movs	r2, #16
 8003824:	4013      	ands	r3, r2
 8003826:	2b10      	cmp	r3, #16
 8003828:	d062      	beq.n	80038f0 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	22ca      	movs	r2, #202	@ 0xca
 8003830:	625a      	str	r2, [r3, #36]	@ 0x24
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2253      	movs	r2, #83	@ 0x53
 8003838:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800383a:	250f      	movs	r5, #15
 800383c:	197c      	adds	r4, r7, r5
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	0018      	movs	r0, r3
 8003842:	f000 fbf3 	bl	800402c <RTC_EnterInitMode>
 8003846:	0003      	movs	r3, r0
 8003848:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800384a:	0028      	movs	r0, r5
 800384c:	183b      	adds	r3, r7, r0
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d12c      	bne.n	80038ae <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	699a      	ldr	r2, [r3, #24]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	492e      	ldr	r1, [pc, #184]	@ (8003918 <HAL_RTC_Init+0x140>)
 8003860:	400a      	ands	r2, r1
 8003862:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6999      	ldr	r1, [r3, #24]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	431a      	orrs	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	431a      	orrs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	430a      	orrs	r2, r1
 8003880:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6912      	ldr	r2, [r2, #16]
 800388a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	6919      	ldr	r1, [r3, #16]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	041a      	lsls	r2, r3, #16
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	430a      	orrs	r2, r1
 800389e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80038a0:	183c      	adds	r4, r7, r0
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	0018      	movs	r0, r3
 80038a6:	f000 fc03 	bl	80040b0 <RTC_ExitInitMode>
 80038aa:	0003      	movs	r3, r0
 80038ac:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80038ae:	230f      	movs	r3, #15
 80038b0:	18fb      	adds	r3, r7, r3
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d116      	bne.n	80038e6 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	699a      	ldr	r2, [r3, #24]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	00d2      	lsls	r2, r2, #3
 80038c4:	08d2      	lsrs	r2, r2, #3
 80038c6:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6999      	ldr	r1, [r3, #24]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	431a      	orrs	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	22ff      	movs	r2, #255	@ 0xff
 80038ec:	625a      	str	r2, [r3, #36]	@ 0x24
 80038ee:	e003      	b.n	80038f8 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80038f0:	230f      	movs	r3, #15
 80038f2:	18fb      	adds	r3, r7, r3
 80038f4:	2200      	movs	r2, #0
 80038f6:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80038f8:	230f      	movs	r3, #15
 80038fa:	18fb      	adds	r3, r7, r3
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d103      	bne.n	800390a <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2229      	movs	r2, #41	@ 0x29
 8003906:	2101      	movs	r1, #1
 8003908:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800390a:	230f      	movs	r3, #15
 800390c:	18fb      	adds	r3, r7, r3
 800390e:	781b      	ldrb	r3, [r3, #0]
}
 8003910:	0018      	movs	r0, r3
 8003912:	46bd      	mov	sp, r7
 8003914:	b004      	add	sp, #16
 8003916:	bdb0      	pop	{r4, r5, r7, pc}
 8003918:	fb8fffbf 	.word	0xfb8fffbf

0800391c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800391c:	b5b0      	push	{r4, r5, r7, lr}
 800391e:	b086      	sub	sp, #24
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2228      	movs	r2, #40	@ 0x28
 800392c:	5c9b      	ldrb	r3, [r3, r2]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d101      	bne.n	8003936 <HAL_RTC_SetTime+0x1a>
 8003932:	2302      	movs	r3, #2
 8003934:	e092      	b.n	8003a5c <HAL_RTC_SetTime+0x140>
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2228      	movs	r2, #40	@ 0x28
 800393a:	2101      	movs	r1, #1
 800393c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2229      	movs	r2, #41	@ 0x29
 8003942:	2102      	movs	r1, #2
 8003944:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	22ca      	movs	r2, #202	@ 0xca
 800394c:	625a      	str	r2, [r3, #36]	@ 0x24
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2253      	movs	r2, #83	@ 0x53
 8003954:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003956:	2513      	movs	r5, #19
 8003958:	197c      	adds	r4, r7, r5
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	0018      	movs	r0, r3
 800395e:	f000 fb65 	bl	800402c <RTC_EnterInitMode>
 8003962:	0003      	movs	r3, r0
 8003964:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003966:	197b      	adds	r3, r7, r5
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d162      	bne.n	8003a34 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d125      	bne.n	80039c0 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	2240      	movs	r2, #64	@ 0x40
 800397c:	4013      	ands	r3, r2
 800397e:	d102      	bne.n	8003986 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	2200      	movs	r2, #0
 8003984:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	0018      	movs	r0, r3
 800398c:	f000 fbd4 	bl	8004138 <RTC_ByteToBcd2>
 8003990:	0003      	movs	r3, r0
 8003992:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	785b      	ldrb	r3, [r3, #1]
 8003998:	0018      	movs	r0, r3
 800399a:	f000 fbcd 	bl	8004138 <RTC_ByteToBcd2>
 800399e:	0003      	movs	r3, r0
 80039a0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80039a2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	789b      	ldrb	r3, [r3, #2]
 80039a8:	0018      	movs	r0, r3
 80039aa:	f000 fbc5 	bl	8004138 <RTC_ByteToBcd2>
 80039ae:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80039b0:	0022      	movs	r2, r4
 80039b2:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	78db      	ldrb	r3, [r3, #3]
 80039b8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80039ba:	4313      	orrs	r3, r2
 80039bc:	617b      	str	r3, [r7, #20]
 80039be:	e017      	b.n	80039f0 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	2240      	movs	r2, #64	@ 0x40
 80039c8:	4013      	ands	r3, r2
 80039ca:	d102      	bne.n	80039d2 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	2200      	movs	r2, #0
 80039d0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	785b      	ldrb	r3, [r3, #1]
 80039dc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80039de:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80039e0:	68ba      	ldr	r2, [r7, #8]
 80039e2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80039e4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	78db      	ldrb	r3, [r3, #3]
 80039ea:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80039ec:	4313      	orrs	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	491b      	ldr	r1, [pc, #108]	@ (8003a64 <HAL_RTC_SetTime+0x148>)
 80039f8:	400a      	ands	r2, r1
 80039fa:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	699a      	ldr	r2, [r3, #24]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4918      	ldr	r1, [pc, #96]	@ (8003a68 <HAL_RTC_SetTime+0x14c>)
 8003a08:	400a      	ands	r2, r1
 8003a0a:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	6999      	ldr	r1, [r3, #24]
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003a24:	2313      	movs	r3, #19
 8003a26:	18fc      	adds	r4, r7, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	0018      	movs	r0, r3
 8003a2c:	f000 fb40 	bl	80040b0 <RTC_ExitInitMode>
 8003a30:	0003      	movs	r3, r0
 8003a32:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	22ff      	movs	r2, #255	@ 0xff
 8003a3a:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8003a3c:	2313      	movs	r3, #19
 8003a3e:	18fb      	adds	r3, r7, r3
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d103      	bne.n	8003a4e <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2229      	movs	r2, #41	@ 0x29
 8003a4a:	2101      	movs	r1, #1
 8003a4c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2228      	movs	r2, #40	@ 0x28
 8003a52:	2100      	movs	r1, #0
 8003a54:	5499      	strb	r1, [r3, r2]

  return status;
 8003a56:	2313      	movs	r3, #19
 8003a58:	18fb      	adds	r3, r7, r3
 8003a5a:	781b      	ldrb	r3, [r3, #0]
}
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b006      	add	sp, #24
 8003a62:	bdb0      	pop	{r4, r5, r7, pc}
 8003a64:	007f7f7f 	.word	0x007f7f7f
 8003a68:	fffbffff 	.word	0xfffbffff

08003a6c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689a      	ldr	r2, [r3, #8]
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	045b      	lsls	r3, r3, #17
 8003a8a:	0c5a      	lsrs	r2, r3, #17
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a22      	ldr	r2, [pc, #136]	@ (8003b20 <HAL_RTC_GetTime+0xb4>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	0c1b      	lsrs	r3, r3, #16
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	223f      	movs	r2, #63	@ 0x3f
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	b2da      	uxtb	r2, r3
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	0a1b      	lsrs	r3, r3, #8
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	227f      	movs	r2, #127	@ 0x7f
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	b2da      	uxtb	r2, r3
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	227f      	movs	r2, #127	@ 0x7f
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	0d9b      	lsrs	r3, r3, #22
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	b2da      	uxtb	r2, r3
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d11a      	bne.n	8003b16 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f000 fb4f 	bl	8004188 <RTC_Bcd2ToByte>
 8003aea:	0003      	movs	r3, r0
 8003aec:	001a      	movs	r2, r3
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	785b      	ldrb	r3, [r3, #1]
 8003af6:	0018      	movs	r0, r3
 8003af8:	f000 fb46 	bl	8004188 <RTC_Bcd2ToByte>
 8003afc:	0003      	movs	r3, r0
 8003afe:	001a      	movs	r2, r3
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	789b      	ldrb	r3, [r3, #2]
 8003b08:	0018      	movs	r0, r3
 8003b0a:	f000 fb3d 	bl	8004188 <RTC_Bcd2ToByte>
 8003b0e:	0003      	movs	r3, r0
 8003b10:	001a      	movs	r2, r3
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	0018      	movs	r0, r3
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	b006      	add	sp, #24
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	007f7f7f 	.word	0x007f7f7f

08003b24 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003b24:	b5b0      	push	{r4, r5, r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2228      	movs	r2, #40	@ 0x28
 8003b34:	5c9b      	ldrb	r3, [r3, r2]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d101      	bne.n	8003b3e <HAL_RTC_SetDate+0x1a>
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	e07e      	b.n	8003c3c <HAL_RTC_SetDate+0x118>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2228      	movs	r2, #40	@ 0x28
 8003b42:	2101      	movs	r1, #1
 8003b44:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2229      	movs	r2, #41	@ 0x29
 8003b4a:	2102      	movs	r1, #2
 8003b4c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d10e      	bne.n	8003b72 <HAL_RTC_SetDate+0x4e>
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	785b      	ldrb	r3, [r3, #1]
 8003b58:	001a      	movs	r2, r3
 8003b5a:	2310      	movs	r3, #16
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	d008      	beq.n	8003b72 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	785b      	ldrb	r3, [r3, #1]
 8003b64:	2210      	movs	r2, #16
 8003b66:	4393      	bics	r3, r2
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	330a      	adds	r3, #10
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d11c      	bne.n	8003bb2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	78db      	ldrb	r3, [r3, #3]
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	f000 fadb 	bl	8004138 <RTC_ByteToBcd2>
 8003b82:	0003      	movs	r3, r0
 8003b84:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	785b      	ldrb	r3, [r3, #1]
 8003b8a:	0018      	movs	r0, r3
 8003b8c:	f000 fad4 	bl	8004138 <RTC_ByteToBcd2>
 8003b90:	0003      	movs	r3, r0
 8003b92:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003b94:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	789b      	ldrb	r3, [r3, #2]
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	f000 facc 	bl	8004138 <RTC_ByteToBcd2>
 8003ba0:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003ba2:	0022      	movs	r2, r4
 8003ba4:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
 8003bb0:	e00e      	b.n	8003bd0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	78db      	ldrb	r3, [r3, #3]
 8003bb6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	785b      	ldrb	r3, [r3, #1]
 8003bbc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003bbe:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003bc4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	22ca      	movs	r2, #202	@ 0xca
 8003bd6:	625a      	str	r2, [r3, #36]	@ 0x24
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2253      	movs	r2, #83	@ 0x53
 8003bde:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003be0:	2513      	movs	r5, #19
 8003be2:	197c      	adds	r4, r7, r5
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	0018      	movs	r0, r3
 8003be8:	f000 fa20 	bl	800402c <RTC_EnterInitMode>
 8003bec:	0003      	movs	r3, r0
 8003bee:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003bf0:	0028      	movs	r0, r5
 8003bf2:	183b      	adds	r3, r7, r0
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10c      	bne.n	8003c14 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	4910      	ldr	r1, [pc, #64]	@ (8003c44 <HAL_RTC_SetDate+0x120>)
 8003c02:	400a      	ands	r2, r1
 8003c04:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003c06:	183c      	adds	r4, r7, r0
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f000 fa50 	bl	80040b0 <RTC_ExitInitMode>
 8003c10:	0003      	movs	r3, r0
 8003c12:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	22ff      	movs	r2, #255	@ 0xff
 8003c1a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003c1c:	2313      	movs	r3, #19
 8003c1e:	18fb      	adds	r3, r7, r3
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d103      	bne.n	8003c2e <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2229      	movs	r2, #41	@ 0x29
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2228      	movs	r2, #40	@ 0x28
 8003c32:	2100      	movs	r1, #0
 8003c34:	5499      	strb	r1, [r3, r2]

  return status;
 8003c36:	2313      	movs	r3, #19
 8003c38:	18fb      	adds	r3, r7, r3
 8003c3a:	781b      	ldrb	r3, [r3, #0]
}
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b006      	add	sp, #24
 8003c42:	bdb0      	pop	{r4, r5, r7, pc}
 8003c44:	00ffff3f 	.word	0x00ffff3f

08003c48 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	4a21      	ldr	r2, [pc, #132]	@ (8003ce0 <HAL_RTC_GetDate+0x98>)
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	0c1b      	lsrs	r3, r3, #16
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	0a1b      	lsrs	r3, r3, #8
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	221f      	movs	r2, #31
 8003c72:	4013      	ands	r3, r2
 8003c74:	b2da      	uxtb	r2, r3
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	223f      	movs	r2, #63	@ 0x3f
 8003c80:	4013      	ands	r3, r2
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	0b5b      	lsrs	r3, r3, #13
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2207      	movs	r2, #7
 8003c90:	4013      	ands	r3, r2
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d11a      	bne.n	8003cd4 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	78db      	ldrb	r3, [r3, #3]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f000 fa70 	bl	8004188 <RTC_Bcd2ToByte>
 8003ca8:	0003      	movs	r3, r0
 8003caa:	001a      	movs	r2, r3
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	785b      	ldrb	r3, [r3, #1]
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f000 fa67 	bl	8004188 <RTC_Bcd2ToByte>
 8003cba:	0003      	movs	r3, r0
 8003cbc:	001a      	movs	r2, r3
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	789b      	ldrb	r3, [r3, #2]
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f000 fa5e 	bl	8004188 <RTC_Bcd2ToByte>
 8003ccc:	0003      	movs	r3, r0
 8003cce:	001a      	movs	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	0018      	movs	r0, r3
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	b006      	add	sp, #24
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	46c0      	nop			@ (mov r8, r8)
 8003ce0:	00ffff3f 	.word	0x00ffff3f

08003ce4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003ce4:	b590      	push	{r4, r7, lr}
 8003ce6:	b089      	sub	sp, #36	@ 0x24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2228      	movs	r2, #40	@ 0x28
 8003cf4:	5c9b      	ldrb	r3, [r3, r2]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d101      	bne.n	8003cfe <HAL_RTC_SetAlarm_IT+0x1a>
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	e127      	b.n	8003f4e <HAL_RTC_SetAlarm_IT+0x26a>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2228      	movs	r2, #40	@ 0x28
 8003d02:	2101      	movs	r1, #1
 8003d04:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2229      	movs	r2, #41	@ 0x29
 8003d0a:	2102      	movs	r1, #2
 8003d0c:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d136      	bne.n	8003d82 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	2240      	movs	r2, #64	@ 0x40
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	d102      	bne.n	8003d26 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2200      	movs	r2, #0
 8003d24:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	0018      	movs	r0, r3
 8003d2c:	f000 fa04 	bl	8004138 <RTC_ByteToBcd2>
 8003d30:	0003      	movs	r3, r0
 8003d32:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	785b      	ldrb	r3, [r3, #1]
 8003d38:	0018      	movs	r0, r3
 8003d3a:	f000 f9fd 	bl	8004138 <RTC_ByteToBcd2>
 8003d3e:	0003      	movs	r3, r0
 8003d40:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d42:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	789b      	ldrb	r3, [r3, #2]
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f000 f9f5 	bl	8004138 <RTC_ByteToBcd2>
 8003d4e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003d50:	0022      	movs	r2, r4
 8003d52:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	78db      	ldrb	r3, [r3, #3]
 8003d58:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2220      	movs	r2, #32
 8003d62:	5c9b      	ldrb	r3, [r3, r2]
 8003d64:	0018      	movs	r0, r3
 8003d66:	f000 f9e7 	bl	8004138 <RTC_ByteToBcd2>
 8003d6a:	0003      	movs	r3, r0
 8003d6c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003d6e:	0022      	movs	r2, r4
 8003d70:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003d76:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	61fb      	str	r3, [r7, #28]
 8003d80:	e022      	b.n	8003dc8 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	2240      	movs	r2, #64	@ 0x40
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	d102      	bne.n	8003d94 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2200      	movs	r2, #0
 8003d92:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	785b      	ldrb	r3, [r3, #1]
 8003d9e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003da0:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003da6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	78db      	ldrb	r3, [r3, #3]
 8003dac:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003dae:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	2120      	movs	r1, #32
 8003db4:	5c5b      	ldrb	r3, [r3, r1]
 8003db6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003db8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003dbe:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	22ca      	movs	r2, #202	@ 0xca
 8003dda:	625a      	str	r2, [r3, #36]	@ 0x24
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2253      	movs	r2, #83	@ 0x53
 8003de2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003de8:	2380      	movs	r3, #128	@ 0x80
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d14c      	bne.n	8003e8a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	699a      	ldr	r2, [r3, #24]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4957      	ldr	r1, [pc, #348]	@ (8003f58 <HAL_RTC_SetAlarm_IT+0x274>)
 8003dfc:	400a      	ands	r2, r1
 8003dfe:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8003e10:	f7fd fe00 	bl	8001a14 <HAL_GetTick>
 8003e14:	0003      	movs	r3, r0
 8003e16:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003e18:	e016      	b.n	8003e48 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003e1a:	f7fd fdfb 	bl	8001a14 <HAL_GetTick>
 8003e1e:	0002      	movs	r2, r0
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	1ad2      	subs	r2, r2, r3
 8003e24:	23fa      	movs	r3, #250	@ 0xfa
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d90d      	bls.n	8003e48 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	22ff      	movs	r2, #255	@ 0xff
 8003e32:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2229      	movs	r2, #41	@ 0x29
 8003e38:	2103      	movs	r1, #3
 8003e3a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2228      	movs	r2, #40	@ 0x28
 8003e40:	2100      	movs	r1, #0
 8003e42:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e082      	b.n	8003f4e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	4013      	ands	r3, r2
 8003e52:	d0e2      	beq.n	8003e1a <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	69fa      	ldr	r2, [r7, #28]
 8003e5a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	699a      	ldr	r2, [r3, #24]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2180      	movs	r1, #128	@ 0x80
 8003e70:	0049      	lsls	r1, r1, #1
 8003e72:	430a      	orrs	r2, r1
 8003e74:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	699a      	ldr	r2, [r3, #24]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2180      	movs	r1, #128	@ 0x80
 8003e82:	0149      	lsls	r1, r1, #5
 8003e84:	430a      	orrs	r2, r1
 8003e86:	619a      	str	r2, [r3, #24]
 8003e88:	e04b      	b.n	8003f22 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	699a      	ldr	r2, [r3, #24]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4931      	ldr	r1, [pc, #196]	@ (8003f5c <HAL_RTC_SetAlarm_IT+0x278>)
 8003e96:	400a      	ands	r2, r1
 8003e98:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2102      	movs	r1, #2
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8003eaa:	f7fd fdb3 	bl	8001a14 <HAL_GetTick>
 8003eae:	0003      	movs	r3, r0
 8003eb0:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003eb2:	e016      	b.n	8003ee2 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003eb4:	f7fd fdae 	bl	8001a14 <HAL_GetTick>
 8003eb8:	0002      	movs	r2, r0
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	1ad2      	subs	r2, r2, r3
 8003ebe:	23fa      	movs	r3, #250	@ 0xfa
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d90d      	bls.n	8003ee2 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	22ff      	movs	r2, #255	@ 0xff
 8003ecc:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2229      	movs	r2, #41	@ 0x29
 8003ed2:	2103      	movs	r1, #3
 8003ed4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2228      	movs	r2, #40	@ 0x28
 8003eda:	2100      	movs	r1, #0
 8003edc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e035      	b.n	8003f4e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	2202      	movs	r2, #2
 8003eea:	4013      	ands	r3, r2
 8003eec:	d0e2      	beq.n	8003eb4 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	69fa      	ldr	r2, [r7, #28]
 8003ef4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	699a      	ldr	r2, [r3, #24]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2180      	movs	r1, #128	@ 0x80
 8003f0a:	0089      	lsls	r1, r1, #2
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	699a      	ldr	r2, [r3, #24]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2180      	movs	r1, #128	@ 0x80
 8003f1c:	0189      	lsls	r1, r1, #6
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003f22:	4a0f      	ldr	r2, [pc, #60]	@ (8003f60 <HAL_RTC_SetAlarm_IT+0x27c>)
 8003f24:	2380      	movs	r3, #128	@ 0x80
 8003f26:	58d3      	ldr	r3, [r2, r3]
 8003f28:	490d      	ldr	r1, [pc, #52]	@ (8003f60 <HAL_RTC_SetAlarm_IT+0x27c>)
 8003f2a:	2280      	movs	r2, #128	@ 0x80
 8003f2c:	0312      	lsls	r2, r2, #12
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	2280      	movs	r2, #128	@ 0x80
 8003f32:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	22ff      	movs	r2, #255	@ 0xff
 8003f3a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2229      	movs	r2, #41	@ 0x29
 8003f40:	2101      	movs	r1, #1
 8003f42:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2228      	movs	r2, #40	@ 0x28
 8003f48:	2100      	movs	r1, #0
 8003f4a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	0018      	movs	r0, r3
 8003f50:	46bd      	mov	sp, r7
 8003f52:	b009      	add	sp, #36	@ 0x24
 8003f54:	bd90      	pop	{r4, r7, pc}
 8003f56:	46c0      	nop			@ (mov r8, r8)
 8003f58:	fffffeff 	.word	0xfffffeff
 8003f5c:	fffffdff 	.word	0xfffffdff
 8003f60:	40021800 	.word	0x40021800

08003f64 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	699a      	ldr	r2, [r3, #24]
 8003f72:	2380      	movs	r3, #128	@ 0x80
 8003f74:	015b      	lsls	r3, r3, #5
 8003f76:	4013      	ands	r3, r2
 8003f78:	d011      	beq.n	8003f9e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f80:	2201      	movs	r2, #1
 8003f82:	4013      	ands	r3, r2
 8003f84:	d00b      	beq.n	8003f9e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2101      	movs	r1, #1
 8003f92:	430a      	orrs	r2, r1
 8003f94:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	0018      	movs	r0, r3
 8003f9a:	f7fc fd19 	bl	80009d0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	699a      	ldr	r2, [r3, #24]
 8003fa4:	2380      	movs	r3, #128	@ 0x80
 8003fa6:	019b      	lsls	r3, r3, #6
 8003fa8:	4013      	ands	r3, r2
 8003faa:	d011      	beq.n	8003fd0 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fb2:	2202      	movs	r2, #2
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	d00b      	beq.n	8003fd0 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2102      	movs	r1, #2
 8003fc4:	430a      	orrs	r2, r1
 8003fc6:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	0018      	movs	r0, r3
 8003fcc:	f000 f942 	bl	8004254 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2229      	movs	r2, #41	@ 0x29
 8003fd4:	2101      	movs	r1, #1
 8003fd6:	5499      	strb	r1, [r3, r2]
}
 8003fd8:	46c0      	nop			@ (mov r8, r8)
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	b002      	add	sp, #8
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a0e      	ldr	r2, [pc, #56]	@ (8004028 <HAL_RTC_WaitForSynchro+0x48>)
 8003fee:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003ff0:	f7fd fd10 	bl	8001a14 <HAL_GetTick>
 8003ff4:	0003      	movs	r3, r0
 8003ff6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003ff8:	e00a      	b.n	8004010 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003ffa:	f7fd fd0b 	bl	8001a14 <HAL_GetTick>
 8003ffe:	0002      	movs	r2, r0
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	1ad2      	subs	r2, r2, r3
 8004004:	23fa      	movs	r3, #250	@ 0xfa
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	429a      	cmp	r2, r3
 800400a:	d901      	bls.n	8004010 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e006      	b.n	800401e <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	2220      	movs	r2, #32
 8004018:	4013      	ands	r3, r2
 800401a:	d0ee      	beq.n	8003ffa <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	0018      	movs	r0, r3
 8004020:	46bd      	mov	sp, r7
 8004022:	b004      	add	sp, #16
 8004024:	bd80      	pop	{r7, pc}
 8004026:	46c0      	nop			@ (mov r8, r8)
 8004028:	0001005f 	.word	0x0001005f

0800402c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8004034:	230f      	movs	r3, #15
 8004036:	18fb      	adds	r3, r7, r3
 8004038:	2200      	movs	r2, #0
 800403a:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	2240      	movs	r2, #64	@ 0x40
 8004044:	4013      	ands	r3, r2
 8004046:	d12c      	bne.n	80040a2 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2180      	movs	r1, #128	@ 0x80
 8004054:	430a      	orrs	r2, r1
 8004056:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004058:	f7fd fcdc 	bl	8001a14 <HAL_GetTick>
 800405c:	0003      	movs	r3, r0
 800405e:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004060:	e014      	b.n	800408c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004062:	f7fd fcd7 	bl	8001a14 <HAL_GetTick>
 8004066:	0002      	movs	r2, r0
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	1ad2      	subs	r2, r2, r3
 800406c:	200f      	movs	r0, #15
 800406e:	183b      	adds	r3, r7, r0
 8004070:	1839      	adds	r1, r7, r0
 8004072:	7809      	ldrb	r1, [r1, #0]
 8004074:	7019      	strb	r1, [r3, #0]
 8004076:	23fa      	movs	r3, #250	@ 0xfa
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	429a      	cmp	r2, r3
 800407c:	d906      	bls.n	800408c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800407e:	183b      	adds	r3, r7, r0
 8004080:	2203      	movs	r2, #3
 8004082:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2229      	movs	r2, #41	@ 0x29
 8004088:	2103      	movs	r1, #3
 800408a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	2240      	movs	r2, #64	@ 0x40
 8004094:	4013      	ands	r3, r2
 8004096:	d104      	bne.n	80040a2 <RTC_EnterInitMode+0x76>
 8004098:	230f      	movs	r3, #15
 800409a:	18fb      	adds	r3, r7, r3
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	2b03      	cmp	r3, #3
 80040a0:	d1df      	bne.n	8004062 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80040a2:	230f      	movs	r3, #15
 80040a4:	18fb      	adds	r3, r7, r3
 80040a6:	781b      	ldrb	r3, [r3, #0]
}
 80040a8:	0018      	movs	r0, r3
 80040aa:	46bd      	mov	sp, r7
 80040ac:	b004      	add	sp, #16
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80040b0:	b590      	push	{r4, r7, lr}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040b8:	240f      	movs	r4, #15
 80040ba:	193b      	adds	r3, r7, r4
 80040bc:	2200      	movs	r2, #0
 80040be:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80040c0:	4b1c      	ldr	r3, [pc, #112]	@ (8004134 <RTC_ExitInitMode+0x84>)
 80040c2:	68da      	ldr	r2, [r3, #12]
 80040c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004134 <RTC_ExitInitMode+0x84>)
 80040c6:	2180      	movs	r1, #128	@ 0x80
 80040c8:	438a      	bics	r2, r1
 80040ca:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80040cc:	4b19      	ldr	r3, [pc, #100]	@ (8004134 <RTC_ExitInitMode+0x84>)
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	2220      	movs	r2, #32
 80040d2:	4013      	ands	r3, r2
 80040d4:	d10d      	bne.n	80040f2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	0018      	movs	r0, r3
 80040da:	f7ff ff81 	bl	8003fe0 <HAL_RTC_WaitForSynchro>
 80040de:	1e03      	subs	r3, r0, #0
 80040e0:	d021      	beq.n	8004126 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2229      	movs	r2, #41	@ 0x29
 80040e6:	2103      	movs	r1, #3
 80040e8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80040ea:	193b      	adds	r3, r7, r4
 80040ec:	2203      	movs	r2, #3
 80040ee:	701a      	strb	r2, [r3, #0]
 80040f0:	e019      	b.n	8004126 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80040f2:	4b10      	ldr	r3, [pc, #64]	@ (8004134 <RTC_ExitInitMode+0x84>)
 80040f4:	699a      	ldr	r2, [r3, #24]
 80040f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004134 <RTC_ExitInitMode+0x84>)
 80040f8:	2120      	movs	r1, #32
 80040fa:	438a      	bics	r2, r1
 80040fc:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	0018      	movs	r0, r3
 8004102:	f7ff ff6d 	bl	8003fe0 <HAL_RTC_WaitForSynchro>
 8004106:	1e03      	subs	r3, r0, #0
 8004108:	d007      	beq.n	800411a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2229      	movs	r2, #41	@ 0x29
 800410e:	2103      	movs	r1, #3
 8004110:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004112:	230f      	movs	r3, #15
 8004114:	18fb      	adds	r3, r7, r3
 8004116:	2203      	movs	r2, #3
 8004118:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800411a:	4b06      	ldr	r3, [pc, #24]	@ (8004134 <RTC_ExitInitMode+0x84>)
 800411c:	699a      	ldr	r2, [r3, #24]
 800411e:	4b05      	ldr	r3, [pc, #20]	@ (8004134 <RTC_ExitInitMode+0x84>)
 8004120:	2120      	movs	r1, #32
 8004122:	430a      	orrs	r2, r1
 8004124:	619a      	str	r2, [r3, #24]
  }

  return status;
 8004126:	230f      	movs	r3, #15
 8004128:	18fb      	adds	r3, r7, r3
 800412a:	781b      	ldrb	r3, [r3, #0]
}
 800412c:	0018      	movs	r0, r3
 800412e:	46bd      	mov	sp, r7
 8004130:	b005      	add	sp, #20
 8004132:	bd90      	pop	{r4, r7, pc}
 8004134:	40002800 	.word	0x40002800

08004138 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	0002      	movs	r2, r0
 8004140:	1dfb      	adds	r3, r7, #7
 8004142:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8004144:	2300      	movs	r3, #0
 8004146:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8004148:	230b      	movs	r3, #11
 800414a:	18fb      	adds	r3, r7, r3
 800414c:	1dfa      	adds	r2, r7, #7
 800414e:	7812      	ldrb	r2, [r2, #0]
 8004150:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8004152:	e008      	b.n	8004166 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	3301      	adds	r3, #1
 8004158:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800415a:	220b      	movs	r2, #11
 800415c:	18bb      	adds	r3, r7, r2
 800415e:	18ba      	adds	r2, r7, r2
 8004160:	7812      	ldrb	r2, [r2, #0]
 8004162:	3a0a      	subs	r2, #10
 8004164:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8004166:	210b      	movs	r1, #11
 8004168:	187b      	adds	r3, r7, r1
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	2b09      	cmp	r3, #9
 800416e:	d8f1      	bhi.n	8004154 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	b2db      	uxtb	r3, r3
 8004174:	011b      	lsls	r3, r3, #4
 8004176:	b2da      	uxtb	r2, r3
 8004178:	187b      	adds	r3, r7, r1
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	4313      	orrs	r3, r2
 800417e:	b2db      	uxtb	r3, r3
}
 8004180:	0018      	movs	r0, r3
 8004182:	46bd      	mov	sp, r7
 8004184:	b004      	add	sp, #16
 8004186:	bd80      	pop	{r7, pc}

08004188 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	0002      	movs	r2, r0
 8004190:	1dfb      	adds	r3, r7, #7
 8004192:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004194:	1dfb      	adds	r3, r7, #7
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	091b      	lsrs	r3, r3, #4
 800419a:	b2db      	uxtb	r3, r3
 800419c:	001a      	movs	r2, r3
 800419e:	0013      	movs	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	189b      	adds	r3, r3, r2
 80041a4:	005b      	lsls	r3, r3, #1
 80041a6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	1dfb      	adds	r3, r7, #7
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	210f      	movs	r1, #15
 80041b2:	400b      	ands	r3, r1
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	18d3      	adds	r3, r2, r3
 80041b8:	b2db      	uxtb	r3, r3
}
 80041ba:	0018      	movs	r0, r3
 80041bc:	46bd      	mov	sp, r7
 80041be:	b004      	add	sp, #16
 80041c0:	bd80      	pop	{r7, pc}
	...

080041c4 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2228      	movs	r2, #40	@ 0x28
 80041d2:	5c9b      	ldrb	r3, [r3, r2]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d101      	bne.n	80041dc <HAL_RTCEx_SetCalibrationOutPut+0x18>
 80041d8:	2302      	movs	r3, #2
 80041da:	e035      	b.n	8004248 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2228      	movs	r2, #40	@ 0x28
 80041e0:	2101      	movs	r1, #1
 80041e2:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2229      	movs	r2, #41	@ 0x29
 80041e8:	2102      	movs	r1, #2
 80041ea:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	22ca      	movs	r2, #202	@ 0xca
 80041f2:	625a      	str	r2, [r3, #36]	@ 0x24
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2253      	movs	r2, #83	@ 0x53
 80041fa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	699a      	ldr	r2, [r3, #24]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4912      	ldr	r1, [pc, #72]	@ (8004250 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8004208:	400a      	ands	r2, r1
 800420a:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6999      	ldr	r1, [r3, #24]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	683a      	ldr	r2, [r7, #0]
 8004218:	430a      	orrs	r2, r1
 800421a:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699a      	ldr	r2, [r3, #24]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	2180      	movs	r1, #128	@ 0x80
 8004228:	0409      	lsls	r1, r1, #16
 800422a:	430a      	orrs	r2, r1
 800422c:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	22ff      	movs	r2, #255	@ 0xff
 8004234:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2229      	movs	r2, #41	@ 0x29
 800423a:	2101      	movs	r1, #1
 800423c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2228      	movs	r2, #40	@ 0x28
 8004242:	2100      	movs	r1, #0
 8004244:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	0018      	movs	r0, r3
 800424a:	46bd      	mov	sp, r7
 800424c:	b002      	add	sp, #8
 800424e:	bd80      	pop	{r7, pc}
 8004250:	fff7ffff 	.word	0xfff7ffff

08004254 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800425c:	46c0      	nop			@ (mov r8, r8)
 800425e:	46bd      	mov	sp, r7
 8004260:	b002      	add	sp, #8
 8004262:	bd80      	pop	{r7, pc}

08004264 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e04a      	b.n	800430c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	223d      	movs	r2, #61	@ 0x3d
 800427a:	5c9b      	ldrb	r3, [r3, r2]
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d107      	bne.n	8004292 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	223c      	movs	r2, #60	@ 0x3c
 8004286:	2100      	movs	r1, #0
 8004288:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	0018      	movs	r0, r3
 800428e:	f7fd f9c3 	bl	8001618 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	223d      	movs	r2, #61	@ 0x3d
 8004296:	2102      	movs	r1, #2
 8004298:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	3304      	adds	r3, #4
 80042a2:	0019      	movs	r1, r3
 80042a4:	0010      	movs	r0, r2
 80042a6:	f000 fc0d 	bl	8004ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2248      	movs	r2, #72	@ 0x48
 80042ae:	2101      	movs	r1, #1
 80042b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	223e      	movs	r2, #62	@ 0x3e
 80042b6:	2101      	movs	r1, #1
 80042b8:	5499      	strb	r1, [r3, r2]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	223f      	movs	r2, #63	@ 0x3f
 80042be:	2101      	movs	r1, #1
 80042c0:	5499      	strb	r1, [r3, r2]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2240      	movs	r2, #64	@ 0x40
 80042c6:	2101      	movs	r1, #1
 80042c8:	5499      	strb	r1, [r3, r2]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2241      	movs	r2, #65	@ 0x41
 80042ce:	2101      	movs	r1, #1
 80042d0:	5499      	strb	r1, [r3, r2]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2242      	movs	r2, #66	@ 0x42
 80042d6:	2101      	movs	r1, #1
 80042d8:	5499      	strb	r1, [r3, r2]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2243      	movs	r2, #67	@ 0x43
 80042de:	2101      	movs	r1, #1
 80042e0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2244      	movs	r2, #68	@ 0x44
 80042e6:	2101      	movs	r1, #1
 80042e8:	5499      	strb	r1, [r3, r2]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2245      	movs	r2, #69	@ 0x45
 80042ee:	2101      	movs	r1, #1
 80042f0:	5499      	strb	r1, [r3, r2]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2246      	movs	r2, #70	@ 0x46
 80042f6:	2101      	movs	r1, #1
 80042f8:	5499      	strb	r1, [r3, r2]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2247      	movs	r2, #71	@ 0x47
 80042fe:	2101      	movs	r1, #1
 8004300:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	223d      	movs	r2, #61	@ 0x3d
 8004306:	2101      	movs	r1, #1
 8004308:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	0018      	movs	r0, r3
 800430e:	46bd      	mov	sp, r7
 8004310:	b002      	add	sp, #8
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	223d      	movs	r2, #61	@ 0x3d
 8004320:	5c9b      	ldrb	r3, [r3, r2]
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b01      	cmp	r3, #1
 8004326:	d001      	beq.n	800432c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e035      	b.n	8004398 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	223d      	movs	r2, #61	@ 0x3d
 8004330:	2102      	movs	r1, #2
 8004332:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a19      	ldr	r2, [pc, #100]	@ (80043a0 <HAL_TIM_Base_Start+0x8c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d00a      	beq.n	8004354 <HAL_TIM_Base_Start+0x40>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	2380      	movs	r3, #128	@ 0x80
 8004344:	05db      	lsls	r3, r3, #23
 8004346:	429a      	cmp	r2, r3
 8004348:	d004      	beq.n	8004354 <HAL_TIM_Base_Start+0x40>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a15      	ldr	r2, [pc, #84]	@ (80043a4 <HAL_TIM_Base_Start+0x90>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d116      	bne.n	8004382 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	4a13      	ldr	r2, [pc, #76]	@ (80043a8 <HAL_TIM_Base_Start+0x94>)
 800435c:	4013      	ands	r3, r2
 800435e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2b06      	cmp	r3, #6
 8004364:	d016      	beq.n	8004394 <HAL_TIM_Base_Start+0x80>
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	2380      	movs	r3, #128	@ 0x80
 800436a:	025b      	lsls	r3, r3, #9
 800436c:	429a      	cmp	r2, r3
 800436e:	d011      	beq.n	8004394 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	2101      	movs	r1, #1
 800437c:	430a      	orrs	r2, r1
 800437e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004380:	e008      	b.n	8004394 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2101      	movs	r1, #1
 800438e:	430a      	orrs	r2, r1
 8004390:	601a      	str	r2, [r3, #0]
 8004392:	e000      	b.n	8004396 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004394:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	0018      	movs	r0, r3
 800439a:	46bd      	mov	sp, r7
 800439c:	b004      	add	sp, #16
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40012c00 	.word	0x40012c00
 80043a4:	40000400 	.word	0x40000400
 80043a8:	00010007 	.word	0x00010007

080043ac <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	4a0d      	ldr	r2, [pc, #52]	@ (80043f0 <HAL_TIM_Base_Stop+0x44>)
 80043bc:	4013      	ands	r3, r2
 80043be:	d10d      	bne.n	80043dc <HAL_TIM_Base_Stop+0x30>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	4a0b      	ldr	r2, [pc, #44]	@ (80043f4 <HAL_TIM_Base_Stop+0x48>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	d107      	bne.n	80043dc <HAL_TIM_Base_Stop+0x30>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2101      	movs	r1, #1
 80043d8:	438a      	bics	r2, r1
 80043da:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	223d      	movs	r2, #61	@ 0x3d
 80043e0:	2101      	movs	r1, #1
 80043e2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	0018      	movs	r0, r3
 80043e8:	46bd      	mov	sp, r7
 80043ea:	b002      	add	sp, #8
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	46c0      	nop			@ (mov r8, r8)
 80043f0:	00001111 	.word	0x00001111
 80043f4:	00000444 	.word	0x00000444

080043f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e04a      	b.n	80044a0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	223d      	movs	r2, #61	@ 0x3d
 800440e:	5c9b      	ldrb	r3, [r3, r2]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d107      	bne.n	8004426 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	223c      	movs	r2, #60	@ 0x3c
 800441a:	2100      	movs	r1, #0
 800441c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	0018      	movs	r0, r3
 8004422:	f7fd f8dd 	bl	80015e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	223d      	movs	r2, #61	@ 0x3d
 800442a:	2102      	movs	r1, #2
 800442c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	3304      	adds	r3, #4
 8004436:	0019      	movs	r1, r3
 8004438:	0010      	movs	r0, r2
 800443a:	f000 fb43 	bl	8004ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2248      	movs	r2, #72	@ 0x48
 8004442:	2101      	movs	r1, #1
 8004444:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	223e      	movs	r2, #62	@ 0x3e
 800444a:	2101      	movs	r1, #1
 800444c:	5499      	strb	r1, [r3, r2]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	223f      	movs	r2, #63	@ 0x3f
 8004452:	2101      	movs	r1, #1
 8004454:	5499      	strb	r1, [r3, r2]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2240      	movs	r2, #64	@ 0x40
 800445a:	2101      	movs	r1, #1
 800445c:	5499      	strb	r1, [r3, r2]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2241      	movs	r2, #65	@ 0x41
 8004462:	2101      	movs	r1, #1
 8004464:	5499      	strb	r1, [r3, r2]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2242      	movs	r2, #66	@ 0x42
 800446a:	2101      	movs	r1, #1
 800446c:	5499      	strb	r1, [r3, r2]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2243      	movs	r2, #67	@ 0x43
 8004472:	2101      	movs	r1, #1
 8004474:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2244      	movs	r2, #68	@ 0x44
 800447a:	2101      	movs	r1, #1
 800447c:	5499      	strb	r1, [r3, r2]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2245      	movs	r2, #69	@ 0x45
 8004482:	2101      	movs	r1, #1
 8004484:	5499      	strb	r1, [r3, r2]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2246      	movs	r2, #70	@ 0x46
 800448a:	2101      	movs	r1, #1
 800448c:	5499      	strb	r1, [r3, r2]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2247      	movs	r2, #71	@ 0x47
 8004492:	2101      	movs	r1, #1
 8004494:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	223d      	movs	r2, #61	@ 0x3d
 800449a:	2101      	movs	r1, #1
 800449c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	0018      	movs	r0, r3
 80044a2:	46bd      	mov	sp, r7
 80044a4:	b002      	add	sp, #8
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d108      	bne.n	80044ca <HAL_TIM_PWM_Start+0x22>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	223e      	movs	r2, #62	@ 0x3e
 80044bc:	5c9b      	ldrb	r3, [r3, r2]
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	3b01      	subs	r3, #1
 80044c2:	1e5a      	subs	r2, r3, #1
 80044c4:	4193      	sbcs	r3, r2
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	e037      	b.n	800453a <HAL_TIM_PWM_Start+0x92>
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	2b04      	cmp	r3, #4
 80044ce:	d108      	bne.n	80044e2 <HAL_TIM_PWM_Start+0x3a>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	223f      	movs	r2, #63	@ 0x3f
 80044d4:	5c9b      	ldrb	r3, [r3, r2]
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	3b01      	subs	r3, #1
 80044da:	1e5a      	subs	r2, r3, #1
 80044dc:	4193      	sbcs	r3, r2
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	e02b      	b.n	800453a <HAL_TIM_PWM_Start+0x92>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b08      	cmp	r3, #8
 80044e6:	d108      	bne.n	80044fa <HAL_TIM_PWM_Start+0x52>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2240      	movs	r2, #64	@ 0x40
 80044ec:	5c9b      	ldrb	r3, [r3, r2]
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	3b01      	subs	r3, #1
 80044f2:	1e5a      	subs	r2, r3, #1
 80044f4:	4193      	sbcs	r3, r2
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	e01f      	b.n	800453a <HAL_TIM_PWM_Start+0x92>
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	2b0c      	cmp	r3, #12
 80044fe:	d108      	bne.n	8004512 <HAL_TIM_PWM_Start+0x6a>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2241      	movs	r2, #65	@ 0x41
 8004504:	5c9b      	ldrb	r3, [r3, r2]
 8004506:	b2db      	uxtb	r3, r3
 8004508:	3b01      	subs	r3, #1
 800450a:	1e5a      	subs	r2, r3, #1
 800450c:	4193      	sbcs	r3, r2
 800450e:	b2db      	uxtb	r3, r3
 8004510:	e013      	b.n	800453a <HAL_TIM_PWM_Start+0x92>
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	2b10      	cmp	r3, #16
 8004516:	d108      	bne.n	800452a <HAL_TIM_PWM_Start+0x82>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2242      	movs	r2, #66	@ 0x42
 800451c:	5c9b      	ldrb	r3, [r3, r2]
 800451e:	b2db      	uxtb	r3, r3
 8004520:	3b01      	subs	r3, #1
 8004522:	1e5a      	subs	r2, r3, #1
 8004524:	4193      	sbcs	r3, r2
 8004526:	b2db      	uxtb	r3, r3
 8004528:	e007      	b.n	800453a <HAL_TIM_PWM_Start+0x92>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2243      	movs	r2, #67	@ 0x43
 800452e:	5c9b      	ldrb	r3, [r3, r2]
 8004530:	b2db      	uxtb	r3, r3
 8004532:	3b01      	subs	r3, #1
 8004534:	1e5a      	subs	r2, r3, #1
 8004536:	4193      	sbcs	r3, r2
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e081      	b.n	8004646 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d104      	bne.n	8004552 <HAL_TIM_PWM_Start+0xaa>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	223e      	movs	r2, #62	@ 0x3e
 800454c:	2102      	movs	r1, #2
 800454e:	5499      	strb	r1, [r3, r2]
 8004550:	e023      	b.n	800459a <HAL_TIM_PWM_Start+0xf2>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b04      	cmp	r3, #4
 8004556:	d104      	bne.n	8004562 <HAL_TIM_PWM_Start+0xba>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	223f      	movs	r2, #63	@ 0x3f
 800455c:	2102      	movs	r1, #2
 800455e:	5499      	strb	r1, [r3, r2]
 8004560:	e01b      	b.n	800459a <HAL_TIM_PWM_Start+0xf2>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	2b08      	cmp	r3, #8
 8004566:	d104      	bne.n	8004572 <HAL_TIM_PWM_Start+0xca>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2240      	movs	r2, #64	@ 0x40
 800456c:	2102      	movs	r1, #2
 800456e:	5499      	strb	r1, [r3, r2]
 8004570:	e013      	b.n	800459a <HAL_TIM_PWM_Start+0xf2>
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	2b0c      	cmp	r3, #12
 8004576:	d104      	bne.n	8004582 <HAL_TIM_PWM_Start+0xda>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2241      	movs	r2, #65	@ 0x41
 800457c:	2102      	movs	r1, #2
 800457e:	5499      	strb	r1, [r3, r2]
 8004580:	e00b      	b.n	800459a <HAL_TIM_PWM_Start+0xf2>
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	2b10      	cmp	r3, #16
 8004586:	d104      	bne.n	8004592 <HAL_TIM_PWM_Start+0xea>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2242      	movs	r2, #66	@ 0x42
 800458c:	2102      	movs	r1, #2
 800458e:	5499      	strb	r1, [r3, r2]
 8004590:	e003      	b.n	800459a <HAL_TIM_PWM_Start+0xf2>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2243      	movs	r2, #67	@ 0x43
 8004596:	2102      	movs	r1, #2
 8004598:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	6839      	ldr	r1, [r7, #0]
 80045a0:	2201      	movs	r2, #1
 80045a2:	0018      	movs	r0, r3
 80045a4:	f000 fdae 	bl	8005104 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a28      	ldr	r2, [pc, #160]	@ (8004650 <HAL_TIM_PWM_Start+0x1a8>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d009      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x11e>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a27      	ldr	r2, [pc, #156]	@ (8004654 <HAL_TIM_PWM_Start+0x1ac>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d004      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x11e>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a25      	ldr	r2, [pc, #148]	@ (8004658 <HAL_TIM_PWM_Start+0x1b0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d101      	bne.n	80045ca <HAL_TIM_PWM_Start+0x122>
 80045c6:	2301      	movs	r3, #1
 80045c8:	e000      	b.n	80045cc <HAL_TIM_PWM_Start+0x124>
 80045ca:	2300      	movs	r3, #0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d008      	beq.n	80045e2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2180      	movs	r1, #128	@ 0x80
 80045dc:	0209      	lsls	r1, r1, #8
 80045de:	430a      	orrs	r2, r1
 80045e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a1a      	ldr	r2, [pc, #104]	@ (8004650 <HAL_TIM_PWM_Start+0x1a8>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d00a      	beq.n	8004602 <HAL_TIM_PWM_Start+0x15a>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	2380      	movs	r3, #128	@ 0x80
 80045f2:	05db      	lsls	r3, r3, #23
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d004      	beq.n	8004602 <HAL_TIM_PWM_Start+0x15a>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a17      	ldr	r2, [pc, #92]	@ (800465c <HAL_TIM_PWM_Start+0x1b4>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d116      	bne.n	8004630 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	4a15      	ldr	r2, [pc, #84]	@ (8004660 <HAL_TIM_PWM_Start+0x1b8>)
 800460a:	4013      	ands	r3, r2
 800460c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2b06      	cmp	r3, #6
 8004612:	d016      	beq.n	8004642 <HAL_TIM_PWM_Start+0x19a>
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	2380      	movs	r3, #128	@ 0x80
 8004618:	025b      	lsls	r3, r3, #9
 800461a:	429a      	cmp	r2, r3
 800461c:	d011      	beq.n	8004642 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2101      	movs	r1, #1
 800462a:	430a      	orrs	r2, r1
 800462c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800462e:	e008      	b.n	8004642 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2101      	movs	r1, #1
 800463c:	430a      	orrs	r2, r1
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	e000      	b.n	8004644 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004642:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	0018      	movs	r0, r3
 8004648:	46bd      	mov	sp, r7
 800464a:	b004      	add	sp, #16
 800464c:	bd80      	pop	{r7, pc}
 800464e:	46c0      	nop			@ (mov r8, r8)
 8004650:	40012c00 	.word	0x40012c00
 8004654:	40014400 	.word	0x40014400
 8004658:	40014800 	.word	0x40014800
 800465c:	40000400 	.word	0x40000400
 8004660:	00010007 	.word	0x00010007

08004664 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	2202      	movs	r2, #2
 8004680:	4013      	ands	r3, r2
 8004682:	d021      	beq.n	80046c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2202      	movs	r2, #2
 8004688:	4013      	ands	r3, r2
 800468a:	d01d      	beq.n	80046c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2203      	movs	r2, #3
 8004692:	4252      	negs	r2, r2
 8004694:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	2203      	movs	r2, #3
 80046a4:	4013      	ands	r3, r2
 80046a6:	d004      	beq.n	80046b2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	0018      	movs	r0, r3
 80046ac:	f000 f9f2 	bl	8004a94 <HAL_TIM_IC_CaptureCallback>
 80046b0:	e007      	b.n	80046c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	0018      	movs	r0, r3
 80046b6:	f000 f9e5 	bl	8004a84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	0018      	movs	r0, r3
 80046be:	f000 f9f1 	bl	8004aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	2204      	movs	r2, #4
 80046cc:	4013      	ands	r3, r2
 80046ce:	d022      	beq.n	8004716 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2204      	movs	r2, #4
 80046d4:	4013      	ands	r3, r2
 80046d6:	d01e      	beq.n	8004716 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2205      	movs	r2, #5
 80046de:	4252      	negs	r2, r2
 80046e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2202      	movs	r2, #2
 80046e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	699a      	ldr	r2, [r3, #24]
 80046ee:	23c0      	movs	r3, #192	@ 0xc0
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	4013      	ands	r3, r2
 80046f4:	d004      	beq.n	8004700 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	0018      	movs	r0, r3
 80046fa:	f000 f9cb 	bl	8004a94 <HAL_TIM_IC_CaptureCallback>
 80046fe:	e007      	b.n	8004710 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	0018      	movs	r0, r3
 8004704:	f000 f9be 	bl	8004a84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	0018      	movs	r0, r3
 800470c:	f000 f9ca 	bl	8004aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	2208      	movs	r2, #8
 800471a:	4013      	ands	r3, r2
 800471c:	d021      	beq.n	8004762 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2208      	movs	r2, #8
 8004722:	4013      	ands	r3, r2
 8004724:	d01d      	beq.n	8004762 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2209      	movs	r2, #9
 800472c:	4252      	negs	r2, r2
 800472e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2204      	movs	r2, #4
 8004734:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	69db      	ldr	r3, [r3, #28]
 800473c:	2203      	movs	r2, #3
 800473e:	4013      	ands	r3, r2
 8004740:	d004      	beq.n	800474c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	0018      	movs	r0, r3
 8004746:	f000 f9a5 	bl	8004a94 <HAL_TIM_IC_CaptureCallback>
 800474a:	e007      	b.n	800475c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	0018      	movs	r0, r3
 8004750:	f000 f998 	bl	8004a84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	0018      	movs	r0, r3
 8004758:	f000 f9a4 	bl	8004aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2210      	movs	r2, #16
 8004766:	4013      	ands	r3, r2
 8004768:	d022      	beq.n	80047b0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2210      	movs	r2, #16
 800476e:	4013      	ands	r3, r2
 8004770:	d01e      	beq.n	80047b0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2211      	movs	r2, #17
 8004778:	4252      	negs	r2, r2
 800477a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2208      	movs	r2, #8
 8004780:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	69da      	ldr	r2, [r3, #28]
 8004788:	23c0      	movs	r3, #192	@ 0xc0
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	4013      	ands	r3, r2
 800478e:	d004      	beq.n	800479a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	0018      	movs	r0, r3
 8004794:	f000 f97e 	bl	8004a94 <HAL_TIM_IC_CaptureCallback>
 8004798:	e007      	b.n	80047aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	0018      	movs	r0, r3
 800479e:	f000 f971 	bl	8004a84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	0018      	movs	r0, r3
 80047a6:	f000 f97d 	bl	8004aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	2201      	movs	r2, #1
 80047b4:	4013      	ands	r3, r2
 80047b6:	d00c      	beq.n	80047d2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2201      	movs	r2, #1
 80047bc:	4013      	ands	r3, r2
 80047be:	d008      	beq.n	80047d2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2202      	movs	r2, #2
 80047c6:	4252      	negs	r2, r2
 80047c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	0018      	movs	r0, r3
 80047ce:	f000 f951 	bl	8004a74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	2280      	movs	r2, #128	@ 0x80
 80047d6:	4013      	ands	r3, r2
 80047d8:	d104      	bne.n	80047e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	2380      	movs	r3, #128	@ 0x80
 80047de:	019b      	lsls	r3, r3, #6
 80047e0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047e2:	d00b      	beq.n	80047fc <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2280      	movs	r2, #128	@ 0x80
 80047e8:	4013      	ands	r3, r2
 80047ea:	d007      	beq.n	80047fc <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a1e      	ldr	r2, [pc, #120]	@ (800486c <HAL_TIM_IRQHandler+0x208>)
 80047f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	0018      	movs	r0, r3
 80047f8:	f000 fd18 	bl	800522c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80047fc:	68ba      	ldr	r2, [r7, #8]
 80047fe:	2380      	movs	r3, #128	@ 0x80
 8004800:	005b      	lsls	r3, r3, #1
 8004802:	4013      	ands	r3, r2
 8004804:	d00b      	beq.n	800481e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2280      	movs	r2, #128	@ 0x80
 800480a:	4013      	ands	r3, r2
 800480c:	d007      	beq.n	800481e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a17      	ldr	r2, [pc, #92]	@ (8004870 <HAL_TIM_IRQHandler+0x20c>)
 8004814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	0018      	movs	r0, r3
 800481a:	f000 fd0f 	bl	800523c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	2240      	movs	r2, #64	@ 0x40
 8004822:	4013      	ands	r3, r2
 8004824:	d00c      	beq.n	8004840 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2240      	movs	r2, #64	@ 0x40
 800482a:	4013      	ands	r3, r2
 800482c:	d008      	beq.n	8004840 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	2241      	movs	r2, #65	@ 0x41
 8004834:	4252      	negs	r2, r2
 8004836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	0018      	movs	r0, r3
 800483c:	f000 f93a 	bl	8004ab4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	2220      	movs	r2, #32
 8004844:	4013      	ands	r3, r2
 8004846:	d00c      	beq.n	8004862 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2220      	movs	r2, #32
 800484c:	4013      	ands	r3, r2
 800484e:	d008      	beq.n	8004862 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2221      	movs	r2, #33	@ 0x21
 8004856:	4252      	negs	r2, r2
 8004858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	0018      	movs	r0, r3
 800485e:	f000 fcdd 	bl	800521c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004862:	46c0      	nop			@ (mov r8, r8)
 8004864:	46bd      	mov	sp, r7
 8004866:	b004      	add	sp, #16
 8004868:	bd80      	pop	{r7, pc}
 800486a:	46c0      	nop			@ (mov r8, r8)
 800486c:	ffffdf7f 	.word	0xffffdf7f
 8004870:	fffffeff 	.word	0xfffffeff

08004874 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004880:	2317      	movs	r3, #23
 8004882:	18fb      	adds	r3, r7, r3
 8004884:	2200      	movs	r2, #0
 8004886:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	223c      	movs	r2, #60	@ 0x3c
 800488c:	5c9b      	ldrb	r3, [r3, r2]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d101      	bne.n	8004896 <HAL_TIM_PWM_ConfigChannel+0x22>
 8004892:	2302      	movs	r3, #2
 8004894:	e0e5      	b.n	8004a62 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	223c      	movs	r2, #60	@ 0x3c
 800489a:	2101      	movs	r1, #1
 800489c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b14      	cmp	r3, #20
 80048a2:	d900      	bls.n	80048a6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80048a4:	e0d1      	b.n	8004a4a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	009a      	lsls	r2, r3, #2
 80048aa:	4b70      	ldr	r3, [pc, #448]	@ (8004a6c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80048ac:	18d3      	adds	r3, r2, r3
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68ba      	ldr	r2, [r7, #8]
 80048b8:	0011      	movs	r1, r2
 80048ba:	0018      	movs	r0, r3
 80048bc:	f000 f986 	bl	8004bcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	699a      	ldr	r2, [r3, #24]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2108      	movs	r1, #8
 80048cc:	430a      	orrs	r2, r1
 80048ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	699a      	ldr	r2, [r3, #24]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2104      	movs	r1, #4
 80048dc:	438a      	bics	r2, r1
 80048de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6999      	ldr	r1, [r3, #24]
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	430a      	orrs	r2, r1
 80048f0:	619a      	str	r2, [r3, #24]
      break;
 80048f2:	e0af      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	0011      	movs	r1, r2
 80048fc:	0018      	movs	r0, r3
 80048fe:	f000 f9e5 	bl	8004ccc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	699a      	ldr	r2, [r3, #24]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2180      	movs	r1, #128	@ 0x80
 800490e:	0109      	lsls	r1, r1, #4
 8004910:	430a      	orrs	r2, r1
 8004912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	699a      	ldr	r2, [r3, #24]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4954      	ldr	r1, [pc, #336]	@ (8004a70 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004920:	400a      	ands	r2, r1
 8004922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	6999      	ldr	r1, [r3, #24]
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	021a      	lsls	r2, r3, #8
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	430a      	orrs	r2, r1
 8004936:	619a      	str	r2, [r3, #24]
      break;
 8004938:	e08c      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	0011      	movs	r1, r2
 8004942:	0018      	movs	r0, r3
 8004944:	f000 fa40 	bl	8004dc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	69da      	ldr	r2, [r3, #28]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2108      	movs	r1, #8
 8004954:	430a      	orrs	r2, r1
 8004956:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	69da      	ldr	r2, [r3, #28]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2104      	movs	r1, #4
 8004964:	438a      	bics	r2, r1
 8004966:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	69d9      	ldr	r1, [r3, #28]
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	691a      	ldr	r2, [r3, #16]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	61da      	str	r2, [r3, #28]
      break;
 800497a:	e06b      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	0011      	movs	r1, r2
 8004984:	0018      	movs	r0, r3
 8004986:	f000 faa1 	bl	8004ecc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	69da      	ldr	r2, [r3, #28]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2180      	movs	r1, #128	@ 0x80
 8004996:	0109      	lsls	r1, r1, #4
 8004998:	430a      	orrs	r2, r1
 800499a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	69da      	ldr	r2, [r3, #28]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4932      	ldr	r1, [pc, #200]	@ (8004a70 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80049a8:	400a      	ands	r2, r1
 80049aa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	69d9      	ldr	r1, [r3, #28]
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	021a      	lsls	r2, r3, #8
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	430a      	orrs	r2, r1
 80049be:	61da      	str	r2, [r3, #28]
      break;
 80049c0:	e048      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	0011      	movs	r1, r2
 80049ca:	0018      	movs	r0, r3
 80049cc:	f000 fae2 	bl	8004f94 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2108      	movs	r1, #8
 80049dc:	430a      	orrs	r2, r1
 80049de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2104      	movs	r1, #4
 80049ec:	438a      	bics	r2, r1
 80049ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	691a      	ldr	r2, [r3, #16]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004a02:	e027      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	0011      	movs	r1, r2
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	f000 fb1b 	bl	8005048 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2180      	movs	r1, #128	@ 0x80
 8004a1e:	0109      	lsls	r1, r1, #4
 8004a20:	430a      	orrs	r2, r1
 8004a22:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4910      	ldr	r1, [pc, #64]	@ (8004a70 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004a30:	400a      	ands	r2, r1
 8004a32:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	021a      	lsls	r2, r3, #8
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004a48:	e004      	b.n	8004a54 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004a4a:	2317      	movs	r3, #23
 8004a4c:	18fb      	adds	r3, r7, r3
 8004a4e:	2201      	movs	r2, #1
 8004a50:	701a      	strb	r2, [r3, #0]
      break;
 8004a52:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	223c      	movs	r2, #60	@ 0x3c
 8004a58:	2100      	movs	r1, #0
 8004a5a:	5499      	strb	r1, [r3, r2]

  return status;
 8004a5c:	2317      	movs	r3, #23
 8004a5e:	18fb      	adds	r3, r7, r3
 8004a60:	781b      	ldrb	r3, [r3, #0]
}
 8004a62:	0018      	movs	r0, r3
 8004a64:	46bd      	mov	sp, r7
 8004a66:	b006      	add	sp, #24
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	46c0      	nop			@ (mov r8, r8)
 8004a6c:	080064ac 	.word	0x080064ac
 8004a70:	fffffbff 	.word	0xfffffbff

08004a74 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004a7c:	46c0      	nop			@ (mov r8, r8)
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	b002      	add	sp, #8
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a8c:	46c0      	nop			@ (mov r8, r8)
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	b002      	add	sp, #8
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a9c:	46c0      	nop			@ (mov r8, r8)
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	b002      	add	sp, #8
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004aac:	46c0      	nop			@ (mov r8, r8)
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	b002      	add	sp, #8
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004abc:	46c0      	nop			@ (mov r8, r8)
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	b002      	add	sp, #8
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a37      	ldr	r2, [pc, #220]	@ (8004bb4 <TIM_Base_SetConfig+0xf0>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d008      	beq.n	8004aee <TIM_Base_SetConfig+0x2a>
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	2380      	movs	r3, #128	@ 0x80
 8004ae0:	05db      	lsls	r3, r3, #23
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d003      	beq.n	8004aee <TIM_Base_SetConfig+0x2a>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a33      	ldr	r2, [pc, #204]	@ (8004bb8 <TIM_Base_SetConfig+0xf4>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d108      	bne.n	8004b00 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2270      	movs	r2, #112	@ 0x70
 8004af2:	4393      	bics	r3, r2
 8004af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a2c      	ldr	r2, [pc, #176]	@ (8004bb4 <TIM_Base_SetConfig+0xf0>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d014      	beq.n	8004b32 <TIM_Base_SetConfig+0x6e>
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	2380      	movs	r3, #128	@ 0x80
 8004b0c:	05db      	lsls	r3, r3, #23
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d00f      	beq.n	8004b32 <TIM_Base_SetConfig+0x6e>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a28      	ldr	r2, [pc, #160]	@ (8004bb8 <TIM_Base_SetConfig+0xf4>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d00b      	beq.n	8004b32 <TIM_Base_SetConfig+0x6e>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a27      	ldr	r2, [pc, #156]	@ (8004bbc <TIM_Base_SetConfig+0xf8>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d007      	beq.n	8004b32 <TIM_Base_SetConfig+0x6e>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a26      	ldr	r2, [pc, #152]	@ (8004bc0 <TIM_Base_SetConfig+0xfc>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d003      	beq.n	8004b32 <TIM_Base_SetConfig+0x6e>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a25      	ldr	r2, [pc, #148]	@ (8004bc4 <TIM_Base_SetConfig+0x100>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d108      	bne.n	8004b44 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4a24      	ldr	r2, [pc, #144]	@ (8004bc8 <TIM_Base_SetConfig+0x104>)
 8004b36:	4013      	ands	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	68fa      	ldr	r2, [r7, #12]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2280      	movs	r2, #128	@ 0x80
 8004b48:	4393      	bics	r3, r2
 8004b4a:	001a      	movs	r2, r3
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	695b      	ldr	r3, [r3, #20]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a11      	ldr	r2, [pc, #68]	@ (8004bb4 <TIM_Base_SetConfig+0xf0>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d007      	beq.n	8004b82 <TIM_Base_SetConfig+0xbe>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a12      	ldr	r2, [pc, #72]	@ (8004bc0 <TIM_Base_SetConfig+0xfc>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d003      	beq.n	8004b82 <TIM_Base_SetConfig+0xbe>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a11      	ldr	r2, [pc, #68]	@ (8004bc4 <TIM_Base_SetConfig+0x100>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d103      	bne.n	8004b8a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	691a      	ldr	r2, [r3, #16]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	691b      	ldr	r3, [r3, #16]
 8004b94:	2201      	movs	r2, #1
 8004b96:	4013      	ands	r3, r2
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d106      	bne.n	8004baa <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	691b      	ldr	r3, [r3, #16]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	4393      	bics	r3, r2
 8004ba4:	001a      	movs	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	611a      	str	r2, [r3, #16]
  }
}
 8004baa:	46c0      	nop			@ (mov r8, r8)
 8004bac:	46bd      	mov	sp, r7
 8004bae:	b004      	add	sp, #16
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	46c0      	nop			@ (mov r8, r8)
 8004bb4:	40012c00 	.word	0x40012c00
 8004bb8:	40000400 	.word	0x40000400
 8004bbc:	40002000 	.word	0x40002000
 8004bc0:	40014400 	.word	0x40014400
 8004bc4:	40014800 	.word	0x40014800
 8004bc8:	fffffcff 	.word	0xfffffcff

08004bcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b086      	sub	sp, #24
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a1b      	ldr	r3, [r3, #32]
 8004be0:	2201      	movs	r2, #1
 8004be2:	4393      	bics	r3, r2
 8004be4:	001a      	movs	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	4a2e      	ldr	r2, [pc, #184]	@ (8004cb4 <TIM_OC1_SetConfig+0xe8>)
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2203      	movs	r2, #3
 8004c02:	4393      	bics	r3, r2
 8004c04:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	2202      	movs	r2, #2
 8004c14:	4393      	bics	r3, r2
 8004c16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a24      	ldr	r2, [pc, #144]	@ (8004cb8 <TIM_OC1_SetConfig+0xec>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d007      	beq.n	8004c3a <TIM_OC1_SetConfig+0x6e>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a23      	ldr	r2, [pc, #140]	@ (8004cbc <TIM_OC1_SetConfig+0xf0>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d003      	beq.n	8004c3a <TIM_OC1_SetConfig+0x6e>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a22      	ldr	r2, [pc, #136]	@ (8004cc0 <TIM_OC1_SetConfig+0xf4>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d10c      	bne.n	8004c54 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	2208      	movs	r2, #8
 8004c3e:	4393      	bics	r3, r2
 8004c40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	2204      	movs	r2, #4
 8004c50:	4393      	bics	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a18      	ldr	r2, [pc, #96]	@ (8004cb8 <TIM_OC1_SetConfig+0xec>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d007      	beq.n	8004c6c <TIM_OC1_SetConfig+0xa0>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a17      	ldr	r2, [pc, #92]	@ (8004cbc <TIM_OC1_SetConfig+0xf0>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d003      	beq.n	8004c6c <TIM_OC1_SetConfig+0xa0>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a16      	ldr	r2, [pc, #88]	@ (8004cc0 <TIM_OC1_SetConfig+0xf4>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d111      	bne.n	8004c90 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	4a15      	ldr	r2, [pc, #84]	@ (8004cc4 <TIM_OC1_SetConfig+0xf8>)
 8004c70:	4013      	ands	r3, r2
 8004c72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	4a14      	ldr	r2, [pc, #80]	@ (8004cc8 <TIM_OC1_SetConfig+0xfc>)
 8004c78:	4013      	ands	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	693a      	ldr	r2, [r7, #16]
 8004c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	621a      	str	r2, [r3, #32]
}
 8004caa:	46c0      	nop			@ (mov r8, r8)
 8004cac:	46bd      	mov	sp, r7
 8004cae:	b006      	add	sp, #24
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	46c0      	nop			@ (mov r8, r8)
 8004cb4:	fffeff8f 	.word	0xfffeff8f
 8004cb8:	40012c00 	.word	0x40012c00
 8004cbc:	40014400 	.word	0x40014400
 8004cc0:	40014800 	.word	0x40014800
 8004cc4:	fffffeff 	.word	0xfffffeff
 8004cc8:	fffffdff 	.word	0xfffffdff

08004ccc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b086      	sub	sp, #24
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	2210      	movs	r2, #16
 8004ce2:	4393      	bics	r3, r2
 8004ce4:	001a      	movs	r2, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	4a2c      	ldr	r2, [pc, #176]	@ (8004dac <TIM_OC2_SetConfig+0xe0>)
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	4a2b      	ldr	r2, [pc, #172]	@ (8004db0 <TIM_OC2_SetConfig+0xe4>)
 8004d02:	4013      	ands	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	021b      	lsls	r3, r3, #8
 8004d0c:	68fa      	ldr	r2, [r7, #12]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	2220      	movs	r2, #32
 8004d16:	4393      	bics	r3, r2
 8004d18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	011b      	lsls	r3, r3, #4
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a22      	ldr	r2, [pc, #136]	@ (8004db4 <TIM_OC2_SetConfig+0xe8>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d10d      	bne.n	8004d4a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	2280      	movs	r2, #128	@ 0x80
 8004d32:	4393      	bics	r3, r2
 8004d34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	011b      	lsls	r3, r3, #4
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	2240      	movs	r2, #64	@ 0x40
 8004d46:	4393      	bics	r3, r2
 8004d48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a19      	ldr	r2, [pc, #100]	@ (8004db4 <TIM_OC2_SetConfig+0xe8>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d007      	beq.n	8004d62 <TIM_OC2_SetConfig+0x96>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a18      	ldr	r2, [pc, #96]	@ (8004db8 <TIM_OC2_SetConfig+0xec>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d003      	beq.n	8004d62 <TIM_OC2_SetConfig+0x96>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a17      	ldr	r2, [pc, #92]	@ (8004dbc <TIM_OC2_SetConfig+0xf0>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d113      	bne.n	8004d8a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	4a16      	ldr	r2, [pc, #88]	@ (8004dc0 <TIM_OC2_SetConfig+0xf4>)
 8004d66:	4013      	ands	r3, r2
 8004d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	4a15      	ldr	r2, [pc, #84]	@ (8004dc4 <TIM_OC2_SetConfig+0xf8>)
 8004d6e:	4013      	ands	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	693a      	ldr	r2, [r7, #16]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	621a      	str	r2, [r3, #32]
}
 8004da4:	46c0      	nop			@ (mov r8, r8)
 8004da6:	46bd      	mov	sp, r7
 8004da8:	b006      	add	sp, #24
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	feff8fff 	.word	0xfeff8fff
 8004db0:	fffffcff 	.word	0xfffffcff
 8004db4:	40012c00 	.word	0x40012c00
 8004db8:	40014400 	.word	0x40014400
 8004dbc:	40014800 	.word	0x40014800
 8004dc0:	fffffbff 	.word	0xfffffbff
 8004dc4:	fffff7ff 	.word	0xfffff7ff

08004dc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	4a31      	ldr	r2, [pc, #196]	@ (8004ea4 <TIM_OC3_SetConfig+0xdc>)
 8004dde:	401a      	ands	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	69db      	ldr	r3, [r3, #28]
 8004dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	4a2d      	ldr	r2, [pc, #180]	@ (8004ea8 <TIM_OC3_SetConfig+0xe0>)
 8004df4:	4013      	ands	r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2203      	movs	r2, #3
 8004dfc:	4393      	bics	r3, r2
 8004dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	4a27      	ldr	r2, [pc, #156]	@ (8004eac <TIM_OC3_SetConfig+0xe4>)
 8004e0e:	4013      	ands	r3, r2
 8004e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	021b      	lsls	r3, r3, #8
 8004e18:	697a      	ldr	r2, [r7, #20]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a23      	ldr	r2, [pc, #140]	@ (8004eb0 <TIM_OC3_SetConfig+0xe8>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d10d      	bne.n	8004e42 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	4a22      	ldr	r2, [pc, #136]	@ (8004eb4 <TIM_OC3_SetConfig+0xec>)
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	4a1e      	ldr	r2, [pc, #120]	@ (8004eb8 <TIM_OC3_SetConfig+0xf0>)
 8004e3e:	4013      	ands	r3, r2
 8004e40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a1a      	ldr	r2, [pc, #104]	@ (8004eb0 <TIM_OC3_SetConfig+0xe8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d007      	beq.n	8004e5a <TIM_OC3_SetConfig+0x92>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a1b      	ldr	r2, [pc, #108]	@ (8004ebc <TIM_OC3_SetConfig+0xf4>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d003      	beq.n	8004e5a <TIM_OC3_SetConfig+0x92>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a1a      	ldr	r2, [pc, #104]	@ (8004ec0 <TIM_OC3_SetConfig+0xf8>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d113      	bne.n	8004e82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	4a19      	ldr	r2, [pc, #100]	@ (8004ec4 <TIM_OC3_SetConfig+0xfc>)
 8004e5e:	4013      	ands	r3, r2
 8004e60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	4a18      	ldr	r2, [pc, #96]	@ (8004ec8 <TIM_OC3_SetConfig+0x100>)
 8004e66:	4013      	ands	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	011b      	lsls	r3, r3, #4
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	011b      	lsls	r3, r3, #4
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	685a      	ldr	r2, [r3, #4]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	621a      	str	r2, [r3, #32]
}
 8004e9c:	46c0      	nop			@ (mov r8, r8)
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	b006      	add	sp, #24
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	fffffeff 	.word	0xfffffeff
 8004ea8:	fffeff8f 	.word	0xfffeff8f
 8004eac:	fffffdff 	.word	0xfffffdff
 8004eb0:	40012c00 	.word	0x40012c00
 8004eb4:	fffff7ff 	.word	0xfffff7ff
 8004eb8:	fffffbff 	.word	0xfffffbff
 8004ebc:	40014400 	.word	0x40014400
 8004ec0:	40014800 	.word	0x40014800
 8004ec4:	ffffefff 	.word	0xffffefff
 8004ec8:	ffffdfff 	.word	0xffffdfff

08004ecc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b086      	sub	sp, #24
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	4a24      	ldr	r2, [pc, #144]	@ (8004f74 <TIM_OC4_SetConfig+0xa8>)
 8004ee2:	401a      	ands	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4a20      	ldr	r2, [pc, #128]	@ (8004f78 <TIM_OC4_SetConfig+0xac>)
 8004ef8:	4013      	ands	r3, r2
 8004efa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4a1f      	ldr	r2, [pc, #124]	@ (8004f7c <TIM_OC4_SetConfig+0xb0>)
 8004f00:	4013      	ands	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	021b      	lsls	r3, r3, #8
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	4a1b      	ldr	r2, [pc, #108]	@ (8004f80 <TIM_OC4_SetConfig+0xb4>)
 8004f14:	4013      	ands	r3, r2
 8004f16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	031b      	lsls	r3, r3, #12
 8004f1e:	693a      	ldr	r2, [r7, #16]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a17      	ldr	r2, [pc, #92]	@ (8004f84 <TIM_OC4_SetConfig+0xb8>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d007      	beq.n	8004f3c <TIM_OC4_SetConfig+0x70>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a16      	ldr	r2, [pc, #88]	@ (8004f88 <TIM_OC4_SetConfig+0xbc>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d003      	beq.n	8004f3c <TIM_OC4_SetConfig+0x70>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a15      	ldr	r2, [pc, #84]	@ (8004f8c <TIM_OC4_SetConfig+0xc0>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d109      	bne.n	8004f50 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	4a14      	ldr	r2, [pc, #80]	@ (8004f90 <TIM_OC4_SetConfig+0xc4>)
 8004f40:	4013      	ands	r3, r2
 8004f42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	019b      	lsls	r3, r3, #6
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685a      	ldr	r2, [r3, #4]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	621a      	str	r2, [r3, #32]
}
 8004f6a:	46c0      	nop			@ (mov r8, r8)
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	b006      	add	sp, #24
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	46c0      	nop			@ (mov r8, r8)
 8004f74:	ffffefff 	.word	0xffffefff
 8004f78:	feff8fff 	.word	0xfeff8fff
 8004f7c:	fffffcff 	.word	0xfffffcff
 8004f80:	ffffdfff 	.word	0xffffdfff
 8004f84:	40012c00 	.word	0x40012c00
 8004f88:	40014400 	.word	0x40014400
 8004f8c:	40014800 	.word	0x40014800
 8004f90:	ffffbfff 	.word	0xffffbfff

08004f94 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	4a21      	ldr	r2, [pc, #132]	@ (8005030 <TIM_OC5_SetConfig+0x9c>)
 8004faa:	401a      	ands	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4a1d      	ldr	r2, [pc, #116]	@ (8005034 <TIM_OC5_SetConfig+0xa0>)
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	4a19      	ldr	r2, [pc, #100]	@ (8005038 <TIM_OC5_SetConfig+0xa4>)
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	041b      	lsls	r3, r3, #16
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a15      	ldr	r2, [pc, #84]	@ (800503c <TIM_OC5_SetConfig+0xa8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d007      	beq.n	8004ffa <TIM_OC5_SetConfig+0x66>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a14      	ldr	r2, [pc, #80]	@ (8005040 <TIM_OC5_SetConfig+0xac>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d003      	beq.n	8004ffa <TIM_OC5_SetConfig+0x66>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a13      	ldr	r2, [pc, #76]	@ (8005044 <TIM_OC5_SetConfig+0xb0>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d109      	bne.n	800500e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8005030 <TIM_OC5_SetConfig+0x9c>)
 8004ffe:	4013      	ands	r3, r2
 8005000:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	021b      	lsls	r3, r3, #8
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	4313      	orrs	r3, r2
 800500c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685a      	ldr	r2, [r3, #4]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	621a      	str	r2, [r3, #32]
}
 8005028:	46c0      	nop			@ (mov r8, r8)
 800502a:	46bd      	mov	sp, r7
 800502c:	b006      	add	sp, #24
 800502e:	bd80      	pop	{r7, pc}
 8005030:	fffeffff 	.word	0xfffeffff
 8005034:	fffeff8f 	.word	0xfffeff8f
 8005038:	fffdffff 	.word	0xfffdffff
 800503c:	40012c00 	.word	0x40012c00
 8005040:	40014400 	.word	0x40014400
 8005044:	40014800 	.word	0x40014800

08005048 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	4a22      	ldr	r2, [pc, #136]	@ (80050e8 <TIM_OC6_SetConfig+0xa0>)
 800505e:	401a      	ands	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	4a1e      	ldr	r2, [pc, #120]	@ (80050ec <TIM_OC6_SetConfig+0xa4>)
 8005074:	4013      	ands	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	021b      	lsls	r3, r3, #8
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	4313      	orrs	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	4a1a      	ldr	r2, [pc, #104]	@ (80050f0 <TIM_OC6_SetConfig+0xa8>)
 8005088:	4013      	ands	r3, r2
 800508a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	051b      	lsls	r3, r3, #20
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	4313      	orrs	r3, r2
 8005096:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a16      	ldr	r2, [pc, #88]	@ (80050f4 <TIM_OC6_SetConfig+0xac>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d007      	beq.n	80050b0 <TIM_OC6_SetConfig+0x68>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a15      	ldr	r2, [pc, #84]	@ (80050f8 <TIM_OC6_SetConfig+0xb0>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d003      	beq.n	80050b0 <TIM_OC6_SetConfig+0x68>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a14      	ldr	r2, [pc, #80]	@ (80050fc <TIM_OC6_SetConfig+0xb4>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d109      	bne.n	80050c4 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	4a13      	ldr	r2, [pc, #76]	@ (8005100 <TIM_OC6_SetConfig+0xb8>)
 80050b4:	4013      	ands	r3, r2
 80050b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	029b      	lsls	r3, r3, #10
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	621a      	str	r2, [r3, #32]
}
 80050de:	46c0      	nop			@ (mov r8, r8)
 80050e0:	46bd      	mov	sp, r7
 80050e2:	b006      	add	sp, #24
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	46c0      	nop			@ (mov r8, r8)
 80050e8:	ffefffff 	.word	0xffefffff
 80050ec:	feff8fff 	.word	0xfeff8fff
 80050f0:	ffdfffff 	.word	0xffdfffff
 80050f4:	40012c00 	.word	0x40012c00
 80050f8:	40014400 	.word	0x40014400
 80050fc:	40014800 	.word	0x40014800
 8005100:	fffbffff 	.word	0xfffbffff

08005104 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b086      	sub	sp, #24
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	221f      	movs	r2, #31
 8005114:	4013      	ands	r3, r2
 8005116:	2201      	movs	r2, #1
 8005118:	409a      	lsls	r2, r3
 800511a:	0013      	movs	r3, r2
 800511c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6a1b      	ldr	r3, [r3, #32]
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	43d2      	mvns	r2, r2
 8005126:	401a      	ands	r2, r3
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6a1a      	ldr	r2, [r3, #32]
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	211f      	movs	r1, #31
 8005134:	400b      	ands	r3, r1
 8005136:	6879      	ldr	r1, [r7, #4]
 8005138:	4099      	lsls	r1, r3
 800513a:	000b      	movs	r3, r1
 800513c:	431a      	orrs	r2, r3
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	621a      	str	r2, [r3, #32]
}
 8005142:	46c0      	nop			@ (mov r8, r8)
 8005144:	46bd      	mov	sp, r7
 8005146:	b006      	add	sp, #24
 8005148:	bd80      	pop	{r7, pc}
	...

0800514c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b084      	sub	sp, #16
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	223c      	movs	r2, #60	@ 0x3c
 800515a:	5c9b      	ldrb	r3, [r3, r2]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d101      	bne.n	8005164 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005160:	2302      	movs	r3, #2
 8005162:	e050      	b.n	8005206 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	223c      	movs	r2, #60	@ 0x3c
 8005168:	2101      	movs	r1, #1
 800516a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	223d      	movs	r2, #61	@ 0x3d
 8005170:	2102      	movs	r1, #2
 8005172:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a21      	ldr	r2, [pc, #132]	@ (8005210 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d108      	bne.n	80051a0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	4a20      	ldr	r2, [pc, #128]	@ (8005214 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005192:	4013      	ands	r3, r2
 8005194:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	4313      	orrs	r3, r2
 800519e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2270      	movs	r2, #112	@ 0x70
 80051a4:	4393      	bics	r3, r2
 80051a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a14      	ldr	r2, [pc, #80]	@ (8005210 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d00a      	beq.n	80051da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	2380      	movs	r3, #128	@ 0x80
 80051ca:	05db      	lsls	r3, r3, #23
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d004      	beq.n	80051da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a10      	ldr	r2, [pc, #64]	@ (8005218 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d10c      	bne.n	80051f4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	2280      	movs	r2, #128	@ 0x80
 80051de:	4393      	bics	r3, r2
 80051e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	68ba      	ldr	r2, [r7, #8]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68ba      	ldr	r2, [r7, #8]
 80051f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	223d      	movs	r2, #61	@ 0x3d
 80051f8:	2101      	movs	r1, #1
 80051fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	223c      	movs	r2, #60	@ 0x3c
 8005200:	2100      	movs	r1, #0
 8005202:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	0018      	movs	r0, r3
 8005208:	46bd      	mov	sp, r7
 800520a:	b004      	add	sp, #16
 800520c:	bd80      	pop	{r7, pc}
 800520e:	46c0      	nop			@ (mov r8, r8)
 8005210:	40012c00 	.word	0x40012c00
 8005214:	ff0fffff 	.word	0xff0fffff
 8005218:	40000400 	.word	0x40000400

0800521c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005224:	46c0      	nop			@ (mov r8, r8)
 8005226:	46bd      	mov	sp, r7
 8005228:	b002      	add	sp, #8
 800522a:	bd80      	pop	{r7, pc}

0800522c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b082      	sub	sp, #8
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005234:	46c0      	nop			@ (mov r8, r8)
 8005236:	46bd      	mov	sp, r7
 8005238:	b002      	add	sp, #8
 800523a:	bd80      	pop	{r7, pc}

0800523c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005244:	46c0      	nop			@ (mov r8, r8)
 8005246:	46bd      	mov	sp, r7
 8005248:	b002      	add	sp, #8
 800524a:	bd80      	pop	{r7, pc}

0800524c <std>:
 800524c:	2300      	movs	r3, #0
 800524e:	b510      	push	{r4, lr}
 8005250:	0004      	movs	r4, r0
 8005252:	6003      	str	r3, [r0, #0]
 8005254:	6043      	str	r3, [r0, #4]
 8005256:	6083      	str	r3, [r0, #8]
 8005258:	8181      	strh	r1, [r0, #12]
 800525a:	6643      	str	r3, [r0, #100]	@ 0x64
 800525c:	81c2      	strh	r2, [r0, #14]
 800525e:	6103      	str	r3, [r0, #16]
 8005260:	6143      	str	r3, [r0, #20]
 8005262:	6183      	str	r3, [r0, #24]
 8005264:	0019      	movs	r1, r3
 8005266:	2208      	movs	r2, #8
 8005268:	305c      	adds	r0, #92	@ 0x5c
 800526a:	f000 f90f 	bl	800548c <memset>
 800526e:	4b0b      	ldr	r3, [pc, #44]	@ (800529c <std+0x50>)
 8005270:	6224      	str	r4, [r4, #32]
 8005272:	6263      	str	r3, [r4, #36]	@ 0x24
 8005274:	4b0a      	ldr	r3, [pc, #40]	@ (80052a0 <std+0x54>)
 8005276:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005278:	4b0a      	ldr	r3, [pc, #40]	@ (80052a4 <std+0x58>)
 800527a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800527c:	4b0a      	ldr	r3, [pc, #40]	@ (80052a8 <std+0x5c>)
 800527e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005280:	4b0a      	ldr	r3, [pc, #40]	@ (80052ac <std+0x60>)
 8005282:	429c      	cmp	r4, r3
 8005284:	d005      	beq.n	8005292 <std+0x46>
 8005286:	4b0a      	ldr	r3, [pc, #40]	@ (80052b0 <std+0x64>)
 8005288:	429c      	cmp	r4, r3
 800528a:	d002      	beq.n	8005292 <std+0x46>
 800528c:	4b09      	ldr	r3, [pc, #36]	@ (80052b4 <std+0x68>)
 800528e:	429c      	cmp	r4, r3
 8005290:	d103      	bne.n	800529a <std+0x4e>
 8005292:	0020      	movs	r0, r4
 8005294:	3058      	adds	r0, #88	@ 0x58
 8005296:	f000 f979 	bl	800558c <__retarget_lock_init_recursive>
 800529a:	bd10      	pop	{r4, pc}
 800529c:	080053f5 	.word	0x080053f5
 80052a0:	0800541d 	.word	0x0800541d
 80052a4:	08005455 	.word	0x08005455
 80052a8:	08005481 	.word	0x08005481
 80052ac:	20000280 	.word	0x20000280
 80052b0:	200002e8 	.word	0x200002e8
 80052b4:	20000350 	.word	0x20000350

080052b8 <stdio_exit_handler>:
 80052b8:	b510      	push	{r4, lr}
 80052ba:	4a03      	ldr	r2, [pc, #12]	@ (80052c8 <stdio_exit_handler+0x10>)
 80052bc:	4903      	ldr	r1, [pc, #12]	@ (80052cc <stdio_exit_handler+0x14>)
 80052be:	4804      	ldr	r0, [pc, #16]	@ (80052d0 <stdio_exit_handler+0x18>)
 80052c0:	f000 f86c 	bl	800539c <_fwalk_sglue>
 80052c4:	bd10      	pop	{r4, pc}
 80052c6:	46c0      	nop			@ (mov r8, r8)
 80052c8:	20000048 	.word	0x20000048
 80052cc:	08005e1d 	.word	0x08005e1d
 80052d0:	20000058 	.word	0x20000058

080052d4 <cleanup_stdio>:
 80052d4:	6841      	ldr	r1, [r0, #4]
 80052d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005304 <cleanup_stdio+0x30>)
 80052d8:	b510      	push	{r4, lr}
 80052da:	0004      	movs	r4, r0
 80052dc:	4299      	cmp	r1, r3
 80052de:	d001      	beq.n	80052e4 <cleanup_stdio+0x10>
 80052e0:	f000 fd9c 	bl	8005e1c <_fflush_r>
 80052e4:	68a1      	ldr	r1, [r4, #8]
 80052e6:	4b08      	ldr	r3, [pc, #32]	@ (8005308 <cleanup_stdio+0x34>)
 80052e8:	4299      	cmp	r1, r3
 80052ea:	d002      	beq.n	80052f2 <cleanup_stdio+0x1e>
 80052ec:	0020      	movs	r0, r4
 80052ee:	f000 fd95 	bl	8005e1c <_fflush_r>
 80052f2:	68e1      	ldr	r1, [r4, #12]
 80052f4:	4b05      	ldr	r3, [pc, #20]	@ (800530c <cleanup_stdio+0x38>)
 80052f6:	4299      	cmp	r1, r3
 80052f8:	d002      	beq.n	8005300 <cleanup_stdio+0x2c>
 80052fa:	0020      	movs	r0, r4
 80052fc:	f000 fd8e 	bl	8005e1c <_fflush_r>
 8005300:	bd10      	pop	{r4, pc}
 8005302:	46c0      	nop			@ (mov r8, r8)
 8005304:	20000280 	.word	0x20000280
 8005308:	200002e8 	.word	0x200002e8
 800530c:	20000350 	.word	0x20000350

08005310 <global_stdio_init.part.0>:
 8005310:	b510      	push	{r4, lr}
 8005312:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <global_stdio_init.part.0+0x28>)
 8005314:	4a09      	ldr	r2, [pc, #36]	@ (800533c <global_stdio_init.part.0+0x2c>)
 8005316:	2104      	movs	r1, #4
 8005318:	601a      	str	r2, [r3, #0]
 800531a:	4809      	ldr	r0, [pc, #36]	@ (8005340 <global_stdio_init.part.0+0x30>)
 800531c:	2200      	movs	r2, #0
 800531e:	f7ff ff95 	bl	800524c <std>
 8005322:	2201      	movs	r2, #1
 8005324:	2109      	movs	r1, #9
 8005326:	4807      	ldr	r0, [pc, #28]	@ (8005344 <global_stdio_init.part.0+0x34>)
 8005328:	f7ff ff90 	bl	800524c <std>
 800532c:	2202      	movs	r2, #2
 800532e:	2112      	movs	r1, #18
 8005330:	4805      	ldr	r0, [pc, #20]	@ (8005348 <global_stdio_init.part.0+0x38>)
 8005332:	f7ff ff8b 	bl	800524c <std>
 8005336:	bd10      	pop	{r4, pc}
 8005338:	200003b8 	.word	0x200003b8
 800533c:	080052b9 	.word	0x080052b9
 8005340:	20000280 	.word	0x20000280
 8005344:	200002e8 	.word	0x200002e8
 8005348:	20000350 	.word	0x20000350

0800534c <__sfp_lock_acquire>:
 800534c:	b510      	push	{r4, lr}
 800534e:	4802      	ldr	r0, [pc, #8]	@ (8005358 <__sfp_lock_acquire+0xc>)
 8005350:	f000 f91d 	bl	800558e <__retarget_lock_acquire_recursive>
 8005354:	bd10      	pop	{r4, pc}
 8005356:	46c0      	nop			@ (mov r8, r8)
 8005358:	200003c1 	.word	0x200003c1

0800535c <__sfp_lock_release>:
 800535c:	b510      	push	{r4, lr}
 800535e:	4802      	ldr	r0, [pc, #8]	@ (8005368 <__sfp_lock_release+0xc>)
 8005360:	f000 f916 	bl	8005590 <__retarget_lock_release_recursive>
 8005364:	bd10      	pop	{r4, pc}
 8005366:	46c0      	nop			@ (mov r8, r8)
 8005368:	200003c1 	.word	0x200003c1

0800536c <__sinit>:
 800536c:	b510      	push	{r4, lr}
 800536e:	0004      	movs	r4, r0
 8005370:	f7ff ffec 	bl	800534c <__sfp_lock_acquire>
 8005374:	6a23      	ldr	r3, [r4, #32]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d002      	beq.n	8005380 <__sinit+0x14>
 800537a:	f7ff ffef 	bl	800535c <__sfp_lock_release>
 800537e:	bd10      	pop	{r4, pc}
 8005380:	4b04      	ldr	r3, [pc, #16]	@ (8005394 <__sinit+0x28>)
 8005382:	6223      	str	r3, [r4, #32]
 8005384:	4b04      	ldr	r3, [pc, #16]	@ (8005398 <__sinit+0x2c>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1f6      	bne.n	800537a <__sinit+0xe>
 800538c:	f7ff ffc0 	bl	8005310 <global_stdio_init.part.0>
 8005390:	e7f3      	b.n	800537a <__sinit+0xe>
 8005392:	46c0      	nop			@ (mov r8, r8)
 8005394:	080052d5 	.word	0x080052d5
 8005398:	200003b8 	.word	0x200003b8

0800539c <_fwalk_sglue>:
 800539c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800539e:	0014      	movs	r4, r2
 80053a0:	2600      	movs	r6, #0
 80053a2:	9000      	str	r0, [sp, #0]
 80053a4:	9101      	str	r1, [sp, #4]
 80053a6:	68a5      	ldr	r5, [r4, #8]
 80053a8:	6867      	ldr	r7, [r4, #4]
 80053aa:	3f01      	subs	r7, #1
 80053ac:	d504      	bpl.n	80053b8 <_fwalk_sglue+0x1c>
 80053ae:	6824      	ldr	r4, [r4, #0]
 80053b0:	2c00      	cmp	r4, #0
 80053b2:	d1f8      	bne.n	80053a6 <_fwalk_sglue+0xa>
 80053b4:	0030      	movs	r0, r6
 80053b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80053b8:	89ab      	ldrh	r3, [r5, #12]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d908      	bls.n	80053d0 <_fwalk_sglue+0x34>
 80053be:	220e      	movs	r2, #14
 80053c0:	5eab      	ldrsh	r3, [r5, r2]
 80053c2:	3301      	adds	r3, #1
 80053c4:	d004      	beq.n	80053d0 <_fwalk_sglue+0x34>
 80053c6:	0029      	movs	r1, r5
 80053c8:	9800      	ldr	r0, [sp, #0]
 80053ca:	9b01      	ldr	r3, [sp, #4]
 80053cc:	4798      	blx	r3
 80053ce:	4306      	orrs	r6, r0
 80053d0:	3568      	adds	r5, #104	@ 0x68
 80053d2:	e7ea      	b.n	80053aa <_fwalk_sglue+0xe>

080053d4 <iprintf>:
 80053d4:	b40f      	push	{r0, r1, r2, r3}
 80053d6:	b507      	push	{r0, r1, r2, lr}
 80053d8:	4905      	ldr	r1, [pc, #20]	@ (80053f0 <iprintf+0x1c>)
 80053da:	ab04      	add	r3, sp, #16
 80053dc:	6808      	ldr	r0, [r1, #0]
 80053de:	cb04      	ldmia	r3!, {r2}
 80053e0:	6881      	ldr	r1, [r0, #8]
 80053e2:	9301      	str	r3, [sp, #4]
 80053e4:	f000 f9fa 	bl	80057dc <_vfiprintf_r>
 80053e8:	b003      	add	sp, #12
 80053ea:	bc08      	pop	{r3}
 80053ec:	b004      	add	sp, #16
 80053ee:	4718      	bx	r3
 80053f0:	20000054 	.word	0x20000054

080053f4 <__sread>:
 80053f4:	b570      	push	{r4, r5, r6, lr}
 80053f6:	000c      	movs	r4, r1
 80053f8:	250e      	movs	r5, #14
 80053fa:	5f49      	ldrsh	r1, [r1, r5]
 80053fc:	f000 f874 	bl	80054e8 <_read_r>
 8005400:	2800      	cmp	r0, #0
 8005402:	db03      	blt.n	800540c <__sread+0x18>
 8005404:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005406:	181b      	adds	r3, r3, r0
 8005408:	6563      	str	r3, [r4, #84]	@ 0x54
 800540a:	bd70      	pop	{r4, r5, r6, pc}
 800540c:	89a3      	ldrh	r3, [r4, #12]
 800540e:	4a02      	ldr	r2, [pc, #8]	@ (8005418 <__sread+0x24>)
 8005410:	4013      	ands	r3, r2
 8005412:	81a3      	strh	r3, [r4, #12]
 8005414:	e7f9      	b.n	800540a <__sread+0x16>
 8005416:	46c0      	nop			@ (mov r8, r8)
 8005418:	ffffefff 	.word	0xffffefff

0800541c <__swrite>:
 800541c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800541e:	001f      	movs	r7, r3
 8005420:	898b      	ldrh	r3, [r1, #12]
 8005422:	0005      	movs	r5, r0
 8005424:	000c      	movs	r4, r1
 8005426:	0016      	movs	r6, r2
 8005428:	05db      	lsls	r3, r3, #23
 800542a:	d505      	bpl.n	8005438 <__swrite+0x1c>
 800542c:	230e      	movs	r3, #14
 800542e:	5ec9      	ldrsh	r1, [r1, r3]
 8005430:	2200      	movs	r2, #0
 8005432:	2302      	movs	r3, #2
 8005434:	f000 f844 	bl	80054c0 <_lseek_r>
 8005438:	89a3      	ldrh	r3, [r4, #12]
 800543a:	4a05      	ldr	r2, [pc, #20]	@ (8005450 <__swrite+0x34>)
 800543c:	0028      	movs	r0, r5
 800543e:	4013      	ands	r3, r2
 8005440:	81a3      	strh	r3, [r4, #12]
 8005442:	0032      	movs	r2, r6
 8005444:	230e      	movs	r3, #14
 8005446:	5ee1      	ldrsh	r1, [r4, r3]
 8005448:	003b      	movs	r3, r7
 800544a:	f000 f861 	bl	8005510 <_write_r>
 800544e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005450:	ffffefff 	.word	0xffffefff

08005454 <__sseek>:
 8005454:	b570      	push	{r4, r5, r6, lr}
 8005456:	000c      	movs	r4, r1
 8005458:	250e      	movs	r5, #14
 800545a:	5f49      	ldrsh	r1, [r1, r5]
 800545c:	f000 f830 	bl	80054c0 <_lseek_r>
 8005460:	89a3      	ldrh	r3, [r4, #12]
 8005462:	1c42      	adds	r2, r0, #1
 8005464:	d103      	bne.n	800546e <__sseek+0x1a>
 8005466:	4a05      	ldr	r2, [pc, #20]	@ (800547c <__sseek+0x28>)
 8005468:	4013      	ands	r3, r2
 800546a:	81a3      	strh	r3, [r4, #12]
 800546c:	bd70      	pop	{r4, r5, r6, pc}
 800546e:	2280      	movs	r2, #128	@ 0x80
 8005470:	0152      	lsls	r2, r2, #5
 8005472:	4313      	orrs	r3, r2
 8005474:	81a3      	strh	r3, [r4, #12]
 8005476:	6560      	str	r0, [r4, #84]	@ 0x54
 8005478:	e7f8      	b.n	800546c <__sseek+0x18>
 800547a:	46c0      	nop			@ (mov r8, r8)
 800547c:	ffffefff 	.word	0xffffefff

08005480 <__sclose>:
 8005480:	b510      	push	{r4, lr}
 8005482:	230e      	movs	r3, #14
 8005484:	5ec9      	ldrsh	r1, [r1, r3]
 8005486:	f000 f809 	bl	800549c <_close_r>
 800548a:	bd10      	pop	{r4, pc}

0800548c <memset>:
 800548c:	0003      	movs	r3, r0
 800548e:	1882      	adds	r2, r0, r2
 8005490:	4293      	cmp	r3, r2
 8005492:	d100      	bne.n	8005496 <memset+0xa>
 8005494:	4770      	bx	lr
 8005496:	7019      	strb	r1, [r3, #0]
 8005498:	3301      	adds	r3, #1
 800549a:	e7f9      	b.n	8005490 <memset+0x4>

0800549c <_close_r>:
 800549c:	2300      	movs	r3, #0
 800549e:	b570      	push	{r4, r5, r6, lr}
 80054a0:	4d06      	ldr	r5, [pc, #24]	@ (80054bc <_close_r+0x20>)
 80054a2:	0004      	movs	r4, r0
 80054a4:	0008      	movs	r0, r1
 80054a6:	602b      	str	r3, [r5, #0]
 80054a8:	f7fc f9a5 	bl	80017f6 <_close>
 80054ac:	1c43      	adds	r3, r0, #1
 80054ae:	d103      	bne.n	80054b8 <_close_r+0x1c>
 80054b0:	682b      	ldr	r3, [r5, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d000      	beq.n	80054b8 <_close_r+0x1c>
 80054b6:	6023      	str	r3, [r4, #0]
 80054b8:	bd70      	pop	{r4, r5, r6, pc}
 80054ba:	46c0      	nop			@ (mov r8, r8)
 80054bc:	200003bc 	.word	0x200003bc

080054c0 <_lseek_r>:
 80054c0:	b570      	push	{r4, r5, r6, lr}
 80054c2:	0004      	movs	r4, r0
 80054c4:	0008      	movs	r0, r1
 80054c6:	0011      	movs	r1, r2
 80054c8:	001a      	movs	r2, r3
 80054ca:	2300      	movs	r3, #0
 80054cc:	4d05      	ldr	r5, [pc, #20]	@ (80054e4 <_lseek_r+0x24>)
 80054ce:	602b      	str	r3, [r5, #0]
 80054d0:	f7fc f9b2 	bl	8001838 <_lseek>
 80054d4:	1c43      	adds	r3, r0, #1
 80054d6:	d103      	bne.n	80054e0 <_lseek_r+0x20>
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d000      	beq.n	80054e0 <_lseek_r+0x20>
 80054de:	6023      	str	r3, [r4, #0]
 80054e0:	bd70      	pop	{r4, r5, r6, pc}
 80054e2:	46c0      	nop			@ (mov r8, r8)
 80054e4:	200003bc 	.word	0x200003bc

080054e8 <_read_r>:
 80054e8:	b570      	push	{r4, r5, r6, lr}
 80054ea:	0004      	movs	r4, r0
 80054ec:	0008      	movs	r0, r1
 80054ee:	0011      	movs	r1, r2
 80054f0:	001a      	movs	r2, r3
 80054f2:	2300      	movs	r3, #0
 80054f4:	4d05      	ldr	r5, [pc, #20]	@ (800550c <_read_r+0x24>)
 80054f6:	602b      	str	r3, [r5, #0]
 80054f8:	f7fc f944 	bl	8001784 <_read>
 80054fc:	1c43      	adds	r3, r0, #1
 80054fe:	d103      	bne.n	8005508 <_read_r+0x20>
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d000      	beq.n	8005508 <_read_r+0x20>
 8005506:	6023      	str	r3, [r4, #0]
 8005508:	bd70      	pop	{r4, r5, r6, pc}
 800550a:	46c0      	nop			@ (mov r8, r8)
 800550c:	200003bc 	.word	0x200003bc

08005510 <_write_r>:
 8005510:	b570      	push	{r4, r5, r6, lr}
 8005512:	0004      	movs	r4, r0
 8005514:	0008      	movs	r0, r1
 8005516:	0011      	movs	r1, r2
 8005518:	001a      	movs	r2, r3
 800551a:	2300      	movs	r3, #0
 800551c:	4d05      	ldr	r5, [pc, #20]	@ (8005534 <_write_r+0x24>)
 800551e:	602b      	str	r3, [r5, #0]
 8005520:	f7fc f94d 	bl	80017be <_write>
 8005524:	1c43      	adds	r3, r0, #1
 8005526:	d103      	bne.n	8005530 <_write_r+0x20>
 8005528:	682b      	ldr	r3, [r5, #0]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d000      	beq.n	8005530 <_write_r+0x20>
 800552e:	6023      	str	r3, [r4, #0]
 8005530:	bd70      	pop	{r4, r5, r6, pc}
 8005532:	46c0      	nop			@ (mov r8, r8)
 8005534:	200003bc 	.word	0x200003bc

08005538 <__errno>:
 8005538:	4b01      	ldr	r3, [pc, #4]	@ (8005540 <__errno+0x8>)
 800553a:	6818      	ldr	r0, [r3, #0]
 800553c:	4770      	bx	lr
 800553e:	46c0      	nop			@ (mov r8, r8)
 8005540:	20000054 	.word	0x20000054

08005544 <__libc_init_array>:
 8005544:	b570      	push	{r4, r5, r6, lr}
 8005546:	2600      	movs	r6, #0
 8005548:	4c0c      	ldr	r4, [pc, #48]	@ (800557c <__libc_init_array+0x38>)
 800554a:	4d0d      	ldr	r5, [pc, #52]	@ (8005580 <__libc_init_array+0x3c>)
 800554c:	1b64      	subs	r4, r4, r5
 800554e:	10a4      	asrs	r4, r4, #2
 8005550:	42a6      	cmp	r6, r4
 8005552:	d109      	bne.n	8005568 <__libc_init_array+0x24>
 8005554:	2600      	movs	r6, #0
 8005556:	f000 fddb 	bl	8006110 <_init>
 800555a:	4c0a      	ldr	r4, [pc, #40]	@ (8005584 <__libc_init_array+0x40>)
 800555c:	4d0a      	ldr	r5, [pc, #40]	@ (8005588 <__libc_init_array+0x44>)
 800555e:	1b64      	subs	r4, r4, r5
 8005560:	10a4      	asrs	r4, r4, #2
 8005562:	42a6      	cmp	r6, r4
 8005564:	d105      	bne.n	8005572 <__libc_init_array+0x2e>
 8005566:	bd70      	pop	{r4, r5, r6, pc}
 8005568:	00b3      	lsls	r3, r6, #2
 800556a:	58eb      	ldr	r3, [r5, r3]
 800556c:	4798      	blx	r3
 800556e:	3601      	adds	r6, #1
 8005570:	e7ee      	b.n	8005550 <__libc_init_array+0xc>
 8005572:	00b3      	lsls	r3, r6, #2
 8005574:	58eb      	ldr	r3, [r5, r3]
 8005576:	4798      	blx	r3
 8005578:	3601      	adds	r6, #1
 800557a:	e7f2      	b.n	8005562 <__libc_init_array+0x1e>
 800557c:	08006534 	.word	0x08006534
 8005580:	08006534 	.word	0x08006534
 8005584:	08006538 	.word	0x08006538
 8005588:	08006534 	.word	0x08006534

0800558c <__retarget_lock_init_recursive>:
 800558c:	4770      	bx	lr

0800558e <__retarget_lock_acquire_recursive>:
 800558e:	4770      	bx	lr

08005590 <__retarget_lock_release_recursive>:
 8005590:	4770      	bx	lr
	...

08005594 <_free_r>:
 8005594:	b570      	push	{r4, r5, r6, lr}
 8005596:	0005      	movs	r5, r0
 8005598:	1e0c      	subs	r4, r1, #0
 800559a:	d010      	beq.n	80055be <_free_r+0x2a>
 800559c:	3c04      	subs	r4, #4
 800559e:	6823      	ldr	r3, [r4, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	da00      	bge.n	80055a6 <_free_r+0x12>
 80055a4:	18e4      	adds	r4, r4, r3
 80055a6:	0028      	movs	r0, r5
 80055a8:	f000 f8e0 	bl	800576c <__malloc_lock>
 80055ac:	4a1d      	ldr	r2, [pc, #116]	@ (8005624 <_free_r+0x90>)
 80055ae:	6813      	ldr	r3, [r2, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d105      	bne.n	80055c0 <_free_r+0x2c>
 80055b4:	6063      	str	r3, [r4, #4]
 80055b6:	6014      	str	r4, [r2, #0]
 80055b8:	0028      	movs	r0, r5
 80055ba:	f000 f8df 	bl	800577c <__malloc_unlock>
 80055be:	bd70      	pop	{r4, r5, r6, pc}
 80055c0:	42a3      	cmp	r3, r4
 80055c2:	d908      	bls.n	80055d6 <_free_r+0x42>
 80055c4:	6820      	ldr	r0, [r4, #0]
 80055c6:	1821      	adds	r1, r4, r0
 80055c8:	428b      	cmp	r3, r1
 80055ca:	d1f3      	bne.n	80055b4 <_free_r+0x20>
 80055cc:	6819      	ldr	r1, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	1809      	adds	r1, r1, r0
 80055d2:	6021      	str	r1, [r4, #0]
 80055d4:	e7ee      	b.n	80055b4 <_free_r+0x20>
 80055d6:	001a      	movs	r2, r3
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <_free_r+0x4e>
 80055de:	42a3      	cmp	r3, r4
 80055e0:	d9f9      	bls.n	80055d6 <_free_r+0x42>
 80055e2:	6811      	ldr	r1, [r2, #0]
 80055e4:	1850      	adds	r0, r2, r1
 80055e6:	42a0      	cmp	r0, r4
 80055e8:	d10b      	bne.n	8005602 <_free_r+0x6e>
 80055ea:	6820      	ldr	r0, [r4, #0]
 80055ec:	1809      	adds	r1, r1, r0
 80055ee:	1850      	adds	r0, r2, r1
 80055f0:	6011      	str	r1, [r2, #0]
 80055f2:	4283      	cmp	r3, r0
 80055f4:	d1e0      	bne.n	80055b8 <_free_r+0x24>
 80055f6:	6818      	ldr	r0, [r3, #0]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	1841      	adds	r1, r0, r1
 80055fc:	6011      	str	r1, [r2, #0]
 80055fe:	6053      	str	r3, [r2, #4]
 8005600:	e7da      	b.n	80055b8 <_free_r+0x24>
 8005602:	42a0      	cmp	r0, r4
 8005604:	d902      	bls.n	800560c <_free_r+0x78>
 8005606:	230c      	movs	r3, #12
 8005608:	602b      	str	r3, [r5, #0]
 800560a:	e7d5      	b.n	80055b8 <_free_r+0x24>
 800560c:	6820      	ldr	r0, [r4, #0]
 800560e:	1821      	adds	r1, r4, r0
 8005610:	428b      	cmp	r3, r1
 8005612:	d103      	bne.n	800561c <_free_r+0x88>
 8005614:	6819      	ldr	r1, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	1809      	adds	r1, r1, r0
 800561a:	6021      	str	r1, [r4, #0]
 800561c:	6063      	str	r3, [r4, #4]
 800561e:	6054      	str	r4, [r2, #4]
 8005620:	e7ca      	b.n	80055b8 <_free_r+0x24>
 8005622:	46c0      	nop			@ (mov r8, r8)
 8005624:	200003c8 	.word	0x200003c8

08005628 <sbrk_aligned>:
 8005628:	b570      	push	{r4, r5, r6, lr}
 800562a:	4e0f      	ldr	r6, [pc, #60]	@ (8005668 <sbrk_aligned+0x40>)
 800562c:	000d      	movs	r5, r1
 800562e:	6831      	ldr	r1, [r6, #0]
 8005630:	0004      	movs	r4, r0
 8005632:	2900      	cmp	r1, #0
 8005634:	d102      	bne.n	800563c <sbrk_aligned+0x14>
 8005636:	f000 fcbd 	bl	8005fb4 <_sbrk_r>
 800563a:	6030      	str	r0, [r6, #0]
 800563c:	0029      	movs	r1, r5
 800563e:	0020      	movs	r0, r4
 8005640:	f000 fcb8 	bl	8005fb4 <_sbrk_r>
 8005644:	1c43      	adds	r3, r0, #1
 8005646:	d103      	bne.n	8005650 <sbrk_aligned+0x28>
 8005648:	2501      	movs	r5, #1
 800564a:	426d      	negs	r5, r5
 800564c:	0028      	movs	r0, r5
 800564e:	bd70      	pop	{r4, r5, r6, pc}
 8005650:	2303      	movs	r3, #3
 8005652:	1cc5      	adds	r5, r0, #3
 8005654:	439d      	bics	r5, r3
 8005656:	42a8      	cmp	r0, r5
 8005658:	d0f8      	beq.n	800564c <sbrk_aligned+0x24>
 800565a:	1a29      	subs	r1, r5, r0
 800565c:	0020      	movs	r0, r4
 800565e:	f000 fca9 	bl	8005fb4 <_sbrk_r>
 8005662:	3001      	adds	r0, #1
 8005664:	d1f2      	bne.n	800564c <sbrk_aligned+0x24>
 8005666:	e7ef      	b.n	8005648 <sbrk_aligned+0x20>
 8005668:	200003c4 	.word	0x200003c4

0800566c <_malloc_r>:
 800566c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800566e:	2203      	movs	r2, #3
 8005670:	1ccb      	adds	r3, r1, #3
 8005672:	4393      	bics	r3, r2
 8005674:	3308      	adds	r3, #8
 8005676:	0005      	movs	r5, r0
 8005678:	001f      	movs	r7, r3
 800567a:	2b0c      	cmp	r3, #12
 800567c:	d234      	bcs.n	80056e8 <_malloc_r+0x7c>
 800567e:	270c      	movs	r7, #12
 8005680:	42b9      	cmp	r1, r7
 8005682:	d833      	bhi.n	80056ec <_malloc_r+0x80>
 8005684:	0028      	movs	r0, r5
 8005686:	f000 f871 	bl	800576c <__malloc_lock>
 800568a:	4e37      	ldr	r6, [pc, #220]	@ (8005768 <_malloc_r+0xfc>)
 800568c:	6833      	ldr	r3, [r6, #0]
 800568e:	001c      	movs	r4, r3
 8005690:	2c00      	cmp	r4, #0
 8005692:	d12f      	bne.n	80056f4 <_malloc_r+0x88>
 8005694:	0039      	movs	r1, r7
 8005696:	0028      	movs	r0, r5
 8005698:	f7ff ffc6 	bl	8005628 <sbrk_aligned>
 800569c:	0004      	movs	r4, r0
 800569e:	1c43      	adds	r3, r0, #1
 80056a0:	d15f      	bne.n	8005762 <_malloc_r+0xf6>
 80056a2:	6834      	ldr	r4, [r6, #0]
 80056a4:	9400      	str	r4, [sp, #0]
 80056a6:	9b00      	ldr	r3, [sp, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d14a      	bne.n	8005742 <_malloc_r+0xd6>
 80056ac:	2c00      	cmp	r4, #0
 80056ae:	d052      	beq.n	8005756 <_malloc_r+0xea>
 80056b0:	6823      	ldr	r3, [r4, #0]
 80056b2:	0028      	movs	r0, r5
 80056b4:	18e3      	adds	r3, r4, r3
 80056b6:	9900      	ldr	r1, [sp, #0]
 80056b8:	9301      	str	r3, [sp, #4]
 80056ba:	f000 fc7b 	bl	8005fb4 <_sbrk_r>
 80056be:	9b01      	ldr	r3, [sp, #4]
 80056c0:	4283      	cmp	r3, r0
 80056c2:	d148      	bne.n	8005756 <_malloc_r+0xea>
 80056c4:	6823      	ldr	r3, [r4, #0]
 80056c6:	0028      	movs	r0, r5
 80056c8:	1aff      	subs	r7, r7, r3
 80056ca:	0039      	movs	r1, r7
 80056cc:	f7ff ffac 	bl	8005628 <sbrk_aligned>
 80056d0:	3001      	adds	r0, #1
 80056d2:	d040      	beq.n	8005756 <_malloc_r+0xea>
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	19db      	adds	r3, r3, r7
 80056d8:	6023      	str	r3, [r4, #0]
 80056da:	6833      	ldr	r3, [r6, #0]
 80056dc:	685a      	ldr	r2, [r3, #4]
 80056de:	2a00      	cmp	r2, #0
 80056e0:	d133      	bne.n	800574a <_malloc_r+0xde>
 80056e2:	9b00      	ldr	r3, [sp, #0]
 80056e4:	6033      	str	r3, [r6, #0]
 80056e6:	e019      	b.n	800571c <_malloc_r+0xb0>
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	dac9      	bge.n	8005680 <_malloc_r+0x14>
 80056ec:	230c      	movs	r3, #12
 80056ee:	602b      	str	r3, [r5, #0]
 80056f0:	2000      	movs	r0, #0
 80056f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056f4:	6821      	ldr	r1, [r4, #0]
 80056f6:	1bc9      	subs	r1, r1, r7
 80056f8:	d420      	bmi.n	800573c <_malloc_r+0xd0>
 80056fa:	290b      	cmp	r1, #11
 80056fc:	d90a      	bls.n	8005714 <_malloc_r+0xa8>
 80056fe:	19e2      	adds	r2, r4, r7
 8005700:	6027      	str	r7, [r4, #0]
 8005702:	42a3      	cmp	r3, r4
 8005704:	d104      	bne.n	8005710 <_malloc_r+0xa4>
 8005706:	6032      	str	r2, [r6, #0]
 8005708:	6863      	ldr	r3, [r4, #4]
 800570a:	6011      	str	r1, [r2, #0]
 800570c:	6053      	str	r3, [r2, #4]
 800570e:	e005      	b.n	800571c <_malloc_r+0xb0>
 8005710:	605a      	str	r2, [r3, #4]
 8005712:	e7f9      	b.n	8005708 <_malloc_r+0x9c>
 8005714:	6862      	ldr	r2, [r4, #4]
 8005716:	42a3      	cmp	r3, r4
 8005718:	d10e      	bne.n	8005738 <_malloc_r+0xcc>
 800571a:	6032      	str	r2, [r6, #0]
 800571c:	0028      	movs	r0, r5
 800571e:	f000 f82d 	bl	800577c <__malloc_unlock>
 8005722:	0020      	movs	r0, r4
 8005724:	2207      	movs	r2, #7
 8005726:	300b      	adds	r0, #11
 8005728:	1d23      	adds	r3, r4, #4
 800572a:	4390      	bics	r0, r2
 800572c:	1ac2      	subs	r2, r0, r3
 800572e:	4298      	cmp	r0, r3
 8005730:	d0df      	beq.n	80056f2 <_malloc_r+0x86>
 8005732:	1a1b      	subs	r3, r3, r0
 8005734:	50a3      	str	r3, [r4, r2]
 8005736:	e7dc      	b.n	80056f2 <_malloc_r+0x86>
 8005738:	605a      	str	r2, [r3, #4]
 800573a:	e7ef      	b.n	800571c <_malloc_r+0xb0>
 800573c:	0023      	movs	r3, r4
 800573e:	6864      	ldr	r4, [r4, #4]
 8005740:	e7a6      	b.n	8005690 <_malloc_r+0x24>
 8005742:	9c00      	ldr	r4, [sp, #0]
 8005744:	6863      	ldr	r3, [r4, #4]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	e7ad      	b.n	80056a6 <_malloc_r+0x3a>
 800574a:	001a      	movs	r2, r3
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	42a3      	cmp	r3, r4
 8005750:	d1fb      	bne.n	800574a <_malloc_r+0xde>
 8005752:	2300      	movs	r3, #0
 8005754:	e7da      	b.n	800570c <_malloc_r+0xa0>
 8005756:	230c      	movs	r3, #12
 8005758:	0028      	movs	r0, r5
 800575a:	602b      	str	r3, [r5, #0]
 800575c:	f000 f80e 	bl	800577c <__malloc_unlock>
 8005760:	e7c6      	b.n	80056f0 <_malloc_r+0x84>
 8005762:	6007      	str	r7, [r0, #0]
 8005764:	e7da      	b.n	800571c <_malloc_r+0xb0>
 8005766:	46c0      	nop			@ (mov r8, r8)
 8005768:	200003c8 	.word	0x200003c8

0800576c <__malloc_lock>:
 800576c:	b510      	push	{r4, lr}
 800576e:	4802      	ldr	r0, [pc, #8]	@ (8005778 <__malloc_lock+0xc>)
 8005770:	f7ff ff0d 	bl	800558e <__retarget_lock_acquire_recursive>
 8005774:	bd10      	pop	{r4, pc}
 8005776:	46c0      	nop			@ (mov r8, r8)
 8005778:	200003c0 	.word	0x200003c0

0800577c <__malloc_unlock>:
 800577c:	b510      	push	{r4, lr}
 800577e:	4802      	ldr	r0, [pc, #8]	@ (8005788 <__malloc_unlock+0xc>)
 8005780:	f7ff ff06 	bl	8005590 <__retarget_lock_release_recursive>
 8005784:	bd10      	pop	{r4, pc}
 8005786:	46c0      	nop			@ (mov r8, r8)
 8005788:	200003c0 	.word	0x200003c0

0800578c <__sfputc_r>:
 800578c:	6893      	ldr	r3, [r2, #8]
 800578e:	b510      	push	{r4, lr}
 8005790:	3b01      	subs	r3, #1
 8005792:	6093      	str	r3, [r2, #8]
 8005794:	2b00      	cmp	r3, #0
 8005796:	da04      	bge.n	80057a2 <__sfputc_r+0x16>
 8005798:	6994      	ldr	r4, [r2, #24]
 800579a:	42a3      	cmp	r3, r4
 800579c:	db07      	blt.n	80057ae <__sfputc_r+0x22>
 800579e:	290a      	cmp	r1, #10
 80057a0:	d005      	beq.n	80057ae <__sfputc_r+0x22>
 80057a2:	6813      	ldr	r3, [r2, #0]
 80057a4:	1c58      	adds	r0, r3, #1
 80057a6:	6010      	str	r0, [r2, #0]
 80057a8:	7019      	strb	r1, [r3, #0]
 80057aa:	0008      	movs	r0, r1
 80057ac:	bd10      	pop	{r4, pc}
 80057ae:	f000 fb60 	bl	8005e72 <__swbuf_r>
 80057b2:	0001      	movs	r1, r0
 80057b4:	e7f9      	b.n	80057aa <__sfputc_r+0x1e>

080057b6 <__sfputs_r>:
 80057b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057b8:	0006      	movs	r6, r0
 80057ba:	000f      	movs	r7, r1
 80057bc:	0014      	movs	r4, r2
 80057be:	18d5      	adds	r5, r2, r3
 80057c0:	42ac      	cmp	r4, r5
 80057c2:	d101      	bne.n	80057c8 <__sfputs_r+0x12>
 80057c4:	2000      	movs	r0, #0
 80057c6:	e007      	b.n	80057d8 <__sfputs_r+0x22>
 80057c8:	7821      	ldrb	r1, [r4, #0]
 80057ca:	003a      	movs	r2, r7
 80057cc:	0030      	movs	r0, r6
 80057ce:	f7ff ffdd 	bl	800578c <__sfputc_r>
 80057d2:	3401      	adds	r4, #1
 80057d4:	1c43      	adds	r3, r0, #1
 80057d6:	d1f3      	bne.n	80057c0 <__sfputs_r+0xa>
 80057d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057dc <_vfiprintf_r>:
 80057dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057de:	b0a1      	sub	sp, #132	@ 0x84
 80057e0:	000f      	movs	r7, r1
 80057e2:	0015      	movs	r5, r2
 80057e4:	001e      	movs	r6, r3
 80057e6:	9003      	str	r0, [sp, #12]
 80057e8:	2800      	cmp	r0, #0
 80057ea:	d004      	beq.n	80057f6 <_vfiprintf_r+0x1a>
 80057ec:	6a03      	ldr	r3, [r0, #32]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <_vfiprintf_r+0x1a>
 80057f2:	f7ff fdbb 	bl	800536c <__sinit>
 80057f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057f8:	07db      	lsls	r3, r3, #31
 80057fa:	d405      	bmi.n	8005808 <_vfiprintf_r+0x2c>
 80057fc:	89bb      	ldrh	r3, [r7, #12]
 80057fe:	059b      	lsls	r3, r3, #22
 8005800:	d402      	bmi.n	8005808 <_vfiprintf_r+0x2c>
 8005802:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005804:	f7ff fec3 	bl	800558e <__retarget_lock_acquire_recursive>
 8005808:	89bb      	ldrh	r3, [r7, #12]
 800580a:	071b      	lsls	r3, r3, #28
 800580c:	d502      	bpl.n	8005814 <_vfiprintf_r+0x38>
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d113      	bne.n	800583c <_vfiprintf_r+0x60>
 8005814:	0039      	movs	r1, r7
 8005816:	9803      	ldr	r0, [sp, #12]
 8005818:	f000 fb6e 	bl	8005ef8 <__swsetup_r>
 800581c:	2800      	cmp	r0, #0
 800581e:	d00d      	beq.n	800583c <_vfiprintf_r+0x60>
 8005820:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005822:	07db      	lsls	r3, r3, #31
 8005824:	d503      	bpl.n	800582e <_vfiprintf_r+0x52>
 8005826:	2001      	movs	r0, #1
 8005828:	4240      	negs	r0, r0
 800582a:	b021      	add	sp, #132	@ 0x84
 800582c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800582e:	89bb      	ldrh	r3, [r7, #12]
 8005830:	059b      	lsls	r3, r3, #22
 8005832:	d4f8      	bmi.n	8005826 <_vfiprintf_r+0x4a>
 8005834:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005836:	f7ff feab 	bl	8005590 <__retarget_lock_release_recursive>
 800583a:	e7f4      	b.n	8005826 <_vfiprintf_r+0x4a>
 800583c:	2300      	movs	r3, #0
 800583e:	ac08      	add	r4, sp, #32
 8005840:	6163      	str	r3, [r4, #20]
 8005842:	3320      	adds	r3, #32
 8005844:	7663      	strb	r3, [r4, #25]
 8005846:	3310      	adds	r3, #16
 8005848:	76a3      	strb	r3, [r4, #26]
 800584a:	9607      	str	r6, [sp, #28]
 800584c:	002e      	movs	r6, r5
 800584e:	7833      	ldrb	r3, [r6, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d001      	beq.n	8005858 <_vfiprintf_r+0x7c>
 8005854:	2b25      	cmp	r3, #37	@ 0x25
 8005856:	d148      	bne.n	80058ea <_vfiprintf_r+0x10e>
 8005858:	1b73      	subs	r3, r6, r5
 800585a:	9305      	str	r3, [sp, #20]
 800585c:	42ae      	cmp	r6, r5
 800585e:	d00b      	beq.n	8005878 <_vfiprintf_r+0x9c>
 8005860:	002a      	movs	r2, r5
 8005862:	0039      	movs	r1, r7
 8005864:	9803      	ldr	r0, [sp, #12]
 8005866:	f7ff ffa6 	bl	80057b6 <__sfputs_r>
 800586a:	3001      	adds	r0, #1
 800586c:	d100      	bne.n	8005870 <_vfiprintf_r+0x94>
 800586e:	e0ae      	b.n	80059ce <_vfiprintf_r+0x1f2>
 8005870:	6963      	ldr	r3, [r4, #20]
 8005872:	9a05      	ldr	r2, [sp, #20]
 8005874:	189b      	adds	r3, r3, r2
 8005876:	6163      	str	r3, [r4, #20]
 8005878:	7833      	ldrb	r3, [r6, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d100      	bne.n	8005880 <_vfiprintf_r+0xa4>
 800587e:	e0a6      	b.n	80059ce <_vfiprintf_r+0x1f2>
 8005880:	2201      	movs	r2, #1
 8005882:	2300      	movs	r3, #0
 8005884:	4252      	negs	r2, r2
 8005886:	6062      	str	r2, [r4, #4]
 8005888:	a904      	add	r1, sp, #16
 800588a:	3254      	adds	r2, #84	@ 0x54
 800588c:	1852      	adds	r2, r2, r1
 800588e:	1c75      	adds	r5, r6, #1
 8005890:	6023      	str	r3, [r4, #0]
 8005892:	60e3      	str	r3, [r4, #12]
 8005894:	60a3      	str	r3, [r4, #8]
 8005896:	7013      	strb	r3, [r2, #0]
 8005898:	65a3      	str	r3, [r4, #88]	@ 0x58
 800589a:	4b59      	ldr	r3, [pc, #356]	@ (8005a00 <_vfiprintf_r+0x224>)
 800589c:	2205      	movs	r2, #5
 800589e:	0018      	movs	r0, r3
 80058a0:	7829      	ldrb	r1, [r5, #0]
 80058a2:	9305      	str	r3, [sp, #20]
 80058a4:	f000 fb98 	bl	8005fd8 <memchr>
 80058a8:	1c6e      	adds	r6, r5, #1
 80058aa:	2800      	cmp	r0, #0
 80058ac:	d11f      	bne.n	80058ee <_vfiprintf_r+0x112>
 80058ae:	6822      	ldr	r2, [r4, #0]
 80058b0:	06d3      	lsls	r3, r2, #27
 80058b2:	d504      	bpl.n	80058be <_vfiprintf_r+0xe2>
 80058b4:	2353      	movs	r3, #83	@ 0x53
 80058b6:	a904      	add	r1, sp, #16
 80058b8:	185b      	adds	r3, r3, r1
 80058ba:	2120      	movs	r1, #32
 80058bc:	7019      	strb	r1, [r3, #0]
 80058be:	0713      	lsls	r3, r2, #28
 80058c0:	d504      	bpl.n	80058cc <_vfiprintf_r+0xf0>
 80058c2:	2353      	movs	r3, #83	@ 0x53
 80058c4:	a904      	add	r1, sp, #16
 80058c6:	185b      	adds	r3, r3, r1
 80058c8:	212b      	movs	r1, #43	@ 0x2b
 80058ca:	7019      	strb	r1, [r3, #0]
 80058cc:	782b      	ldrb	r3, [r5, #0]
 80058ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80058d0:	d016      	beq.n	8005900 <_vfiprintf_r+0x124>
 80058d2:	002e      	movs	r6, r5
 80058d4:	2100      	movs	r1, #0
 80058d6:	200a      	movs	r0, #10
 80058d8:	68e3      	ldr	r3, [r4, #12]
 80058da:	7832      	ldrb	r2, [r6, #0]
 80058dc:	1c75      	adds	r5, r6, #1
 80058de:	3a30      	subs	r2, #48	@ 0x30
 80058e0:	2a09      	cmp	r2, #9
 80058e2:	d950      	bls.n	8005986 <_vfiprintf_r+0x1aa>
 80058e4:	2900      	cmp	r1, #0
 80058e6:	d111      	bne.n	800590c <_vfiprintf_r+0x130>
 80058e8:	e017      	b.n	800591a <_vfiprintf_r+0x13e>
 80058ea:	3601      	adds	r6, #1
 80058ec:	e7af      	b.n	800584e <_vfiprintf_r+0x72>
 80058ee:	9b05      	ldr	r3, [sp, #20]
 80058f0:	6822      	ldr	r2, [r4, #0]
 80058f2:	1ac0      	subs	r0, r0, r3
 80058f4:	2301      	movs	r3, #1
 80058f6:	4083      	lsls	r3, r0
 80058f8:	4313      	orrs	r3, r2
 80058fa:	0035      	movs	r5, r6
 80058fc:	6023      	str	r3, [r4, #0]
 80058fe:	e7cc      	b.n	800589a <_vfiprintf_r+0xbe>
 8005900:	9b07      	ldr	r3, [sp, #28]
 8005902:	1d19      	adds	r1, r3, #4
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	9107      	str	r1, [sp, #28]
 8005908:	2b00      	cmp	r3, #0
 800590a:	db01      	blt.n	8005910 <_vfiprintf_r+0x134>
 800590c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800590e:	e004      	b.n	800591a <_vfiprintf_r+0x13e>
 8005910:	425b      	negs	r3, r3
 8005912:	60e3      	str	r3, [r4, #12]
 8005914:	2302      	movs	r3, #2
 8005916:	4313      	orrs	r3, r2
 8005918:	6023      	str	r3, [r4, #0]
 800591a:	7833      	ldrb	r3, [r6, #0]
 800591c:	2b2e      	cmp	r3, #46	@ 0x2e
 800591e:	d10c      	bne.n	800593a <_vfiprintf_r+0x15e>
 8005920:	7873      	ldrb	r3, [r6, #1]
 8005922:	2b2a      	cmp	r3, #42	@ 0x2a
 8005924:	d134      	bne.n	8005990 <_vfiprintf_r+0x1b4>
 8005926:	9b07      	ldr	r3, [sp, #28]
 8005928:	3602      	adds	r6, #2
 800592a:	1d1a      	adds	r2, r3, #4
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	9207      	str	r2, [sp, #28]
 8005930:	2b00      	cmp	r3, #0
 8005932:	da01      	bge.n	8005938 <_vfiprintf_r+0x15c>
 8005934:	2301      	movs	r3, #1
 8005936:	425b      	negs	r3, r3
 8005938:	9309      	str	r3, [sp, #36]	@ 0x24
 800593a:	4d32      	ldr	r5, [pc, #200]	@ (8005a04 <_vfiprintf_r+0x228>)
 800593c:	2203      	movs	r2, #3
 800593e:	0028      	movs	r0, r5
 8005940:	7831      	ldrb	r1, [r6, #0]
 8005942:	f000 fb49 	bl	8005fd8 <memchr>
 8005946:	2800      	cmp	r0, #0
 8005948:	d006      	beq.n	8005958 <_vfiprintf_r+0x17c>
 800594a:	2340      	movs	r3, #64	@ 0x40
 800594c:	1b40      	subs	r0, r0, r5
 800594e:	4083      	lsls	r3, r0
 8005950:	6822      	ldr	r2, [r4, #0]
 8005952:	3601      	adds	r6, #1
 8005954:	4313      	orrs	r3, r2
 8005956:	6023      	str	r3, [r4, #0]
 8005958:	7831      	ldrb	r1, [r6, #0]
 800595a:	2206      	movs	r2, #6
 800595c:	482a      	ldr	r0, [pc, #168]	@ (8005a08 <_vfiprintf_r+0x22c>)
 800595e:	1c75      	adds	r5, r6, #1
 8005960:	7621      	strb	r1, [r4, #24]
 8005962:	f000 fb39 	bl	8005fd8 <memchr>
 8005966:	2800      	cmp	r0, #0
 8005968:	d040      	beq.n	80059ec <_vfiprintf_r+0x210>
 800596a:	4b28      	ldr	r3, [pc, #160]	@ (8005a0c <_vfiprintf_r+0x230>)
 800596c:	2b00      	cmp	r3, #0
 800596e:	d122      	bne.n	80059b6 <_vfiprintf_r+0x1da>
 8005970:	2207      	movs	r2, #7
 8005972:	9b07      	ldr	r3, [sp, #28]
 8005974:	3307      	adds	r3, #7
 8005976:	4393      	bics	r3, r2
 8005978:	3308      	adds	r3, #8
 800597a:	9307      	str	r3, [sp, #28]
 800597c:	6963      	ldr	r3, [r4, #20]
 800597e:	9a04      	ldr	r2, [sp, #16]
 8005980:	189b      	adds	r3, r3, r2
 8005982:	6163      	str	r3, [r4, #20]
 8005984:	e762      	b.n	800584c <_vfiprintf_r+0x70>
 8005986:	4343      	muls	r3, r0
 8005988:	002e      	movs	r6, r5
 800598a:	2101      	movs	r1, #1
 800598c:	189b      	adds	r3, r3, r2
 800598e:	e7a4      	b.n	80058da <_vfiprintf_r+0xfe>
 8005990:	2300      	movs	r3, #0
 8005992:	200a      	movs	r0, #10
 8005994:	0019      	movs	r1, r3
 8005996:	3601      	adds	r6, #1
 8005998:	6063      	str	r3, [r4, #4]
 800599a:	7832      	ldrb	r2, [r6, #0]
 800599c:	1c75      	adds	r5, r6, #1
 800599e:	3a30      	subs	r2, #48	@ 0x30
 80059a0:	2a09      	cmp	r2, #9
 80059a2:	d903      	bls.n	80059ac <_vfiprintf_r+0x1d0>
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d0c8      	beq.n	800593a <_vfiprintf_r+0x15e>
 80059a8:	9109      	str	r1, [sp, #36]	@ 0x24
 80059aa:	e7c6      	b.n	800593a <_vfiprintf_r+0x15e>
 80059ac:	4341      	muls	r1, r0
 80059ae:	002e      	movs	r6, r5
 80059b0:	2301      	movs	r3, #1
 80059b2:	1889      	adds	r1, r1, r2
 80059b4:	e7f1      	b.n	800599a <_vfiprintf_r+0x1be>
 80059b6:	aa07      	add	r2, sp, #28
 80059b8:	9200      	str	r2, [sp, #0]
 80059ba:	0021      	movs	r1, r4
 80059bc:	003a      	movs	r2, r7
 80059be:	4b14      	ldr	r3, [pc, #80]	@ (8005a10 <_vfiprintf_r+0x234>)
 80059c0:	9803      	ldr	r0, [sp, #12]
 80059c2:	e000      	b.n	80059c6 <_vfiprintf_r+0x1ea>
 80059c4:	bf00      	nop
 80059c6:	9004      	str	r0, [sp, #16]
 80059c8:	9b04      	ldr	r3, [sp, #16]
 80059ca:	3301      	adds	r3, #1
 80059cc:	d1d6      	bne.n	800597c <_vfiprintf_r+0x1a0>
 80059ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059d0:	07db      	lsls	r3, r3, #31
 80059d2:	d405      	bmi.n	80059e0 <_vfiprintf_r+0x204>
 80059d4:	89bb      	ldrh	r3, [r7, #12]
 80059d6:	059b      	lsls	r3, r3, #22
 80059d8:	d402      	bmi.n	80059e0 <_vfiprintf_r+0x204>
 80059da:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80059dc:	f7ff fdd8 	bl	8005590 <__retarget_lock_release_recursive>
 80059e0:	89bb      	ldrh	r3, [r7, #12]
 80059e2:	065b      	lsls	r3, r3, #25
 80059e4:	d500      	bpl.n	80059e8 <_vfiprintf_r+0x20c>
 80059e6:	e71e      	b.n	8005826 <_vfiprintf_r+0x4a>
 80059e8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80059ea:	e71e      	b.n	800582a <_vfiprintf_r+0x4e>
 80059ec:	aa07      	add	r2, sp, #28
 80059ee:	9200      	str	r2, [sp, #0]
 80059f0:	0021      	movs	r1, r4
 80059f2:	003a      	movs	r2, r7
 80059f4:	4b06      	ldr	r3, [pc, #24]	@ (8005a10 <_vfiprintf_r+0x234>)
 80059f6:	9803      	ldr	r0, [sp, #12]
 80059f8:	f000 f87c 	bl	8005af4 <_printf_i>
 80059fc:	e7e3      	b.n	80059c6 <_vfiprintf_r+0x1ea>
 80059fe:	46c0      	nop			@ (mov r8, r8)
 8005a00:	08006500 	.word	0x08006500
 8005a04:	08006506 	.word	0x08006506
 8005a08:	0800650a 	.word	0x0800650a
 8005a0c:	00000000 	.word	0x00000000
 8005a10:	080057b7 	.word	0x080057b7

08005a14 <_printf_common>:
 8005a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a16:	0016      	movs	r6, r2
 8005a18:	9301      	str	r3, [sp, #4]
 8005a1a:	688a      	ldr	r2, [r1, #8]
 8005a1c:	690b      	ldr	r3, [r1, #16]
 8005a1e:	000c      	movs	r4, r1
 8005a20:	9000      	str	r0, [sp, #0]
 8005a22:	4293      	cmp	r3, r2
 8005a24:	da00      	bge.n	8005a28 <_printf_common+0x14>
 8005a26:	0013      	movs	r3, r2
 8005a28:	0022      	movs	r2, r4
 8005a2a:	6033      	str	r3, [r6, #0]
 8005a2c:	3243      	adds	r2, #67	@ 0x43
 8005a2e:	7812      	ldrb	r2, [r2, #0]
 8005a30:	2a00      	cmp	r2, #0
 8005a32:	d001      	beq.n	8005a38 <_printf_common+0x24>
 8005a34:	3301      	adds	r3, #1
 8005a36:	6033      	str	r3, [r6, #0]
 8005a38:	6823      	ldr	r3, [r4, #0]
 8005a3a:	069b      	lsls	r3, r3, #26
 8005a3c:	d502      	bpl.n	8005a44 <_printf_common+0x30>
 8005a3e:	6833      	ldr	r3, [r6, #0]
 8005a40:	3302      	adds	r3, #2
 8005a42:	6033      	str	r3, [r6, #0]
 8005a44:	6822      	ldr	r2, [r4, #0]
 8005a46:	2306      	movs	r3, #6
 8005a48:	0015      	movs	r5, r2
 8005a4a:	401d      	ands	r5, r3
 8005a4c:	421a      	tst	r2, r3
 8005a4e:	d027      	beq.n	8005aa0 <_printf_common+0x8c>
 8005a50:	0023      	movs	r3, r4
 8005a52:	3343      	adds	r3, #67	@ 0x43
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	1e5a      	subs	r2, r3, #1
 8005a58:	4193      	sbcs	r3, r2
 8005a5a:	6822      	ldr	r2, [r4, #0]
 8005a5c:	0692      	lsls	r2, r2, #26
 8005a5e:	d430      	bmi.n	8005ac2 <_printf_common+0xae>
 8005a60:	0022      	movs	r2, r4
 8005a62:	9901      	ldr	r1, [sp, #4]
 8005a64:	9800      	ldr	r0, [sp, #0]
 8005a66:	9d08      	ldr	r5, [sp, #32]
 8005a68:	3243      	adds	r2, #67	@ 0x43
 8005a6a:	47a8      	blx	r5
 8005a6c:	3001      	adds	r0, #1
 8005a6e:	d025      	beq.n	8005abc <_printf_common+0xa8>
 8005a70:	2206      	movs	r2, #6
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	2500      	movs	r5, #0
 8005a76:	4013      	ands	r3, r2
 8005a78:	2b04      	cmp	r3, #4
 8005a7a:	d105      	bne.n	8005a88 <_printf_common+0x74>
 8005a7c:	6833      	ldr	r3, [r6, #0]
 8005a7e:	68e5      	ldr	r5, [r4, #12]
 8005a80:	1aed      	subs	r5, r5, r3
 8005a82:	43eb      	mvns	r3, r5
 8005a84:	17db      	asrs	r3, r3, #31
 8005a86:	401d      	ands	r5, r3
 8005a88:	68a3      	ldr	r3, [r4, #8]
 8005a8a:	6922      	ldr	r2, [r4, #16]
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	dd01      	ble.n	8005a94 <_printf_common+0x80>
 8005a90:	1a9b      	subs	r3, r3, r2
 8005a92:	18ed      	adds	r5, r5, r3
 8005a94:	2600      	movs	r6, #0
 8005a96:	42b5      	cmp	r5, r6
 8005a98:	d120      	bne.n	8005adc <_printf_common+0xc8>
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	e010      	b.n	8005ac0 <_printf_common+0xac>
 8005a9e:	3501      	adds	r5, #1
 8005aa0:	68e3      	ldr	r3, [r4, #12]
 8005aa2:	6832      	ldr	r2, [r6, #0]
 8005aa4:	1a9b      	subs	r3, r3, r2
 8005aa6:	42ab      	cmp	r3, r5
 8005aa8:	ddd2      	ble.n	8005a50 <_printf_common+0x3c>
 8005aaa:	0022      	movs	r2, r4
 8005aac:	2301      	movs	r3, #1
 8005aae:	9901      	ldr	r1, [sp, #4]
 8005ab0:	9800      	ldr	r0, [sp, #0]
 8005ab2:	9f08      	ldr	r7, [sp, #32]
 8005ab4:	3219      	adds	r2, #25
 8005ab6:	47b8      	blx	r7
 8005ab8:	3001      	adds	r0, #1
 8005aba:	d1f0      	bne.n	8005a9e <_printf_common+0x8a>
 8005abc:	2001      	movs	r0, #1
 8005abe:	4240      	negs	r0, r0
 8005ac0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005ac2:	2030      	movs	r0, #48	@ 0x30
 8005ac4:	18e1      	adds	r1, r4, r3
 8005ac6:	3143      	adds	r1, #67	@ 0x43
 8005ac8:	7008      	strb	r0, [r1, #0]
 8005aca:	0021      	movs	r1, r4
 8005acc:	1c5a      	adds	r2, r3, #1
 8005ace:	3145      	adds	r1, #69	@ 0x45
 8005ad0:	7809      	ldrb	r1, [r1, #0]
 8005ad2:	18a2      	adds	r2, r4, r2
 8005ad4:	3243      	adds	r2, #67	@ 0x43
 8005ad6:	3302      	adds	r3, #2
 8005ad8:	7011      	strb	r1, [r2, #0]
 8005ada:	e7c1      	b.n	8005a60 <_printf_common+0x4c>
 8005adc:	0022      	movs	r2, r4
 8005ade:	2301      	movs	r3, #1
 8005ae0:	9901      	ldr	r1, [sp, #4]
 8005ae2:	9800      	ldr	r0, [sp, #0]
 8005ae4:	9f08      	ldr	r7, [sp, #32]
 8005ae6:	321a      	adds	r2, #26
 8005ae8:	47b8      	blx	r7
 8005aea:	3001      	adds	r0, #1
 8005aec:	d0e6      	beq.n	8005abc <_printf_common+0xa8>
 8005aee:	3601      	adds	r6, #1
 8005af0:	e7d1      	b.n	8005a96 <_printf_common+0x82>
	...

08005af4 <_printf_i>:
 8005af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005af6:	b08b      	sub	sp, #44	@ 0x2c
 8005af8:	9206      	str	r2, [sp, #24]
 8005afa:	000a      	movs	r2, r1
 8005afc:	3243      	adds	r2, #67	@ 0x43
 8005afe:	9307      	str	r3, [sp, #28]
 8005b00:	9005      	str	r0, [sp, #20]
 8005b02:	9203      	str	r2, [sp, #12]
 8005b04:	7e0a      	ldrb	r2, [r1, #24]
 8005b06:	000c      	movs	r4, r1
 8005b08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b0a:	2a78      	cmp	r2, #120	@ 0x78
 8005b0c:	d809      	bhi.n	8005b22 <_printf_i+0x2e>
 8005b0e:	2a62      	cmp	r2, #98	@ 0x62
 8005b10:	d80b      	bhi.n	8005b2a <_printf_i+0x36>
 8005b12:	2a00      	cmp	r2, #0
 8005b14:	d100      	bne.n	8005b18 <_printf_i+0x24>
 8005b16:	e0bc      	b.n	8005c92 <_printf_i+0x19e>
 8005b18:	497b      	ldr	r1, [pc, #492]	@ (8005d08 <_printf_i+0x214>)
 8005b1a:	9104      	str	r1, [sp, #16]
 8005b1c:	2a58      	cmp	r2, #88	@ 0x58
 8005b1e:	d100      	bne.n	8005b22 <_printf_i+0x2e>
 8005b20:	e090      	b.n	8005c44 <_printf_i+0x150>
 8005b22:	0025      	movs	r5, r4
 8005b24:	3542      	adds	r5, #66	@ 0x42
 8005b26:	702a      	strb	r2, [r5, #0]
 8005b28:	e022      	b.n	8005b70 <_printf_i+0x7c>
 8005b2a:	0010      	movs	r0, r2
 8005b2c:	3863      	subs	r0, #99	@ 0x63
 8005b2e:	2815      	cmp	r0, #21
 8005b30:	d8f7      	bhi.n	8005b22 <_printf_i+0x2e>
 8005b32:	f7fa fae7 	bl	8000104 <__gnu_thumb1_case_shi>
 8005b36:	0016      	.short	0x0016
 8005b38:	fff6001f 	.word	0xfff6001f
 8005b3c:	fff6fff6 	.word	0xfff6fff6
 8005b40:	001ffff6 	.word	0x001ffff6
 8005b44:	fff6fff6 	.word	0xfff6fff6
 8005b48:	fff6fff6 	.word	0xfff6fff6
 8005b4c:	003600a1 	.word	0x003600a1
 8005b50:	fff60080 	.word	0xfff60080
 8005b54:	00b2fff6 	.word	0x00b2fff6
 8005b58:	0036fff6 	.word	0x0036fff6
 8005b5c:	fff6fff6 	.word	0xfff6fff6
 8005b60:	0084      	.short	0x0084
 8005b62:	0025      	movs	r5, r4
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	3542      	adds	r5, #66	@ 0x42
 8005b68:	1d11      	adds	r1, r2, #4
 8005b6a:	6019      	str	r1, [r3, #0]
 8005b6c:	6813      	ldr	r3, [r2, #0]
 8005b6e:	702b      	strb	r3, [r5, #0]
 8005b70:	2301      	movs	r3, #1
 8005b72:	e0a0      	b.n	8005cb6 <_printf_i+0x1c2>
 8005b74:	6818      	ldr	r0, [r3, #0]
 8005b76:	6809      	ldr	r1, [r1, #0]
 8005b78:	1d02      	adds	r2, r0, #4
 8005b7a:	060d      	lsls	r5, r1, #24
 8005b7c:	d50b      	bpl.n	8005b96 <_printf_i+0xa2>
 8005b7e:	6806      	ldr	r6, [r0, #0]
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	2e00      	cmp	r6, #0
 8005b84:	da03      	bge.n	8005b8e <_printf_i+0x9a>
 8005b86:	232d      	movs	r3, #45	@ 0x2d
 8005b88:	9a03      	ldr	r2, [sp, #12]
 8005b8a:	4276      	negs	r6, r6
 8005b8c:	7013      	strb	r3, [r2, #0]
 8005b8e:	4b5e      	ldr	r3, [pc, #376]	@ (8005d08 <_printf_i+0x214>)
 8005b90:	270a      	movs	r7, #10
 8005b92:	9304      	str	r3, [sp, #16]
 8005b94:	e018      	b.n	8005bc8 <_printf_i+0xd4>
 8005b96:	6806      	ldr	r6, [r0, #0]
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	0649      	lsls	r1, r1, #25
 8005b9c:	d5f1      	bpl.n	8005b82 <_printf_i+0x8e>
 8005b9e:	b236      	sxth	r6, r6
 8005ba0:	e7ef      	b.n	8005b82 <_printf_i+0x8e>
 8005ba2:	6808      	ldr	r0, [r1, #0]
 8005ba4:	6819      	ldr	r1, [r3, #0]
 8005ba6:	c940      	ldmia	r1!, {r6}
 8005ba8:	0605      	lsls	r5, r0, #24
 8005baa:	d402      	bmi.n	8005bb2 <_printf_i+0xbe>
 8005bac:	0640      	lsls	r0, r0, #25
 8005bae:	d500      	bpl.n	8005bb2 <_printf_i+0xbe>
 8005bb0:	b2b6      	uxth	r6, r6
 8005bb2:	6019      	str	r1, [r3, #0]
 8005bb4:	4b54      	ldr	r3, [pc, #336]	@ (8005d08 <_printf_i+0x214>)
 8005bb6:	270a      	movs	r7, #10
 8005bb8:	9304      	str	r3, [sp, #16]
 8005bba:	2a6f      	cmp	r2, #111	@ 0x6f
 8005bbc:	d100      	bne.n	8005bc0 <_printf_i+0xcc>
 8005bbe:	3f02      	subs	r7, #2
 8005bc0:	0023      	movs	r3, r4
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	3343      	adds	r3, #67	@ 0x43
 8005bc6:	701a      	strb	r2, [r3, #0]
 8005bc8:	6863      	ldr	r3, [r4, #4]
 8005bca:	60a3      	str	r3, [r4, #8]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	db03      	blt.n	8005bd8 <_printf_i+0xe4>
 8005bd0:	2104      	movs	r1, #4
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	438a      	bics	r2, r1
 8005bd6:	6022      	str	r2, [r4, #0]
 8005bd8:	2e00      	cmp	r6, #0
 8005bda:	d102      	bne.n	8005be2 <_printf_i+0xee>
 8005bdc:	9d03      	ldr	r5, [sp, #12]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00c      	beq.n	8005bfc <_printf_i+0x108>
 8005be2:	9d03      	ldr	r5, [sp, #12]
 8005be4:	0030      	movs	r0, r6
 8005be6:	0039      	movs	r1, r7
 8005be8:	f7fa fb1c 	bl	8000224 <__aeabi_uidivmod>
 8005bec:	9b04      	ldr	r3, [sp, #16]
 8005bee:	3d01      	subs	r5, #1
 8005bf0:	5c5b      	ldrb	r3, [r3, r1]
 8005bf2:	702b      	strb	r3, [r5, #0]
 8005bf4:	0033      	movs	r3, r6
 8005bf6:	0006      	movs	r6, r0
 8005bf8:	429f      	cmp	r7, r3
 8005bfa:	d9f3      	bls.n	8005be4 <_printf_i+0xf0>
 8005bfc:	2f08      	cmp	r7, #8
 8005bfe:	d109      	bne.n	8005c14 <_printf_i+0x120>
 8005c00:	6823      	ldr	r3, [r4, #0]
 8005c02:	07db      	lsls	r3, r3, #31
 8005c04:	d506      	bpl.n	8005c14 <_printf_i+0x120>
 8005c06:	6862      	ldr	r2, [r4, #4]
 8005c08:	6923      	ldr	r3, [r4, #16]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	dc02      	bgt.n	8005c14 <_printf_i+0x120>
 8005c0e:	2330      	movs	r3, #48	@ 0x30
 8005c10:	3d01      	subs	r5, #1
 8005c12:	702b      	strb	r3, [r5, #0]
 8005c14:	9b03      	ldr	r3, [sp, #12]
 8005c16:	1b5b      	subs	r3, r3, r5
 8005c18:	6123      	str	r3, [r4, #16]
 8005c1a:	9b07      	ldr	r3, [sp, #28]
 8005c1c:	0021      	movs	r1, r4
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	9805      	ldr	r0, [sp, #20]
 8005c22:	9b06      	ldr	r3, [sp, #24]
 8005c24:	aa09      	add	r2, sp, #36	@ 0x24
 8005c26:	f7ff fef5 	bl	8005a14 <_printf_common>
 8005c2a:	3001      	adds	r0, #1
 8005c2c:	d148      	bne.n	8005cc0 <_printf_i+0x1cc>
 8005c2e:	2001      	movs	r0, #1
 8005c30:	4240      	negs	r0, r0
 8005c32:	b00b      	add	sp, #44	@ 0x2c
 8005c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c36:	2220      	movs	r2, #32
 8005c38:	6809      	ldr	r1, [r1, #0]
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	6022      	str	r2, [r4, #0]
 8005c3e:	2278      	movs	r2, #120	@ 0x78
 8005c40:	4932      	ldr	r1, [pc, #200]	@ (8005d0c <_printf_i+0x218>)
 8005c42:	9104      	str	r1, [sp, #16]
 8005c44:	0021      	movs	r1, r4
 8005c46:	3145      	adds	r1, #69	@ 0x45
 8005c48:	700a      	strb	r2, [r1, #0]
 8005c4a:	6819      	ldr	r1, [r3, #0]
 8005c4c:	6822      	ldr	r2, [r4, #0]
 8005c4e:	c940      	ldmia	r1!, {r6}
 8005c50:	0610      	lsls	r0, r2, #24
 8005c52:	d402      	bmi.n	8005c5a <_printf_i+0x166>
 8005c54:	0650      	lsls	r0, r2, #25
 8005c56:	d500      	bpl.n	8005c5a <_printf_i+0x166>
 8005c58:	b2b6      	uxth	r6, r6
 8005c5a:	6019      	str	r1, [r3, #0]
 8005c5c:	07d3      	lsls	r3, r2, #31
 8005c5e:	d502      	bpl.n	8005c66 <_printf_i+0x172>
 8005c60:	2320      	movs	r3, #32
 8005c62:	4313      	orrs	r3, r2
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	2e00      	cmp	r6, #0
 8005c68:	d001      	beq.n	8005c6e <_printf_i+0x17a>
 8005c6a:	2710      	movs	r7, #16
 8005c6c:	e7a8      	b.n	8005bc0 <_printf_i+0xcc>
 8005c6e:	2220      	movs	r2, #32
 8005c70:	6823      	ldr	r3, [r4, #0]
 8005c72:	4393      	bics	r3, r2
 8005c74:	6023      	str	r3, [r4, #0]
 8005c76:	e7f8      	b.n	8005c6a <_printf_i+0x176>
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	680d      	ldr	r5, [r1, #0]
 8005c7c:	1d10      	adds	r0, r2, #4
 8005c7e:	6949      	ldr	r1, [r1, #20]
 8005c80:	6018      	str	r0, [r3, #0]
 8005c82:	6813      	ldr	r3, [r2, #0]
 8005c84:	062e      	lsls	r6, r5, #24
 8005c86:	d501      	bpl.n	8005c8c <_printf_i+0x198>
 8005c88:	6019      	str	r1, [r3, #0]
 8005c8a:	e002      	b.n	8005c92 <_printf_i+0x19e>
 8005c8c:	066d      	lsls	r5, r5, #25
 8005c8e:	d5fb      	bpl.n	8005c88 <_printf_i+0x194>
 8005c90:	8019      	strh	r1, [r3, #0]
 8005c92:	2300      	movs	r3, #0
 8005c94:	9d03      	ldr	r5, [sp, #12]
 8005c96:	6123      	str	r3, [r4, #16]
 8005c98:	e7bf      	b.n	8005c1a <_printf_i+0x126>
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	1d11      	adds	r1, r2, #4
 8005c9e:	6019      	str	r1, [r3, #0]
 8005ca0:	6815      	ldr	r5, [r2, #0]
 8005ca2:	2100      	movs	r1, #0
 8005ca4:	0028      	movs	r0, r5
 8005ca6:	6862      	ldr	r2, [r4, #4]
 8005ca8:	f000 f996 	bl	8005fd8 <memchr>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	d001      	beq.n	8005cb4 <_printf_i+0x1c0>
 8005cb0:	1b40      	subs	r0, r0, r5
 8005cb2:	6060      	str	r0, [r4, #4]
 8005cb4:	6863      	ldr	r3, [r4, #4]
 8005cb6:	6123      	str	r3, [r4, #16]
 8005cb8:	2300      	movs	r3, #0
 8005cba:	9a03      	ldr	r2, [sp, #12]
 8005cbc:	7013      	strb	r3, [r2, #0]
 8005cbe:	e7ac      	b.n	8005c1a <_printf_i+0x126>
 8005cc0:	002a      	movs	r2, r5
 8005cc2:	6923      	ldr	r3, [r4, #16]
 8005cc4:	9906      	ldr	r1, [sp, #24]
 8005cc6:	9805      	ldr	r0, [sp, #20]
 8005cc8:	9d07      	ldr	r5, [sp, #28]
 8005cca:	47a8      	blx	r5
 8005ccc:	3001      	adds	r0, #1
 8005cce:	d0ae      	beq.n	8005c2e <_printf_i+0x13a>
 8005cd0:	6823      	ldr	r3, [r4, #0]
 8005cd2:	079b      	lsls	r3, r3, #30
 8005cd4:	d415      	bmi.n	8005d02 <_printf_i+0x20e>
 8005cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cd8:	68e0      	ldr	r0, [r4, #12]
 8005cda:	4298      	cmp	r0, r3
 8005cdc:	daa9      	bge.n	8005c32 <_printf_i+0x13e>
 8005cde:	0018      	movs	r0, r3
 8005ce0:	e7a7      	b.n	8005c32 <_printf_i+0x13e>
 8005ce2:	0022      	movs	r2, r4
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	9906      	ldr	r1, [sp, #24]
 8005ce8:	9805      	ldr	r0, [sp, #20]
 8005cea:	9e07      	ldr	r6, [sp, #28]
 8005cec:	3219      	adds	r2, #25
 8005cee:	47b0      	blx	r6
 8005cf0:	3001      	adds	r0, #1
 8005cf2:	d09c      	beq.n	8005c2e <_printf_i+0x13a>
 8005cf4:	3501      	adds	r5, #1
 8005cf6:	68e3      	ldr	r3, [r4, #12]
 8005cf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cfa:	1a9b      	subs	r3, r3, r2
 8005cfc:	42ab      	cmp	r3, r5
 8005cfe:	dcf0      	bgt.n	8005ce2 <_printf_i+0x1ee>
 8005d00:	e7e9      	b.n	8005cd6 <_printf_i+0x1e2>
 8005d02:	2500      	movs	r5, #0
 8005d04:	e7f7      	b.n	8005cf6 <_printf_i+0x202>
 8005d06:	46c0      	nop			@ (mov r8, r8)
 8005d08:	08006511 	.word	0x08006511
 8005d0c:	08006522 	.word	0x08006522

08005d10 <__sflush_r>:
 8005d10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d12:	220c      	movs	r2, #12
 8005d14:	5e8b      	ldrsh	r3, [r1, r2]
 8005d16:	0005      	movs	r5, r0
 8005d18:	000c      	movs	r4, r1
 8005d1a:	071a      	lsls	r2, r3, #28
 8005d1c:	d456      	bmi.n	8005dcc <__sflush_r+0xbc>
 8005d1e:	684a      	ldr	r2, [r1, #4]
 8005d20:	2a00      	cmp	r2, #0
 8005d22:	dc02      	bgt.n	8005d2a <__sflush_r+0x1a>
 8005d24:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005d26:	2a00      	cmp	r2, #0
 8005d28:	dd4e      	ble.n	8005dc8 <__sflush_r+0xb8>
 8005d2a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005d2c:	2f00      	cmp	r7, #0
 8005d2e:	d04b      	beq.n	8005dc8 <__sflush_r+0xb8>
 8005d30:	2200      	movs	r2, #0
 8005d32:	2080      	movs	r0, #128	@ 0x80
 8005d34:	682e      	ldr	r6, [r5, #0]
 8005d36:	602a      	str	r2, [r5, #0]
 8005d38:	001a      	movs	r2, r3
 8005d3a:	0140      	lsls	r0, r0, #5
 8005d3c:	6a21      	ldr	r1, [r4, #32]
 8005d3e:	4002      	ands	r2, r0
 8005d40:	4203      	tst	r3, r0
 8005d42:	d033      	beq.n	8005dac <__sflush_r+0x9c>
 8005d44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d46:	89a3      	ldrh	r3, [r4, #12]
 8005d48:	075b      	lsls	r3, r3, #29
 8005d4a:	d506      	bpl.n	8005d5a <__sflush_r+0x4a>
 8005d4c:	6863      	ldr	r3, [r4, #4]
 8005d4e:	1ad2      	subs	r2, r2, r3
 8005d50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d001      	beq.n	8005d5a <__sflush_r+0x4a>
 8005d56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d58:	1ad2      	subs	r2, r2, r3
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	0028      	movs	r0, r5
 8005d5e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005d60:	6a21      	ldr	r1, [r4, #32]
 8005d62:	47b8      	blx	r7
 8005d64:	89a2      	ldrh	r2, [r4, #12]
 8005d66:	1c43      	adds	r3, r0, #1
 8005d68:	d106      	bne.n	8005d78 <__sflush_r+0x68>
 8005d6a:	6829      	ldr	r1, [r5, #0]
 8005d6c:	291d      	cmp	r1, #29
 8005d6e:	d846      	bhi.n	8005dfe <__sflush_r+0xee>
 8005d70:	4b29      	ldr	r3, [pc, #164]	@ (8005e18 <__sflush_r+0x108>)
 8005d72:	410b      	asrs	r3, r1
 8005d74:	07db      	lsls	r3, r3, #31
 8005d76:	d442      	bmi.n	8005dfe <__sflush_r+0xee>
 8005d78:	2300      	movs	r3, #0
 8005d7a:	6063      	str	r3, [r4, #4]
 8005d7c:	6923      	ldr	r3, [r4, #16]
 8005d7e:	6023      	str	r3, [r4, #0]
 8005d80:	04d2      	lsls	r2, r2, #19
 8005d82:	d505      	bpl.n	8005d90 <__sflush_r+0x80>
 8005d84:	1c43      	adds	r3, r0, #1
 8005d86:	d102      	bne.n	8005d8e <__sflush_r+0x7e>
 8005d88:	682b      	ldr	r3, [r5, #0]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d100      	bne.n	8005d90 <__sflush_r+0x80>
 8005d8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d92:	602e      	str	r6, [r5, #0]
 8005d94:	2900      	cmp	r1, #0
 8005d96:	d017      	beq.n	8005dc8 <__sflush_r+0xb8>
 8005d98:	0023      	movs	r3, r4
 8005d9a:	3344      	adds	r3, #68	@ 0x44
 8005d9c:	4299      	cmp	r1, r3
 8005d9e:	d002      	beq.n	8005da6 <__sflush_r+0x96>
 8005da0:	0028      	movs	r0, r5
 8005da2:	f7ff fbf7 	bl	8005594 <_free_r>
 8005da6:	2300      	movs	r3, #0
 8005da8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005daa:	e00d      	b.n	8005dc8 <__sflush_r+0xb8>
 8005dac:	2301      	movs	r3, #1
 8005dae:	0028      	movs	r0, r5
 8005db0:	47b8      	blx	r7
 8005db2:	0002      	movs	r2, r0
 8005db4:	1c43      	adds	r3, r0, #1
 8005db6:	d1c6      	bne.n	8005d46 <__sflush_r+0x36>
 8005db8:	682b      	ldr	r3, [r5, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d0c3      	beq.n	8005d46 <__sflush_r+0x36>
 8005dbe:	2b1d      	cmp	r3, #29
 8005dc0:	d001      	beq.n	8005dc6 <__sflush_r+0xb6>
 8005dc2:	2b16      	cmp	r3, #22
 8005dc4:	d11a      	bne.n	8005dfc <__sflush_r+0xec>
 8005dc6:	602e      	str	r6, [r5, #0]
 8005dc8:	2000      	movs	r0, #0
 8005dca:	e01e      	b.n	8005e0a <__sflush_r+0xfa>
 8005dcc:	690e      	ldr	r6, [r1, #16]
 8005dce:	2e00      	cmp	r6, #0
 8005dd0:	d0fa      	beq.n	8005dc8 <__sflush_r+0xb8>
 8005dd2:	680f      	ldr	r7, [r1, #0]
 8005dd4:	600e      	str	r6, [r1, #0]
 8005dd6:	1bba      	subs	r2, r7, r6
 8005dd8:	9201      	str	r2, [sp, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	079b      	lsls	r3, r3, #30
 8005dde:	d100      	bne.n	8005de2 <__sflush_r+0xd2>
 8005de0:	694a      	ldr	r2, [r1, #20]
 8005de2:	60a2      	str	r2, [r4, #8]
 8005de4:	9b01      	ldr	r3, [sp, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	ddee      	ble.n	8005dc8 <__sflush_r+0xb8>
 8005dea:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005dec:	0032      	movs	r2, r6
 8005dee:	001f      	movs	r7, r3
 8005df0:	0028      	movs	r0, r5
 8005df2:	9b01      	ldr	r3, [sp, #4]
 8005df4:	6a21      	ldr	r1, [r4, #32]
 8005df6:	47b8      	blx	r7
 8005df8:	2800      	cmp	r0, #0
 8005dfa:	dc07      	bgt.n	8005e0c <__sflush_r+0xfc>
 8005dfc:	89a2      	ldrh	r2, [r4, #12]
 8005dfe:	2340      	movs	r3, #64	@ 0x40
 8005e00:	2001      	movs	r0, #1
 8005e02:	4313      	orrs	r3, r2
 8005e04:	b21b      	sxth	r3, r3
 8005e06:	81a3      	strh	r3, [r4, #12]
 8005e08:	4240      	negs	r0, r0
 8005e0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e0c:	9b01      	ldr	r3, [sp, #4]
 8005e0e:	1836      	adds	r6, r6, r0
 8005e10:	1a1b      	subs	r3, r3, r0
 8005e12:	9301      	str	r3, [sp, #4]
 8005e14:	e7e6      	b.n	8005de4 <__sflush_r+0xd4>
 8005e16:	46c0      	nop			@ (mov r8, r8)
 8005e18:	dfbffffe 	.word	0xdfbffffe

08005e1c <_fflush_r>:
 8005e1c:	690b      	ldr	r3, [r1, #16]
 8005e1e:	b570      	push	{r4, r5, r6, lr}
 8005e20:	0005      	movs	r5, r0
 8005e22:	000c      	movs	r4, r1
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d102      	bne.n	8005e2e <_fflush_r+0x12>
 8005e28:	2500      	movs	r5, #0
 8005e2a:	0028      	movs	r0, r5
 8005e2c:	bd70      	pop	{r4, r5, r6, pc}
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	d004      	beq.n	8005e3c <_fflush_r+0x20>
 8005e32:	6a03      	ldr	r3, [r0, #32]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d101      	bne.n	8005e3c <_fflush_r+0x20>
 8005e38:	f7ff fa98 	bl	800536c <__sinit>
 8005e3c:	220c      	movs	r2, #12
 8005e3e:	5ea3      	ldrsh	r3, [r4, r2]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d0f1      	beq.n	8005e28 <_fflush_r+0xc>
 8005e44:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e46:	07d2      	lsls	r2, r2, #31
 8005e48:	d404      	bmi.n	8005e54 <_fflush_r+0x38>
 8005e4a:	059b      	lsls	r3, r3, #22
 8005e4c:	d402      	bmi.n	8005e54 <_fflush_r+0x38>
 8005e4e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e50:	f7ff fb9d 	bl	800558e <__retarget_lock_acquire_recursive>
 8005e54:	0028      	movs	r0, r5
 8005e56:	0021      	movs	r1, r4
 8005e58:	f7ff ff5a 	bl	8005d10 <__sflush_r>
 8005e5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e5e:	0005      	movs	r5, r0
 8005e60:	07db      	lsls	r3, r3, #31
 8005e62:	d4e2      	bmi.n	8005e2a <_fflush_r+0xe>
 8005e64:	89a3      	ldrh	r3, [r4, #12]
 8005e66:	059b      	lsls	r3, r3, #22
 8005e68:	d4df      	bmi.n	8005e2a <_fflush_r+0xe>
 8005e6a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e6c:	f7ff fb90 	bl	8005590 <__retarget_lock_release_recursive>
 8005e70:	e7db      	b.n	8005e2a <_fflush_r+0xe>

08005e72 <__swbuf_r>:
 8005e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e74:	0006      	movs	r6, r0
 8005e76:	000d      	movs	r5, r1
 8005e78:	0014      	movs	r4, r2
 8005e7a:	2800      	cmp	r0, #0
 8005e7c:	d004      	beq.n	8005e88 <__swbuf_r+0x16>
 8005e7e:	6a03      	ldr	r3, [r0, #32]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d101      	bne.n	8005e88 <__swbuf_r+0x16>
 8005e84:	f7ff fa72 	bl	800536c <__sinit>
 8005e88:	69a3      	ldr	r3, [r4, #24]
 8005e8a:	60a3      	str	r3, [r4, #8]
 8005e8c:	89a3      	ldrh	r3, [r4, #12]
 8005e8e:	071b      	lsls	r3, r3, #28
 8005e90:	d502      	bpl.n	8005e98 <__swbuf_r+0x26>
 8005e92:	6923      	ldr	r3, [r4, #16]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d109      	bne.n	8005eac <__swbuf_r+0x3a>
 8005e98:	0021      	movs	r1, r4
 8005e9a:	0030      	movs	r0, r6
 8005e9c:	f000 f82c 	bl	8005ef8 <__swsetup_r>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d003      	beq.n	8005eac <__swbuf_r+0x3a>
 8005ea4:	2501      	movs	r5, #1
 8005ea6:	426d      	negs	r5, r5
 8005ea8:	0028      	movs	r0, r5
 8005eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eac:	6923      	ldr	r3, [r4, #16]
 8005eae:	6820      	ldr	r0, [r4, #0]
 8005eb0:	b2ef      	uxtb	r7, r5
 8005eb2:	1ac0      	subs	r0, r0, r3
 8005eb4:	6963      	ldr	r3, [r4, #20]
 8005eb6:	b2ed      	uxtb	r5, r5
 8005eb8:	4283      	cmp	r3, r0
 8005eba:	dc05      	bgt.n	8005ec8 <__swbuf_r+0x56>
 8005ebc:	0021      	movs	r1, r4
 8005ebe:	0030      	movs	r0, r6
 8005ec0:	f7ff ffac 	bl	8005e1c <_fflush_r>
 8005ec4:	2800      	cmp	r0, #0
 8005ec6:	d1ed      	bne.n	8005ea4 <__swbuf_r+0x32>
 8005ec8:	68a3      	ldr	r3, [r4, #8]
 8005eca:	3001      	adds	r0, #1
 8005ecc:	3b01      	subs	r3, #1
 8005ece:	60a3      	str	r3, [r4, #8]
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	6022      	str	r2, [r4, #0]
 8005ed6:	701f      	strb	r7, [r3, #0]
 8005ed8:	6963      	ldr	r3, [r4, #20]
 8005eda:	4283      	cmp	r3, r0
 8005edc:	d004      	beq.n	8005ee8 <__swbuf_r+0x76>
 8005ede:	89a3      	ldrh	r3, [r4, #12]
 8005ee0:	07db      	lsls	r3, r3, #31
 8005ee2:	d5e1      	bpl.n	8005ea8 <__swbuf_r+0x36>
 8005ee4:	2d0a      	cmp	r5, #10
 8005ee6:	d1df      	bne.n	8005ea8 <__swbuf_r+0x36>
 8005ee8:	0021      	movs	r1, r4
 8005eea:	0030      	movs	r0, r6
 8005eec:	f7ff ff96 	bl	8005e1c <_fflush_r>
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	d0d9      	beq.n	8005ea8 <__swbuf_r+0x36>
 8005ef4:	e7d6      	b.n	8005ea4 <__swbuf_r+0x32>
	...

08005ef8 <__swsetup_r>:
 8005ef8:	4b2d      	ldr	r3, [pc, #180]	@ (8005fb0 <__swsetup_r+0xb8>)
 8005efa:	b570      	push	{r4, r5, r6, lr}
 8005efc:	0005      	movs	r5, r0
 8005efe:	6818      	ldr	r0, [r3, #0]
 8005f00:	000c      	movs	r4, r1
 8005f02:	2800      	cmp	r0, #0
 8005f04:	d004      	beq.n	8005f10 <__swsetup_r+0x18>
 8005f06:	6a03      	ldr	r3, [r0, #32]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d101      	bne.n	8005f10 <__swsetup_r+0x18>
 8005f0c:	f7ff fa2e 	bl	800536c <__sinit>
 8005f10:	230c      	movs	r3, #12
 8005f12:	5ee2      	ldrsh	r2, [r4, r3]
 8005f14:	0713      	lsls	r3, r2, #28
 8005f16:	d423      	bmi.n	8005f60 <__swsetup_r+0x68>
 8005f18:	06d3      	lsls	r3, r2, #27
 8005f1a:	d407      	bmi.n	8005f2c <__swsetup_r+0x34>
 8005f1c:	2309      	movs	r3, #9
 8005f1e:	602b      	str	r3, [r5, #0]
 8005f20:	2340      	movs	r3, #64	@ 0x40
 8005f22:	2001      	movs	r0, #1
 8005f24:	4313      	orrs	r3, r2
 8005f26:	81a3      	strh	r3, [r4, #12]
 8005f28:	4240      	negs	r0, r0
 8005f2a:	e03a      	b.n	8005fa2 <__swsetup_r+0xaa>
 8005f2c:	0752      	lsls	r2, r2, #29
 8005f2e:	d513      	bpl.n	8005f58 <__swsetup_r+0x60>
 8005f30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f32:	2900      	cmp	r1, #0
 8005f34:	d008      	beq.n	8005f48 <__swsetup_r+0x50>
 8005f36:	0023      	movs	r3, r4
 8005f38:	3344      	adds	r3, #68	@ 0x44
 8005f3a:	4299      	cmp	r1, r3
 8005f3c:	d002      	beq.n	8005f44 <__swsetup_r+0x4c>
 8005f3e:	0028      	movs	r0, r5
 8005f40:	f7ff fb28 	bl	8005594 <_free_r>
 8005f44:	2300      	movs	r3, #0
 8005f46:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f48:	2224      	movs	r2, #36	@ 0x24
 8005f4a:	89a3      	ldrh	r3, [r4, #12]
 8005f4c:	4393      	bics	r3, r2
 8005f4e:	81a3      	strh	r3, [r4, #12]
 8005f50:	2300      	movs	r3, #0
 8005f52:	6063      	str	r3, [r4, #4]
 8005f54:	6923      	ldr	r3, [r4, #16]
 8005f56:	6023      	str	r3, [r4, #0]
 8005f58:	2308      	movs	r3, #8
 8005f5a:	89a2      	ldrh	r2, [r4, #12]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	81a3      	strh	r3, [r4, #12]
 8005f60:	6923      	ldr	r3, [r4, #16]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10b      	bne.n	8005f7e <__swsetup_r+0x86>
 8005f66:	21a0      	movs	r1, #160	@ 0xa0
 8005f68:	2280      	movs	r2, #128	@ 0x80
 8005f6a:	89a3      	ldrh	r3, [r4, #12]
 8005f6c:	0089      	lsls	r1, r1, #2
 8005f6e:	0092      	lsls	r2, r2, #2
 8005f70:	400b      	ands	r3, r1
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d003      	beq.n	8005f7e <__swsetup_r+0x86>
 8005f76:	0021      	movs	r1, r4
 8005f78:	0028      	movs	r0, r5
 8005f7a:	f000 f863 	bl	8006044 <__smakebuf_r>
 8005f7e:	230c      	movs	r3, #12
 8005f80:	5ee2      	ldrsh	r2, [r4, r3]
 8005f82:	2101      	movs	r1, #1
 8005f84:	0013      	movs	r3, r2
 8005f86:	400b      	ands	r3, r1
 8005f88:	420a      	tst	r2, r1
 8005f8a:	d00b      	beq.n	8005fa4 <__swsetup_r+0xac>
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	60a3      	str	r3, [r4, #8]
 8005f90:	6963      	ldr	r3, [r4, #20]
 8005f92:	425b      	negs	r3, r3
 8005f94:	61a3      	str	r3, [r4, #24]
 8005f96:	2000      	movs	r0, #0
 8005f98:	6923      	ldr	r3, [r4, #16]
 8005f9a:	4283      	cmp	r3, r0
 8005f9c:	d101      	bne.n	8005fa2 <__swsetup_r+0xaa>
 8005f9e:	0613      	lsls	r3, r2, #24
 8005fa0:	d4be      	bmi.n	8005f20 <__swsetup_r+0x28>
 8005fa2:	bd70      	pop	{r4, r5, r6, pc}
 8005fa4:	0791      	lsls	r1, r2, #30
 8005fa6:	d400      	bmi.n	8005faa <__swsetup_r+0xb2>
 8005fa8:	6963      	ldr	r3, [r4, #20]
 8005faa:	60a3      	str	r3, [r4, #8]
 8005fac:	e7f3      	b.n	8005f96 <__swsetup_r+0x9e>
 8005fae:	46c0      	nop			@ (mov r8, r8)
 8005fb0:	20000054 	.word	0x20000054

08005fb4 <_sbrk_r>:
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	b570      	push	{r4, r5, r6, lr}
 8005fb8:	4d06      	ldr	r5, [pc, #24]	@ (8005fd4 <_sbrk_r+0x20>)
 8005fba:	0004      	movs	r4, r0
 8005fbc:	0008      	movs	r0, r1
 8005fbe:	602b      	str	r3, [r5, #0]
 8005fc0:	f7fb fc46 	bl	8001850 <_sbrk>
 8005fc4:	1c43      	adds	r3, r0, #1
 8005fc6:	d103      	bne.n	8005fd0 <_sbrk_r+0x1c>
 8005fc8:	682b      	ldr	r3, [r5, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d000      	beq.n	8005fd0 <_sbrk_r+0x1c>
 8005fce:	6023      	str	r3, [r4, #0]
 8005fd0:	bd70      	pop	{r4, r5, r6, pc}
 8005fd2:	46c0      	nop			@ (mov r8, r8)
 8005fd4:	200003bc 	.word	0x200003bc

08005fd8 <memchr>:
 8005fd8:	b2c9      	uxtb	r1, r1
 8005fda:	1882      	adds	r2, r0, r2
 8005fdc:	4290      	cmp	r0, r2
 8005fde:	d101      	bne.n	8005fe4 <memchr+0xc>
 8005fe0:	2000      	movs	r0, #0
 8005fe2:	4770      	bx	lr
 8005fe4:	7803      	ldrb	r3, [r0, #0]
 8005fe6:	428b      	cmp	r3, r1
 8005fe8:	d0fb      	beq.n	8005fe2 <memchr+0xa>
 8005fea:	3001      	adds	r0, #1
 8005fec:	e7f6      	b.n	8005fdc <memchr+0x4>
	...

08005ff0 <__swhatbuf_r>:
 8005ff0:	b570      	push	{r4, r5, r6, lr}
 8005ff2:	000e      	movs	r6, r1
 8005ff4:	001d      	movs	r5, r3
 8005ff6:	230e      	movs	r3, #14
 8005ff8:	5ec9      	ldrsh	r1, [r1, r3]
 8005ffa:	0014      	movs	r4, r2
 8005ffc:	b096      	sub	sp, #88	@ 0x58
 8005ffe:	2900      	cmp	r1, #0
 8006000:	da0c      	bge.n	800601c <__swhatbuf_r+0x2c>
 8006002:	89b2      	ldrh	r2, [r6, #12]
 8006004:	2380      	movs	r3, #128	@ 0x80
 8006006:	0011      	movs	r1, r2
 8006008:	4019      	ands	r1, r3
 800600a:	421a      	tst	r2, r3
 800600c:	d114      	bne.n	8006038 <__swhatbuf_r+0x48>
 800600e:	2380      	movs	r3, #128	@ 0x80
 8006010:	00db      	lsls	r3, r3, #3
 8006012:	2000      	movs	r0, #0
 8006014:	6029      	str	r1, [r5, #0]
 8006016:	6023      	str	r3, [r4, #0]
 8006018:	b016      	add	sp, #88	@ 0x58
 800601a:	bd70      	pop	{r4, r5, r6, pc}
 800601c:	466a      	mov	r2, sp
 800601e:	f000 f853 	bl	80060c8 <_fstat_r>
 8006022:	2800      	cmp	r0, #0
 8006024:	dbed      	blt.n	8006002 <__swhatbuf_r+0x12>
 8006026:	23f0      	movs	r3, #240	@ 0xf0
 8006028:	9901      	ldr	r1, [sp, #4]
 800602a:	021b      	lsls	r3, r3, #8
 800602c:	4019      	ands	r1, r3
 800602e:	4b04      	ldr	r3, [pc, #16]	@ (8006040 <__swhatbuf_r+0x50>)
 8006030:	18c9      	adds	r1, r1, r3
 8006032:	424b      	negs	r3, r1
 8006034:	4159      	adcs	r1, r3
 8006036:	e7ea      	b.n	800600e <__swhatbuf_r+0x1e>
 8006038:	2100      	movs	r1, #0
 800603a:	2340      	movs	r3, #64	@ 0x40
 800603c:	e7e9      	b.n	8006012 <__swhatbuf_r+0x22>
 800603e:	46c0      	nop			@ (mov r8, r8)
 8006040:	ffffe000 	.word	0xffffe000

08006044 <__smakebuf_r>:
 8006044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006046:	2602      	movs	r6, #2
 8006048:	898b      	ldrh	r3, [r1, #12]
 800604a:	0005      	movs	r5, r0
 800604c:	000c      	movs	r4, r1
 800604e:	b085      	sub	sp, #20
 8006050:	4233      	tst	r3, r6
 8006052:	d007      	beq.n	8006064 <__smakebuf_r+0x20>
 8006054:	0023      	movs	r3, r4
 8006056:	3347      	adds	r3, #71	@ 0x47
 8006058:	6023      	str	r3, [r4, #0]
 800605a:	6123      	str	r3, [r4, #16]
 800605c:	2301      	movs	r3, #1
 800605e:	6163      	str	r3, [r4, #20]
 8006060:	b005      	add	sp, #20
 8006062:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006064:	ab03      	add	r3, sp, #12
 8006066:	aa02      	add	r2, sp, #8
 8006068:	f7ff ffc2 	bl	8005ff0 <__swhatbuf_r>
 800606c:	9f02      	ldr	r7, [sp, #8]
 800606e:	9001      	str	r0, [sp, #4]
 8006070:	0039      	movs	r1, r7
 8006072:	0028      	movs	r0, r5
 8006074:	f7ff fafa 	bl	800566c <_malloc_r>
 8006078:	2800      	cmp	r0, #0
 800607a:	d108      	bne.n	800608e <__smakebuf_r+0x4a>
 800607c:	220c      	movs	r2, #12
 800607e:	5ea3      	ldrsh	r3, [r4, r2]
 8006080:	059a      	lsls	r2, r3, #22
 8006082:	d4ed      	bmi.n	8006060 <__smakebuf_r+0x1c>
 8006084:	2203      	movs	r2, #3
 8006086:	4393      	bics	r3, r2
 8006088:	431e      	orrs	r6, r3
 800608a:	81a6      	strh	r6, [r4, #12]
 800608c:	e7e2      	b.n	8006054 <__smakebuf_r+0x10>
 800608e:	2380      	movs	r3, #128	@ 0x80
 8006090:	89a2      	ldrh	r2, [r4, #12]
 8006092:	6020      	str	r0, [r4, #0]
 8006094:	4313      	orrs	r3, r2
 8006096:	81a3      	strh	r3, [r4, #12]
 8006098:	9b03      	ldr	r3, [sp, #12]
 800609a:	6120      	str	r0, [r4, #16]
 800609c:	6167      	str	r7, [r4, #20]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00c      	beq.n	80060bc <__smakebuf_r+0x78>
 80060a2:	0028      	movs	r0, r5
 80060a4:	230e      	movs	r3, #14
 80060a6:	5ee1      	ldrsh	r1, [r4, r3]
 80060a8:	f000 f820 	bl	80060ec <_isatty_r>
 80060ac:	2800      	cmp	r0, #0
 80060ae:	d005      	beq.n	80060bc <__smakebuf_r+0x78>
 80060b0:	2303      	movs	r3, #3
 80060b2:	89a2      	ldrh	r2, [r4, #12]
 80060b4:	439a      	bics	r2, r3
 80060b6:	3b02      	subs	r3, #2
 80060b8:	4313      	orrs	r3, r2
 80060ba:	81a3      	strh	r3, [r4, #12]
 80060bc:	89a3      	ldrh	r3, [r4, #12]
 80060be:	9a01      	ldr	r2, [sp, #4]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	81a3      	strh	r3, [r4, #12]
 80060c4:	e7cc      	b.n	8006060 <__smakebuf_r+0x1c>
	...

080060c8 <_fstat_r>:
 80060c8:	2300      	movs	r3, #0
 80060ca:	b570      	push	{r4, r5, r6, lr}
 80060cc:	4d06      	ldr	r5, [pc, #24]	@ (80060e8 <_fstat_r+0x20>)
 80060ce:	0004      	movs	r4, r0
 80060d0:	0008      	movs	r0, r1
 80060d2:	0011      	movs	r1, r2
 80060d4:	602b      	str	r3, [r5, #0]
 80060d6:	f7fb fb98 	bl	800180a <_fstat>
 80060da:	1c43      	adds	r3, r0, #1
 80060dc:	d103      	bne.n	80060e6 <_fstat_r+0x1e>
 80060de:	682b      	ldr	r3, [r5, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d000      	beq.n	80060e6 <_fstat_r+0x1e>
 80060e4:	6023      	str	r3, [r4, #0]
 80060e6:	bd70      	pop	{r4, r5, r6, pc}
 80060e8:	200003bc 	.word	0x200003bc

080060ec <_isatty_r>:
 80060ec:	2300      	movs	r3, #0
 80060ee:	b570      	push	{r4, r5, r6, lr}
 80060f0:	4d06      	ldr	r5, [pc, #24]	@ (800610c <_isatty_r+0x20>)
 80060f2:	0004      	movs	r4, r0
 80060f4:	0008      	movs	r0, r1
 80060f6:	602b      	str	r3, [r5, #0]
 80060f8:	f7fb fb95 	bl	8001826 <_isatty>
 80060fc:	1c43      	adds	r3, r0, #1
 80060fe:	d103      	bne.n	8006108 <_isatty_r+0x1c>
 8006100:	682b      	ldr	r3, [r5, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d000      	beq.n	8006108 <_isatty_r+0x1c>
 8006106:	6023      	str	r3, [r4, #0]
 8006108:	bd70      	pop	{r4, r5, r6, pc}
 800610a:	46c0      	nop			@ (mov r8, r8)
 800610c:	200003bc 	.word	0x200003bc

08006110 <_init>:
 8006110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006112:	46c0      	nop			@ (mov r8, r8)
 8006114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006116:	bc08      	pop	{r3}
 8006118:	469e      	mov	lr, r3
 800611a:	4770      	bx	lr

0800611c <_fini>:
 800611c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800611e:	46c0      	nop			@ (mov r8, r8)
 8006120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006122:	bc08      	pop	{r3}
 8006124:	469e      	mov	lr, r3
 8006126:	4770      	bx	lr
