<dec f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.h' l='46' type='unsigned int'/>
<offset>9472</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='38' u='w' c='_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='93' u='r' c='_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='110' u='r' c='_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='112' u='r' c='_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj'/>
