INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/13Debounce_Shift/9_UniversalShiftRegister/circularShift.srcs/sources_1/imports/project6_UniversalShiftRegister/universalShiftRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkDivider
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/13Debounce_Shift/9_UniversalShiftRegister/circularShift.srcs/sources_1/imports/project6_UniversalShiftRegister/universalShiftRegister.sv:35]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/13Debounce_Shift/9_UniversalShiftRegister/circularShift.srcs/sources_1/imports/project6_UniversalShiftRegister/universalShiftRegister.sv:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/13Debounce_Shift/9_UniversalShiftRegister/circularShift.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
