{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 13:33:26 2011 " "Info: Processing started: Thu Jun 02 13:33:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rev_1/fpga.vqm 1 1 " "Info: Found 1 design units, including 1 entities, in source file rev_1/fpga.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Info: Found entity 1: FPGA" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v3/rev_1/fpga.vqm" 11 12 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Info: Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "vpctlout\[2\] GND " "Warning: Pin \"vpctlout\[2\]\" stuck at GND" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v3/rev_1/fpga.vqm" 26 56 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "clk " "Warning: No output dependent on input pin \"clk\"" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v3/rev_1/fpga.vqm" 21 12 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "nReset " "Warning: No output dependent on input pin \"nReset\"" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v3/rev_1/fpga.vqm" 22 15 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "vpctlin\[2\] " "Warning: No output dependent on input pin \"vpctlin\[2\]\"" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v3/rev_1/fpga.vqm" 25 22 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "32 " "Info: Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 13:33:26 2011 " "Info: Processing ended: Thu Jun 02 13:33:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
