//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_21 // -- Begin function triton_poi_fused__native_batch_norm_legit_21
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused__native_batch_norm_legit_21
.visible .entry triton_poi_fused__native_batch_norm_legit_21(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_21_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_21_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_21_param_2,
	.param .u32 triton_poi_fused__native_batch_norm_legit_21_param_3
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<43>;
	.reg .f32 	%f<39>;
	.reg .b64 	%rd<15>;
	.loc	1 19 0                          // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:19:0

// %bb.0:                               // %__nv_rsqrtf.exit
	ld.param.u64 	%rd7, [triton_poi_fused__native_batch_norm_legit_21_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused__native_batch_norm_legit_21_param_1];
$L__tmp0:
	.loc	1 21 28                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:21:33
	shl.b32 	%r26, %r1, 8;
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_21_param_2];
	.loc	1 22 36                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:22:36
	mov.u32 	%r27, %tid.x;
	shl.b32 	%r28, %r27, 1;
	and.b32  	%r29, %r28, 254;
	.loc	1 22 23                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:22:23
	or.b32  	%r30, %r26, %r29;
	.loc	1 23 21                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:23:21
	setp.lt.s32 	%p1, %r30, 2048;
	.loc	1 25 42                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:25:42
	shr.s32 	%r32, %r30, 31;
	shr.u32 	%r33, %r32, 23;
	add.s32 	%r34, %r30, %r33;
	.loc	1 25 36                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:25:36
	shl.b32 	%r35, %r34, 2;
	and.b32  	%r36, %r35, -2048;
	.loc	1 25 56                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:25:56
	and.b32  	%r37, %r34, -512;
	sub.s32 	%r38, %r30, %r37;
	.loc	1 25 51                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:25:51
	add.s32 	%r39, %r36, %r38;
	.loc	1 25 30                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:25:30
	mul.wide.s32 	%rd10, %r39, 4;
	add.s64 	%rd1, %rd7, %rd10;
	.loc	1 25 64                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:25:64
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 26 57                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:26:57
	add.s32 	%r40, %r39, 512;
	.loc	1 26 30                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:26:30
	mul.wide.s32 	%rd11, %r40, 4;
	add.s64 	%rd2, %rd7, %rd11;
	.loc	1 26 70                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:26:70
	// begin inline asm
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v2.b32 { %r4, %r5 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	.loc	1 27 58                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:27:58
	add.s32 	%r41, %r39, 1024;
	.loc	1 27 30                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:27:30
	mul.wide.s32 	%rd12, %r41, 4;
	add.s64 	%rd3, %rd7, %rd12;
	.loc	1 27 71                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:27:71
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.v2.b32 { %r6, %r7 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r7;
	.loc	1 28 58                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:28:58
	add.s32 	%r42, %r39, 1536;
	.loc	1 28 30                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:28:30
	mul.wide.s32 	%rd13, %r42, 4;
	add.s64 	%rd4, %rd7, %rd13;
	.loc	1 28 71                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:28:71
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.v2.b32 { %r8, %r9 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r9;
	.loc	1 29 18                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:29:18
	add.f32 	%f9, %f1, %f3;
	add.f32 	%f10, %f2, %f4;
	.loc	1 30 18                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:30:18
	add.f32 	%f11, %f9, %f5;
	add.f32 	%f12, %f10, %f6;
	.loc	1 31 18                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:31:18
	add.f32 	%f13, %f11, %f7;
	add.f32 	%f14, %f12, %f8;
	.loc	1 33 18                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:33:18
	mov.b32 	%r11, %f13;
	mov.b32 	%r12, 1082130432;
	// begin inline asm
	div.full.f32 %r22, %r11, %r12;
	// end inline asm
	mov.b32 	%f15, %r22;
	mov.b32 	%r14, %f14;
	// begin inline asm
	div.full.f32 %r23, %r14, %r12;
	// end inline asm
	mov.b32 	%f16, %r23;
	.loc	1 34 18                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:34:18
	sub.f32 	%f17, %f1, %f15;
	sub.f32 	%f18, %f2, %f16;
	.loc	1 36 19                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:36:19
	sub.f32 	%f19, %f3, %f15;
	sub.f32 	%f20, %f4, %f16;
	.loc	1 37 20                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:37:20
	mul.f32 	%f21, %f19, %f19;
	mul.f32 	%f22, %f20, %f20;
	.loc	1 38 20                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:38:20
	fma.rn.f32 	%f23, %f17, %f17, %f21;
	fma.rn.f32 	%f24, %f18, %f18, %f22;
	.loc	1 39 19                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:39:19
	sub.f32 	%f25, %f5, %f15;
	sub.f32 	%f26, %f6, %f16;
	.loc	1 41 20                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:41:20
	fma.rn.f32 	%f27, %f25, %f25, %f23;
	fma.rn.f32 	%f28, %f26, %f26, %f24;
	.loc	1 42 19                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:42:19
	sub.f32 	%f29, %f7, %f15;
	sub.f32 	%f30, %f8, %f16;
	.loc	1 44 20                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:44:20
	fma.rn.f32 	%f31, %f29, %f29, %f27;
	fma.rn.f32 	%f32, %f30, %f30, %f28;
	.loc	1 45 20                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:45:20
	mov.b32 	%r17, %f31;
	// begin inline asm
	div.full.f32 %r16, %r17, %r12;
	// end inline asm
	mov.b32 	%f33, %r16;
	mov.b32 	%r20, %f32;
	// begin inline asm
	div.full.f32 %r19, %r20, %r12;
	// end inline asm
	mov.b32 	%f34, %r19;
	.loc	1 47 20                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:47:20
	add.f32 	%f35, %f33, 0f3727C5AC;
	add.f32 	%f36, %f34, 0f3727C5AC;
	.loc	1 48 28                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:48:28
	rsqrt.approx.ftz.f32 	%f37, %f35;
	rsqrt.approx.ftz.f32 	%f38, %f36;
	.loc	1 49 25                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:49:25
	mul.wide.s32 	%rd14, %r30, 4;
	add.s64 	%rd5, %rd8, %rd14;
	.loc	1 49 36                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:49:36
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd5 + 0 ], { %r22, %r23 };
	// end inline asm
	.loc	1 50 25                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:50:25
	add.s64 	%rd6, %rd9, %rd14;
	.loc	1 50 37                         // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:50:37
	mov.b32 	%r24, %f37;
	mov.b32 	%r25, %f38;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd6 + 0 ], { %r24, %r25 };
	// end inline asm
	.loc	1 50 4                          // cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py:50:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/z5/cz5n5qkdlhk2u6amr7fmyforvdvpas624dqpw46wnnydo45yvlip.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 122
.b8 53
.b8 110
.b8 53
.b8 113
.b8 107
.b8 100
.b8 108
.b8 104
.b8 107
.b8 50
.b8 117
.b8 54
.b8 97
.b8 109
.b8 114
.b8 55
.b8 102
.b8 109
.b8 121
.b8 102
.b8 111
.b8 114
.b8 118
.b8 100
.b8 118
.b8 112
.b8 97
.b8 115
.b8 54
.b8 50
.b8 52
.b8 100
.b8 113
.b8 112
.b8 119
.b8 52
.b8 54
.b8 119
.b8 110
.b8 110
.b8 121
.b8 100
.b8 111
.b8 52
.b8 53
.b8 121
.b8 118
.b8 108
.b8 105
.b8 112
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 122
.b8 53
.b8 0
	}
	.section	.debug_macinfo	{	}
