static void __init clk_misc_init(void)\r\n{\r\nu32 val;\r\nwritel_relaxed(1 << BP_CPU_INTERRUPT_WAIT, CPU + SET);\r\nwritel_relaxed(1 << BP_CLKSEQ_BYPASS_SAIF, CLKSEQ + CLR);\r\nval = readl_relaxed(SAIF);\r\nval |= 1 << BP_SAIF_DIV_FRAC_EN;\r\nwritel_relaxed(val, SAIF);\r\nwritel_relaxed(1 << BP_CLKSEQ_BYPASS_SSP, CLKSEQ + CLR);\r\nwritel_relaxed(0x3f << BP_FRAC_IOFRAC, FRAC + CLR);\r\nwritel_relaxed(30 << BP_FRAC_IOFRAC, FRAC + SET);\r\n}\r\nint __init mx23_clocks_init(void)\r\n{\r\nstruct device_node *np;\r\nu32 i;\r\nnp = of_find_compatible_node(NULL, NULL, "fsl,imx23-digctl");\r\ndigctrl = of_iomap(np, 0);\r\nWARN_ON(!digctrl);\r\nnp = of_find_compatible_node(NULL, NULL, "fsl,imx23-clkctrl");\r\nclkctrl = of_iomap(np, 0);\r\nWARN_ON(!clkctrl);\r\nclk_misc_init();\r\nclks[ref_xtal] = mxs_clk_fixed("ref_xtal", 24000000);\r\nclks[pll] = mxs_clk_pll("pll", "ref_xtal", PLLCTRL0, 16, 480000000);\r\nclks[ref_cpu] = mxs_clk_ref("ref_cpu", "pll", FRAC, 0);\r\nclks[ref_emi] = mxs_clk_ref("ref_emi", "pll", FRAC, 1);\r\nclks[ref_pix] = mxs_clk_ref("ref_pix", "pll", FRAC, 2);\r\nclks[ref_io] = mxs_clk_ref("ref_io", "pll", FRAC, 3);\r\nclks[saif_sel] = mxs_clk_mux("saif_sel", CLKSEQ, 0, 1, sel_pll, ARRAY_SIZE(sel_pll));\r\nclks[lcdif_sel] = mxs_clk_mux("lcdif_sel", CLKSEQ, 1, 1, sel_pix, ARRAY_SIZE(sel_pix));\r\nclks[gpmi_sel] = mxs_clk_mux("gpmi_sel", CLKSEQ, 4, 1, sel_io, ARRAY_SIZE(sel_io));\r\nclks[ssp_sel] = mxs_clk_mux("ssp_sel", CLKSEQ, 5, 1, sel_io, ARRAY_SIZE(sel_io));\r\nclks[emi_sel] = mxs_clk_mux("emi_sel", CLKSEQ, 6, 1, emi_sels, ARRAY_SIZE(emi_sels));\r\nclks[cpu] = mxs_clk_mux("cpu", CLKSEQ, 7, 1, cpu_sels, ARRAY_SIZE(cpu_sels));\r\nclks[etm_sel] = mxs_clk_mux("etm_sel", CLKSEQ, 8, 1, sel_cpu, ARRAY_SIZE(sel_cpu));\r\nclks[cpu_pll] = mxs_clk_div("cpu_pll", "ref_cpu", CPU, 0, 6, 28);\r\nclks[cpu_xtal] = mxs_clk_div("cpu_xtal", "ref_xtal", CPU, 16, 10, 29);\r\nclks[hbus] = mxs_clk_div("hbus", "cpu", HBUS, 0, 5, 29);\r\nclks[xbus] = mxs_clk_div("xbus", "ref_xtal", XBUS, 0, 10, 31);\r\nclks[lcdif_div] = mxs_clk_div("lcdif_div", "lcdif_sel", PIX, 0, 12, 29);\r\nclks[ssp_div] = mxs_clk_div("ssp_div", "ssp_sel", SSP, 0, 9, 29);\r\nclks[gpmi_div] = mxs_clk_div("gpmi_div", "gpmi_sel", GPMI, 0, 10, 29);\r\nclks[emi_pll] = mxs_clk_div("emi_pll", "ref_emi", EMI, 0, 6, 28);\r\nclks[emi_xtal] = mxs_clk_div("emi_xtal", "ref_xtal", EMI, 8, 4, 29);\r\nclks[etm_div] = mxs_clk_div("etm_div", "etm_sel", ETM, 0, 6, 29);\r\nclks[saif_div] = mxs_clk_frac("saif_div", "saif_sel", SAIF, 0, 16, 29);\r\nclks[clk32k_div] = mxs_clk_fixed_factor("clk32k_div", "ref_xtal", 1, 750);\r\nclks[rtc] = mxs_clk_fixed_factor("rtc", "ref_xtal", 1, 768);\r\nclks[adc] = mxs_clk_fixed_factor("adc", "clk32k", 1, 16);\r\nclks[spdif_div] = mxs_clk_fixed_factor("spdif_div", "pll", 1, 4);\r\nclks[clk32k] = mxs_clk_gate("clk32k", "clk32k_div", XTAL, 26);\r\nclks[dri] = mxs_clk_gate("dri", "ref_xtal", XTAL, 28);\r\nclks[pwm] = mxs_clk_gate("pwm", "ref_xtal", XTAL, 29);\r\nclks[filt] = mxs_clk_gate("filt", "ref_xtal", XTAL, 30);\r\nclks[uart] = mxs_clk_gate("uart", "ref_xtal", XTAL, 31);\r\nclks[ssp] = mxs_clk_gate("ssp", "ssp_div", SSP, 31);\r\nclks[gpmi] = mxs_clk_gate("gpmi", "gpmi_div", GPMI, 31);\r\nclks[spdif] = mxs_clk_gate("spdif", "spdif_div", SPDIF, 31);\r\nclks[emi] = mxs_clk_gate("emi", "emi_sel", EMI, 31);\r\nclks[saif] = mxs_clk_gate("saif", "saif_div", SAIF, 31);\r\nclks[lcdif] = mxs_clk_gate("lcdif", "lcdif_div", PIX, 31);\r\nclks[etm] = mxs_clk_gate("etm", "etm_div", ETM, 31);\r\nclks[usb] = mxs_clk_gate("usb", "usb_phy", DIGCTRL, 2);\r\nclks[usb_phy] = clk_register_gate(NULL, "usb_phy", "pll", 0, PLLCTRL0, 18, 0, &mxs_lock);\r\nfor (i = 0; i < ARRAY_SIZE(clks); i++)\r\nif (IS_ERR(clks[i])) {\r\npr_err("i.MX23 clk %d: register failed with %ld\n",\r\ni, PTR_ERR(clks[i]));\r\nreturn PTR_ERR(clks[i]);\r\n}\r\nclk_data.clks = clks;\r\nclk_data.clk_num = ARRAY_SIZE(clks);\r\nof_clk_add_provider(np, of_clk_src_onecell_get, &clk_data);\r\nfor (i = 0; i < ARRAY_SIZE(clks_init_on); i++)\r\nclk_prepare_enable(clks[clks_init_on[i]]);\r\nreturn 0;\r\n}
