Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c1c16828309a4ad9ace5ec1e115c1e48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.pc_comb
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.signextender
Compiling module xil_defaultlib.signextender2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.pc_block
Compiling module xil_defaultlib.pc_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_test_behav
