# SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
# SPDX-License-Identifier: Apache-2.0
#
# This kernel is derived from cuDNN, NVIDIA Corporation.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#   http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

"""
Chunked Gated Delta Net (GDN) recompute (state/checkpoint-only) kernel for Blackwell SM100
(Cutlass primitives): the prefill state/checkpoint pipeline with the Q/O path removed.

Algorithm overview (per chunk c, tokens [cC, (c+1)C)):
  Inputs : K[BT,DK], V[BT,DV], Gate[BT] (scalar gate), Beta[BT] (scalar LR)
  State  : S_prev[DK,DV]  (recurrent state, held in TMEM)

  Preprocessing (compute warp group 0):
    cumsumlog[t]     = sum_{l=0}^{t} log(Gate_l)              cumulative log of gates
    cumprod[t]       = exp(cumsumlog[t])                       cumulative product of gates
    T_pairwise[i,j]  = cumprod[i] / cumprod[j]  (i>=j)       inter-token transfer weights
    (stored in registers; 128 regs/thread)

  GEMM 1 - KK   : W_kk[BT,BT]  = K  @ K^T       (lower-triangular intra scores)
  GEMM 3 - K*state : KS[BT,DV] = K  @ S_prev    (key applied to state)
  GEMM 5 - U       : U[BT,DV]  = T_inv @ Y       (corrected value vectors)
                      where T_inv = (I + M_kk)^{-1},  M_kk[i,j] = T[i,j]*Beta[i]*W_kk[i,j]  (lower-tri, hierarchical blockwise inverse)
  GEMM 7 - KV update : S_upd[DK,DV] = K^T @ (decay .* U)  (state update, BT contraction)
                        where Y[BT,DV] = V - KS    (delta rule residuals, after decay)

  Epilogue:
    S_next    = cumprod[BT-1] * S_prev + S_upd        (update state in TMEM)

Chunks run in PAIRS (CG0 warp halves invert chunk 0 / chunk 1 in parallel);
odd counts pad with a neutral zero-filled chunk.

SMEM layout (stage counts live in gdn_recompute_config.py;
enable_checkpoints compiles trim K stages to fit the checkpoint buffer):
  Buffer                       Size (B)  Stages
  K (two-box stage)               32768       4
  V                               16384       3
  T_inv                            8192       2
  checkpoint staging            DK*DV*2       1    <-- enable_checkpoints only
  cumsumlog / cumprod / Beta        256       3
  sched ticket ring                   4       2    <-- dyn_sched publish ring

TMEM layout (512 columns):
  Buffer                  Cols
  state                   128     <-- DKxDV fp32 = 128x128x4B
  state inp                64     <-- fp16 state staging (GEMM 3 A operand)
  cg0 shared acc          128     <-- 2-stage ring: KK0/KK1
  cg1 shared acc           64     <-- 1-stage ring: KS then U
  Y / decayed-U inp        64     <-- slot 0 = Y (V - K*state), slot 1 = decayed U (b16)

Warp assignments (12 warps = 384 threads):
  warps 0-3     : compute group 0 - T-pairwise x2, KK_epi x2, pair inverse
  warps 4-7     : compute group 1 - state restage/rescale, Y = V - K*state,
                                    U epilogue
  warp  8       : Gate/Beta loads
  warp  9       : TMA load warp  - loads K, V
  warp  10      : MMA warp       - fused KK pairs + K*state/U/KV per chunk;
                                    TMEM lifecycle
  warp  11      : epilogue warp  - checkpoint TMA stores
"""

import functools
from dataclasses import dataclass
from typing import NamedTuple, Optional, Type, Tuple

import cuda.bindings.driver as cuda

import cutlass
import cutlass.cute as cute
import cutlass.experimental.primitives as nvvm
import cutlass.experimental.cuda.tensor_map as tma
from cutlass.cute.runtime import from_dlpack
from cutlass.cutlass_dsl import min

from ..common.thd import emit_checkpoint_seq_descs, emit_seq_descs, TENSOR_MAP_QWORDS
from ..common.split_k import ORDER_CAPACITY, ORDER_ELEMS, ORDER_THREADS, decode_work_item, order_body
from ..common.elementwise import softplus
from ..common.host import get_dtype
from cudnn.frost.buffers import data_ptr
from cudnn.frost.device import current_device, multiprocessor_count

RCP_LN2 = 1.4426950408889634  # 1/ln(2): natural-log gates -> the kernel's log2 domain
from cudnn.frost.tile_dsl.barrier import (
    MBarrier,
    Producer,
    PipelineState,
    advance,
)
from cudnn.frost.tile_dsl.handles import MmaDesc, SmemTile, tma_slice_runtime_desc
from cudnn.frost.tile_dsl.mma import mma_ss, mma_step_k8, mma_ts_step, mma_step
from cudnn.frost.tile_dsl.pointwise import fadd2, fp32_to_fp16, f16x2_to_f32, fmul2, opaque_f32_zero, sub_f16x2
from cudnn.frost.tile_dsl.swizzle import swizzle_lin_128b, swizzle_xor_128b
from cudnn.frost.tile_dsl.tma import (
    tma_load_tile,
    tma_store_tile,
    tma_store_commit,
    tma_store_wait,
    tma_tensormap_acquire,
)
from .gdn_recompute_config import CFG


class GdnBars(NamedTuple):
    """GDN pipeline mbarrier inventory.

    Every pipeline is a ``_ready``/``_done`` MBarrier pair over one ring: a
    slot is acquired for filling by waiting ``_done`` and committed by
    arriving ``_ready``; the reading side waits ``_ready`` and releases the
    slot by arriving ``_done``.
    """

    mb_kq_ready: MBarrier
    mb_kq_done: MBarrier
    mb_v_ready: MBarrier
    mb_v_done: MBarrier

    mb_gate_ready: MBarrier
    mb_gate_done: MBarrier
    mb_beta_ready: MBarrier
    mb_beta_done: MBarrier

    mb_state_acc_ready: MBarrier
    mb_state_acc_scale_done: MBarrier
    mb_cg0_acc_ready: MBarrier
    mb_cg0_acc_done: MBarrier
    mb_k_state_acc_ready: MBarrier
    mb_u_acc_ready: MBarrier

    mb_t_inv_ready: MBarrier
    mb_t_inv_done: MBarrier
    mb_state_inp_ready: MBarrier
    mb_y_inp_ready: MBarrier
    mb_decay_u_inp_ready: MBarrier

    mb_checkpoint_tmastg_ready: MBarrier
    mb_checkpoint_tmastg_done: MBarrier

    mb_tmem_done: MBarrier
    mb_sched_ready: MBarrier
    mb_sched_done: MBarrier


def make_gdn_bars(cfg) -> GdnBars:
    """GdnBars factory.  MUST be called from inside ``kernel`` (allocates SMEM)."""
    ONE_LANE = 1
    MMA_ARRIVERS = len([cfg.mma_warp_id])
    KQ_RELEASE_SITES = 1
    GATE_WARP = cfg.threads_per_warp * len([cfg.load_gate_beta_warp_id])
    EPI_WARP = cfg.threads_per_warp * len([cfg.epilogue_warp_id])
    CG0_THREADS = cfg.threads_per_warp * len(cfg.compute_group_0_warp_ids)
    CG1_THREADS = cfg.threads_per_warp * len(cfg.compute_group_1_warp_ids)
    CG0_PLUS_CG1 = CG0_THREADS + CG1_THREADS

    def alloc(n):
        return cutlass.Array(cutlass.Int64, n, space=cutlass.AddressSpace.smem, alignment=16)

    return GdnBars(
        mb_kq_ready=MBarrier(alloc(cfg.smem_kq_stages), stages=cfg.smem_kq_stages, init_count=ONE_LANE, producer=Producer.TMA_LOAD),
        mb_kq_done=MBarrier(alloc(cfg.smem_kq_stages), stages=cfg.smem_kq_stages, init_count=KQ_RELEASE_SITES, producer=Producer.MMA_COMMIT),
        mb_v_ready=MBarrier(alloc(cfg.smem_v_stages), stages=cfg.smem_v_stages, init_count=ONE_LANE, producer=Producer.TMA_LOAD),
        mb_v_done=MBarrier(alloc(cfg.smem_v_stages), stages=cfg.smem_v_stages, init_count=CG1_THREADS, producer=Producer.THREAD),
        mb_gate_ready=MBarrier(alloc(cfg.smem_gate_stages), stages=cfg.smem_gate_stages, init_count=GATE_WARP, producer=Producer.THREAD),
        mb_gate_done=MBarrier(alloc(cfg.smem_gate_stages), stages=cfg.smem_gate_stages, init_count=CG0_PLUS_CG1, producer=Producer.THREAD),
        mb_beta_ready=MBarrier(alloc(cfg.smem_beta_stages), stages=cfg.smem_beta_stages, init_count=GATE_WARP, producer=Producer.THREAD),
        mb_beta_done=MBarrier(alloc(cfg.smem_beta_stages), stages=cfg.smem_beta_stages, init_count=CG0_THREADS, producer=Producer.THREAD),
        mb_state_acc_ready=MBarrier(alloc(cfg.tmem_state_acc_stages), stages=cfg.tmem_state_acc_stages, init_count=MMA_ARRIVERS, producer=Producer.MMA_COMMIT),
        mb_state_acc_scale_done=MBarrier(alloc(cfg.tmem_state_acc_stages), stages=cfg.tmem_state_acc_stages, init_count=CG1_THREADS, producer=Producer.THREAD),
        mb_cg0_acc_ready=MBarrier(alloc(cfg.tmem_cg0_acc_stages), stages=cfg.tmem_cg0_acc_stages, init_count=MMA_ARRIVERS, producer=Producer.MMA_COMMIT),
        mb_cg0_acc_done=MBarrier(alloc(cfg.tmem_cg0_acc_stages), stages=cfg.tmem_cg0_acc_stages, init_count=CG0_THREADS // 2, producer=Producer.THREAD),
        mb_k_state_acc_ready=MBarrier(alloc(1), stages=1, init_count=MMA_ARRIVERS, producer=Producer.MMA_COMMIT),
        mb_u_acc_ready=MBarrier(alloc(1), stages=1, init_count=MMA_ARRIVERS, producer=Producer.MMA_COMMIT),
        mb_t_inv_ready=MBarrier(alloc(cfg.smem_t_inv_stages), stages=cfg.smem_t_inv_stages, init_count=CG0_THREADS, producer=Producer.THREAD),
        mb_t_inv_done=MBarrier(alloc(cfg.smem_t_inv_stages), stages=cfg.smem_t_inv_stages, init_count=MMA_ARRIVERS, producer=Producer.MMA_COMMIT),
        mb_state_inp_ready=MBarrier(alloc(cfg.tmem_state_inp_stages), stages=cfg.tmem_state_inp_stages, init_count=CG1_THREADS, producer=Producer.THREAD),
        mb_y_inp_ready=MBarrier(alloc(1), stages=1, init_count=CG1_THREADS, producer=Producer.THREAD),
        mb_decay_u_inp_ready=MBarrier(alloc(1), stages=1, init_count=CG1_THREADS, producer=Producer.THREAD),
        mb_checkpoint_tmastg_ready=MBarrier(
            alloc(cfg.smem_checkpoint_stages), stages=cfg.smem_checkpoint_stages, init_count=len(cfg.compute_group_1_warp_ids), producer=Producer.THREAD
        ),
        mb_checkpoint_tmastg_done=MBarrier(alloc(cfg.smem_checkpoint_stages), stages=cfg.smem_checkpoint_stages, init_count=EPI_WARP, producer=Producer.THREAD),
        mb_tmem_done=MBarrier(alloc(1), stages=1, init_count=CG1_THREADS, producer=Producer.THREAD),
        mb_sched_ready=MBarrier(alloc(cfg.sched_stages), stages=cfg.sched_stages, init_count=1, producer=Producer.THREAD),
        mb_sched_done=MBarrier(alloc(cfg.sched_stages), stages=cfg.sched_stages, init_count=11, producer=Producer.THREAD),
    )


@cute.jit
def invert_diagonal_NxN(cfg, base_int, d, tidx, N: int = 8):
    """Gauss-Jordan inversion of one diagonal NxN block in-place (f16 SMEM)."""
    tidx_in_group = tidx % N
    BT = cfg.b_t

    row_lin_base = (d * N + tidx_in_group) * BT + d * N
    row_phys = swizzle_lin_128b(row_lin_base, row_stride_log2=6)
    row_ptr = (
        cute.make_ptr(
            cfg.io_dtype,
            base_int,
            mem_space=cute.AddressSpace.smem,
            assumed_align=cfg.buffer_align_bytes,
        )
        + row_phys
    )

    row = [(row_ptr + j).load().to(cutlass.Float32) for j in range(N)]
    for i in cutlass.range_constexpr(N):
        row[i] = cutlass.Float32(1.0) if tidx_in_group == i else row[i]
    for src_row in cutlass.range_constexpr(N - 1):
        row_scale = -row[src_row]
        for i in cutlass.range_constexpr(src_row):
            shfl_val = nvvm.shfl_sync(0xFFFFFFFF, row[i], src_row, 0b1100000011111, kind=nvvm.Shfl.IDX)
            row[i] = row[i] + row_scale * shfl_val if tidx_in_group > src_row else row[i]
        row[src_row] = row_scale if tidx_in_group > src_row else row[src_row]

    for j in cutlass.range_constexpr(N):
        (row_ptr + j).store(row[j].to(cfg.io_dtype))


@cute.jit
def blockwise_diagonal_8x8_to_16x16(cfg, base_int, d0, lane_id):
    """Off-diagonal correction 8x8 -> 16x16 (C <- -D^{-1} C A^{-1})."""
    bpe = cfg.io_dtype.width // 8
    lds1 = (lane_id % 8) * 64
    d = nvvm.ldmatrix(
        cutlass.inttoptr(base_int + swizzle_lin_128b((d0 + 8) * 64 + d0 + 8 + lds1, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16),
        1,
        nvvm.MMALayout.ROW,
    )
    c = nvvm.ldmatrix(
        cutlass.inttoptr(base_int + swizzle_lin_128b((d0 + 8) * 64 + d0 + lds1, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16),
        1,
        nvvm.MMALayout.COL,
    )

    # ---- T = -(D^{-1} @ C) -------------------------------------------------------
    c_regs = cutlass.Array(cutlass.Float32, 4, alignment=16, space=cutlass.AddressSpace.rmem)
    for i in cutlass.range_constexpr(4):
        c_regs[i] = cutlass.Float32(0.0)
    mma_step_k8(c_regs, [d, d], [c], k_step=0, M=16, N=8, ab_dtype=cfg.io_dtype)
    for i in cutlass.range_constexpr(4):
        c_regs[i] = -c_regs[i]
    a_pack = [fp32_to_fp16(c_regs[2 * j], c_regs[2 * j + 1], dtype=cfg.io_dtype) for j in range(2)]

    # ---- C = T @ A^{-1} ----------------------------------------------------------
    ai = nvvm.ldmatrix(
        cutlass.inttoptr(base_int + swizzle_lin_128b(d0 * 64 + d0 + lds1, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16),
        1,
        nvvm.MMALayout.COL,
    )
    o_regs = cutlass.Array(cutlass.Float32, 4, alignment=16, space=cutlass.AddressSpace.rmem)
    for i in cutlass.range_constexpr(4):
        o_regs[i] = cutlass.Float32(0.0)
    mma_step_k8(o_regs, a_pack, [ai], k_step=0, M=16, N=8, ab_dtype=cfg.io_dtype)
    o_pack = fp32_to_fp16(o_regs[0], o_regs[1], dtype=cfg.io_dtype)

    # ---- store corrected C -------------------------------------------------------
    nvvm.stmatrix(
        cutlass.inttoptr(base_int + swizzle_lin_128b((d0 + 8) * 64 + d0 + lds1, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16),
        o_pack,
        nvvm.MMALayout.ROW,
    )


@cute.jit
def blockwise_diagonal_16x16_to_32x32(cfg, base_int, d0, lane_id):
    """Off-diagonal correction 16x16 -> 32x32."""
    bpe = cfg.io_dtype.width // 8
    lds4 = (lane_id % 16) * 64 + (lane_id // 16) * 8
    d = list(
        nvvm.ldmatrix(
            cutlass.inttoptr(
                base_int + swizzle_lin_128b((d0 + 16) * 64 + d0 + 16 + lds4, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16
            ),
            4,
            nvvm.MMALayout.ROW,
        )
    )
    c = list(
        nvvm.ldmatrix(
            cutlass.inttoptr(base_int + swizzle_lin_128b((d0 + 16) * 64 + d0 + lds4, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16),
            4,
            nvvm.MMALayout.COL,
        )
    )

    # ---- T = -(D^{-1} @ C) -------------------------------------------------------
    c_regs = cutlass.Array(cutlass.Float32, 8, alignment=16, space=cutlass.AddressSpace.rmem)
    for i in cutlass.range_constexpr(8):
        c_regs[i] = cutlass.Float32(0.0)
    mma_step(c_regs, d, c, k_step=0, M=16, N=16, ab_dtype=cfg.io_dtype)
    for i in cutlass.range_constexpr(8):
        c_regs[i] = -c_regs[i]
    a_pack = [fp32_to_fp16(c_regs[2 * j], c_regs[2 * j + 1], dtype=cfg.io_dtype) for j in range(4)]

    # ---- C = T @ A^{-1} ----------------------------------------------------------
    ai = list(
        nvvm.ldmatrix(
            cutlass.inttoptr(base_int + swizzle_lin_128b(d0 * 64 + d0 + lds4, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16),
            4,
            nvvm.MMALayout.COL,
        )
    )
    o_regs = cutlass.Array(cutlass.Float32, 8, alignment=16, space=cutlass.AddressSpace.rmem)
    for i in cutlass.range_constexpr(8):
        o_regs[i] = cutlass.Float32(0.0)
    mma_step(o_regs, a_pack, ai, k_step=0, M=16, N=16, ab_dtype=cfg.io_dtype)
    o_pack = [fp32_to_fp16(o_regs[2 * j], o_regs[2 * j + 1], dtype=cfg.io_dtype) for j in range(4)]

    # ---- store corrected C -------------------------------------------------------
    nvvm.stmatrix(
        cutlass.inttoptr(base_int + swizzle_lin_128b((d0 + 16) * 64 + d0 + lds4, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16),
        o_pack,
        nvvm.MMALayout.ROW,
    )


@cute.jit
def blockwise_diagonal_32x32_to_64x64(cfg, base_int, warp_id, lane_id):
    """Off-diagonal correction 32x32 -> 64x64 (2 warps, one 16-row M-band each)."""
    band = warp_id % 2
    bpe = cfg.io_dtype.width // 8
    lds4 = (lane_id % 16) * 64 + (lane_id // 16) * 8
    a_frags = []
    for vs in cutlass.range_constexpr(2):
        a_frags += list(
            nvvm.ldmatrix(
                cutlass.inttoptr(
                    base_int + swizzle_lin_128b((32 + band * 16) * 64 + 32 + vs * 16 + lds4, row_stride_log2=6) * bpe,
                    cutlass.AddressSpace.smem,
                    cutlass.BFloat16,
                ),
                4,
                nvvm.MMALayout.ROW,
            )
        )
    b_frags = []
    for vs in cutlass.range_constexpr(4):
        b_frags += list(
            nvvm.ldmatrix(
                cutlass.inttoptr(
                    base_int + swizzle_lin_128b((32 + (vs // 2) * 16) * 64 + (vs % 2) * 16 + lds4, row_stride_log2=6) * bpe,
                    cutlass.AddressSpace.smem,
                    cutlass.BFloat16,
                ),
                4,
                nvvm.MMALayout.COL,
            )
        )

    # ---- T = -(D^{-1} @ C) -------------------------------------------------------
    c_regs = cutlass.Array(cutlass.Float32, 16, alignment=16, space=cutlass.AddressSpace.rmem)
    for i in cutlass.range_constexpr(16):
        c_regs[i] = cutlass.Float32(0.0)
    for ks in cutlass.range_constexpr(2):
        mma_step(c_regs, a_frags, b_frags[ks * 8 : ks * 8 + 8], k_step=ks, M=16, N=32, ab_dtype=cfg.io_dtype)
    for i in cutlass.range_constexpr(16):
        c_regs[i] = -c_regs[i]
    a_pack = [fp32_to_fp16(c_regs[2 * j], c_regs[2 * j + 1], dtype=cfg.io_dtype) for j in range(8)]

    # ---- C = T @ A^{-1} ----------------------------------------------------------
    ai_frags = []
    for vs in cutlass.range_constexpr(4):
        ai_frags += list(
            nvvm.ldmatrix(
                cutlass.inttoptr(
                    base_int + swizzle_lin_128b(((vs // 2) * 16) * 64 + (vs % 2) * 16 + lds4, row_stride_log2=6) * bpe,
                    cutlass.AddressSpace.smem,
                    cutlass.BFloat16,
                ),
                4,
                nvvm.MMALayout.COL,
            )
        )
    o_regs = cutlass.Array(cutlass.Float32, 16, alignment=16, space=cutlass.AddressSpace.rmem)
    for i in cutlass.range_constexpr(16):
        o_regs[i] = cutlass.Float32(0.0)
    for ks in cutlass.range_constexpr(2):
        mma_step(o_regs, a_pack, ai_frags[ks * 8 : ks * 8 + 8], k_step=ks, M=16, N=32, ab_dtype=cfg.io_dtype)
    o_pack = [fp32_to_fp16(o_regs[2 * j], o_regs[2 * j + 1], dtype=cfg.io_dtype) for j in range(8)]

    # ---- store corrected C -------------------------------------------------------
    nvvm.barrier_cta_sync_aligned(
        cfg.inverse_barrier_id,
        thread_count=cfg.inverse_barrier_threads,
    )
    nvvm.stmatrix(
        cutlass.inttoptr(base_int + swizzle_lin_128b((32 + band * 16) * 64 + lds4, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16),
        o_pack[0:4],
        nvvm.MMALayout.ROW,
    )
    nvvm.stmatrix(
        cutlass.inttoptr(base_int + swizzle_lin_128b((32 + band * 16) * 64 + 16 + lds4, row_stride_log2=6) * bpe, cutlass.AddressSpace.smem, cutlass.BFloat16),
        o_pack[4:8],
        nvvm.MMALayout.ROW,
    )


# ---- Dynamic tile scheduler ------------------------------------------------------


@cute.jit
def sched_publish_next(cfg, bars, sSched, mSched, sched_state, tile_idx, num_ctas):
    """TMA-LDG-warp side: pull the next tile off the global ticket, publish it."""
    if cutlass.const_expr(cfg.dyn_sched):
        bars.mb_sched_done[sched_state.idx].wait(sched_state.phase)
        if nvvm.elect_sync():
            fetched = cutlass.Int32(nvvm.atomicrmw("add", mSched.iterator, cutlass.Int32(1), mem_order="relaxed", syncscope="gpu"))
            sSched[sched_state.idx] = num_ctas + fetched
        nvvm.bar_warp_sync(cute.arch.FULL_MASK)
        next_tile = sSched[sched_state.idx]
        if nvvm.elect_sync():
            bars.mb_sched_ready[sched_state.idx].arrive()
        return next_tile, advance(sched_state, cfg.sched_stages)
    return tile_idx + num_ctas, sched_state


@cute.jit
def sched_next_tile(cfg, bars, sSched, sched_state, tile_idx, num_ctas):
    """Consumer side: read the TMA-LDG warp's published next tile."""
    if cutlass.const_expr(cfg.dyn_sched):
        bars.mb_sched_ready[sched_state.idx].wait(sched_state.phase)
        next_tile = sSched[sched_state.idx]
        if nvvm.elect_sync():
            bars.mb_sched_done[sched_state.idx].arrive()
        return next_tile, advance(sched_state, cfg.sched_stages)
    return tile_idx + num_ctas, sched_state


@cute.jit
def tmastg_warp(
    cfg,
    total_tiles,
    bidx,
    num_ctas,
    cu_seqlens,
    mWorkItems,
    checkpoint_every_n_tokens,
    tidx,
    sCheckpoint_raw,
    desc_checkpoint_base,
    sSched,
    bars,
):
    """Epilogue warp role (warp 11): persistent scheduler loop issuing the
    per-chunk checkpoint TMA stores."""
    elect_one = nvvm.elect_sync()
    nvvm.setmaxregister(cfg.num_regs_other, nvvm.SetMaxRegisterAction.DECREASE)
    lidx = tidx % cfg.threads_per_warp
    sched_state = PipelineState.start(phase=0)
    tile_idx = cutlass.Int32(bidx)

    if cutlass.const_expr(cfg.enable_checkpoints):
        checkpoint_granu = 64
        sCheckpoint_tma = SmemTile(
            base=sCheckpoint_raw,
            elems_per_stage=(cfg.checkpoint_cosize // cfg.smem_checkpoint_stages),
            stages=cfg.smem_checkpoint_stages,
            leading_byte_offset=0,
            stride_byte_offset=0,
            layout=0,
            tma_loads_per_tile=cfg.d_v // checkpoint_granu,
            tma_granu_elems=checkpoint_granu,
            tma_subtile_stride_elems=cfg.d_k * checkpoint_granu,
        )
        checkpoint_store_cnt = cutlass.Int32(0)
        ckpt_chunks = checkpoint_every_n_tokens // cutlass.Int32(cfg.b_t)
    heads_out = cutlass.Int32(cfg.n_heads_out)
    desc_qwords = cutlass.Int32(TENSOR_MAP_QWORDS)

    while tile_idx < total_tiles:
        batch_idx, head_idx, batch_start, batch_end, seqlen_b, num_chunks_b, wstart, wend, cstart, cend = decode_work_item(cfg, tile_idx, mWorkItems)
        n_local = wend - cstart
        n_padded = ((n_local + 1) // 2) * 2

        head_o = head_idx
        slot = batch_idx * desc_qwords
        if cutlass.const_expr(cfg.enable_checkpoints):
            desc_checkpoint_slot = (desc_checkpoint_base + slot).tospace(cutlass.AddressSpace.generic)
            checkpoint_coord = wstart - 1 if wstart > 0 else cutlass.Int32(0)
            checkpoint_mod = (cstart + cutlass.Int32(1)) % ckpt_chunks
            if elect_one:
                tma_tensormap_acquire(desc_checkpoint_slot)

        if n_local > 0:
            for local_idx in cutlass.range(n_padded):
                chunk_idx = cstart + local_idx

                did_checkpoint = cutlass.Int32(0)
                if cutlass.const_expr(cfg.enable_checkpoints):
                    checkpoint_stage = checkpoint_store_cnt % cfg.smem_checkpoint_stages
                    checkpoint_phase = (checkpoint_store_cnt // cfg.smem_checkpoint_stages) & cutlass.Int32(1)
                    if chunk_idx >= wstart - 1 and chunk_idx < wend - 1:
                        if checkpoint_mod == 0:
                            bars.mb_checkpoint_tmastg_ready[checkpoint_stage].wait(checkpoint_phase)
                            checkpoint_slice = tma_slice_runtime_desc(desc_checkpoint_slot, cutlass.Int32(0), cutlass.Int32(0), checkpoint_coord, head_o)
                            tma_store_tile(sCheckpoint_tma[checkpoint_stage], checkpoint_slice, acquire=False)
                            tma_store_commit()
                            checkpoint_coord += 1
                            did_checkpoint = cutlass.Int32(1)
                    checkpoint_mod = checkpoint_mod + cutlass.Int32(1)
                    checkpoint_mod = cutlass.Int32(0) if checkpoint_mod == ckpt_chunks else checkpoint_mod

                    if did_checkpoint == 1:
                        tma_store_wait(0)
                        bars.mb_checkpoint_tmastg_done[checkpoint_stage].arrive()
                        checkpoint_store_cnt = checkpoint_store_cnt + 1

        tile_idx, sched_state = sched_next_tile(cfg, bars, sSched, sched_state, tile_idx, num_ctas)


@cute.jit
def gate_beta_warp(
    cfg,
    total_tiles,
    bidx,
    num_ctas,
    cu_seqlens,
    mWorkItems,
    tidx,
    mGate,
    mA_log,
    mDt_bias,
    mBeta,
    sCumsumlog,
    sCumprod,
    sBeta,
    sSched,
    bars,
):
    """Gate/Beta producer (warp 8): persistent scheduler loop + the
    cumsum/cumprod/Beta chunk loads."""

    nvvm.setmaxregister(cfg.num_regs_other, nvvm.SetMaxRegisterAction.DECREASE)
    gate_index = PipelineState.start(phase=1)
    beta_index = PipelineState.start(phase=1)
    lidx = tidx % cfg.threads_per_warp

    a_l2 = cutlass.Float32(0.0)
    bias = cutlass.Float32(0.0)
    sched_state = PipelineState.start(phase=0)
    tile_idx = cutlass.Int32(bidx)
    while tile_idx < total_tiles:
        batch_idx, head_idx, batch_start, batch_end, seqlen_b, num_chunks_b, wstart, wend, cstart, cend = decode_work_item(cfg, tile_idx, mWorkItems)
        n_local = wend - cstart
        n_padded = ((n_local + 1) // 2) * 2
        if cutlass.const_expr(cfg.safe_gate):
            if n_local > 0:
                # per-head transform constants, fixed for the whole tile
                a_l2 = -cute.math.exp2(mA_log[head_idx].to(cutlass.Float32) * cutlass.Float32(RCP_LN2), fastmath=True) * cutlass.Float32(RCP_LN2)
                bias = mDt_bias[head_idx].to(cutlass.Float32)
        if n_local > 0:
            for local_idx in cutlass.range(n_padded):
                # ---- Gate load: GMEM -> SMEM (OOB neutral) -----------------------
                chunk_idx = cstart + local_idx
                n_cols = cfg.b_t // cfg.threads_per_warp
                chunk_offset = batch_start + chunk_idx * cfg.b_t
                gGateSeq = mGate[None, head_idx]
                gBeta = cute.domain_offset((chunk_offset,), mBeta[None, head_idx])

                gate_idx = gate_index.idx
                gate_phase = gate_index.phase
                gate_index = advance(gate_index, cfg.smem_gate_stages)

                pos_valid = [None] * n_cols
                gate_vals = [cutlass.Float32(0.0)] * n_cols
                oob_neutral = cutlass.Float32(0.0) if cutlass.const_expr(cfg.log_gate) else cutlass.Float32(1.0)
                for col in cutlass.range_constexpr(n_cols):
                    tok = chunk_offset + lidx + col * cfg.threads_per_warp
                    pos_valid[col] = cute.elem_less(tok, batch_end)
                    tok_clamped = min(tok, batch_end - 1)
                    gate_vals[col] = gGateSeq[tok_clamped] if pos_valid[col] else oob_neutral

                if cutlass.const_expr(cfg.safe_gate):
                    # raw logits -> log2-domain decay: a_l2 * softplus(g + bias) (split-K scan arithmetic)
                    for col in cutlass.range_constexpr(n_cols):
                        contrib = a_l2 * softplus(gate_vals[col] + bias)
                        gate_vals[col] = contrib if pos_valid[col] else cutlass.Float32(0.0)
                elif cutlass.const_expr(cfg.log_gate):
                    for col in cutlass.range_constexpr(n_cols):
                        gate_vals[col] = gate_vals[col] * cutlass.Float32(RCP_LN2)
                else:
                    for col in cutlass.range_constexpr(n_cols):
                        gate_vals[col] = cute.math.log2(gate_vals[col] + 1e-10, fastmath=True)
                for offset in [1, 2, 4, 8, 16]:
                    for col in cutlass.range_constexpr(n_cols):
                        n = nvvm.shfl_sync(0xFFFFFFFF, gate_vals[col], offset, 0, kind=nvvm.Shfl.UP)
                        if lidx >= offset:
                            gate_vals[col] = gate_vals[col] + n
                for col in cutlass.range_constexpr(1, n_cols):
                    last_v = nvvm.shfl_sync(
                        0xFFFFFFFF,
                        gate_vals[col - 1],
                        cfg.threads_per_warp - 1,
                        cfg.threads_per_warp - 1,
                        kind=nvvm.Shfl.IDX,
                    )
                    gate_vals[col] += last_v

                bars.mb_gate_done[gate_idx].wait(gate_phase)
                for col in cutlass.range_constexpr(n_cols):
                    pos = lidx + col * cfg.threads_per_warp
                    sCumsumlog[pos, 0, gate_idx] = gate_vals[col]
                    sCumprod[pos, 0, gate_idx] = cute.math.exp2(gate_vals[col], fastmath=True)

                bars.mb_gate_ready[gate_idx].arrive()

                # ---- Beta load: GMEM -> SMEM (per-element cp.async) --------------------------
                beta_idx = beta_index.idx
                bars.mb_beta_done[beta_idx].wait(beta_index.phase)
                beta_index = advance(beta_index, cfg.smem_beta_stages)
                if cutlass.const_expr(cfg.beta_sigmoid):
                    # io-dtype logits -> sigmoid (tanh identity) -> fp32 SMEM
                    for col in cutlass.range_constexpr(n_cols):
                        pos = lidx + col * cfg.threads_per_warp
                        beta_value = cutlass.Float32(0.0)
                        if pos_valid[col]:
                            beta_value = gBeta[pos].to(cutlass.Float32)
                            half = cutlass.Float32(0.5)
                            beta_value = (cute.math.tanh(beta_value * half, approx=True) * half + half).to(mBeta.element_type).to(cutlass.Float32)
                        sBeta[pos, 0, beta_idx] = beta_value
                    bars.mb_beta_ready[beta_idx].arrive()
                else:
                    for col in cutlass.range_constexpr(n_cols):
                        pos = lidx + col * cfg.threads_per_warp
                        src = gBeta.iterator + gBeta.layout((pos,))
                        dst = sBeta.iterator + sBeta.layout((pos, 0, beta_idx))
                        cp_size = cutlass.Int32(4) * cutlass.Int32(pos_valid[col])
                        nvvm.cp_async_shared_global(dst, src, 4, nvvm.LoadCacheModifier.CA, cp_size=cp_size)
                    nvvm.cp_async_mbarrier_arrive(bars.mb_beta_ready[beta_idx].smem_ptr, noinc=True)
        tile_idx, sched_state = sched_next_tile(cfg, bars, sSched, sched_state, tile_idx, num_ctas)

    for _ in range(cfg.smem_gate_stages):
        bars.mb_gate_done[gate_index.idx].wait(gate_index.phase)
        gate_index = advance(gate_index, cfg.smem_gate_stages)
    for _ in range(cfg.smem_beta_stages):
        bars.mb_beta_done[beta_index.idx].wait(beta_index.phase)
        beta_index = advance(beta_index, cfg.smem_beta_stages)


@cute.jit
def mma_warp(
    cfg,
    total_tiles,
    bidx,
    num_ctas,
    cu_seqlens,
    mWorkItems,
    tmem_hold,
    sKQ,
    sKQ_trans,
    sTinv,
    sSched,
    bars,
):
    """MMA issuer role (warp 10): persistent scheduler loop issuing every
    tcgen05 GEMM."""
    elect_one = nvvm.elect_sync()

    nvvm.setmaxregister(cfg.num_regs_other, nvvm.SetMaxRegisterAction.DECREASE)
    kv_acc_index = PipelineState.start(phase=1)
    kq_index = PipelineState.start(phase=0)
    cg0_acc_index = PipelineState.start(phase=1)
    kq_fused_index = PipelineState.start(phase=0)
    tinv_index = PipelineState.start(phase=0)
    state_inp_index = PipelineState.start(phase=0)
    y_inp_ready = PipelineState.start(phase=0)
    decay_u_inp_ready = PipelineState.start(phase=0)

    nvvm.tcgen05_alloc(tmem_hold, cutlass.Int32(512), group=nvvm.CTAGroup.CTA_1)
    nvvm.barrier_cta_sync_aligned(
        cfg.tmem_alloc_barrier_id,
        thread_count=cfg.tmem_alloc_barrier_threads,
    )

    # ---- chunk-invariant GEMM descriptors ----------------------------------------
    idesc_kk = nvvm.Tcgen05InstrDesc.build(
        c_dtype=cutlass.Float32,
        a_dtype=cfg.io_dtype,
        b_dtype=cfg.io_dtype,
        n_dim=cfg.b_t,
        m_dim=2 * cfg.b_t,
    )
    bmm_kk_desc = MmaDesc(
        M=2 * cfg.b_t,
        N=cfg.b_t,
        K=cfg.d_k,
        bpe_a=cfg.io_dtype.width // 8,
        bpe_b=cfg.io_dtype.width // 8,
        tile_k_hw=16,
        btranspose=False,
        cta_group=1,
        idesc=idesc_kk,
        kind=nvvm.Tcgen05MMAKind.F16,
    )
    bpe = cfg.io_dtype.width // 8
    idesc_k_state = nvvm.Tcgen05InstrDesc.build(
        c_dtype=cutlass.Float32,
        a_dtype=cfg.io_dtype,
        b_dtype=cfg.io_dtype,
        n_dim=cfg.b_t,
        m_dim=cfg.d_v,
    )
    bmm_k_state_desc = MmaDesc(
        M=cfg.d_v,
        N=cfg.b_t,
        K=cfg.d_k,
        bpe_a=bpe,
        bpe_b=bpe,
        tile_k_hw=16,
        btranspose=False,
        atranspose=False,
        cta_group=1,
        idesc=idesc_k_state,
        kind=nvvm.Tcgen05MMAKind.F16,
    )
    idesc_u_ts = nvvm.Tcgen05InstrDesc.build(
        c_dtype=cutlass.Float32,
        a_dtype=cfg.io_dtype,
        b_dtype=cfg.io_dtype,
        n_dim=cfg.b_t,
        m_dim=cfg.d_v,
    )
    bmm_u_ts_desc = MmaDesc(
        M=cfg.d_v,
        N=cfg.b_t,
        K=cfg.b_t,
        bpe_a=bpe,
        bpe_b=bpe,
        tile_k_hw=16,
        btranspose=False,
        atranspose=False,
        cta_group=1,
        idesc=idesc_u_ts,
        kind=nvvm.Tcgen05MMAKind.F16,
    )
    idesc_kv = nvvm.Tcgen05InstrDesc.build(
        c_dtype=cutlass.Float32,
        a_dtype=cfg.io_dtype,
        b_dtype=cfg.io_dtype,
        n_dim=cfg.d_v,
        m_dim=cfg.d_k,
        b_major=1,
    )
    bmm_kv_desc = MmaDesc(
        M=cfg.d_k,
        N=cfg.d_v,
        K=cfg.b_t,
        bpe_a=bpe,
        bpe_b=bpe,
        tile_k_hw=16,
        btranspose=True,
        atranspose=False,
        cta_group=1,
        idesc=idesc_kv,
        kind=nvvm.Tcgen05MMAKind.F16,
    )
    KQ_SEG = (2 * cfg.b_t * 64 * bpe) >> 4
    KQ_BOX = (cfg.b_t * 64 * bpe) >> 4
    KQ_HALF_K = (cfg.d_k // 16) // 2
    KQ_A_HALF = KQ_HALF_K * bmm_k_state_desc.tmem_advance_A

    KV_ACC_STAGE_COLS = cfg.d_v
    STATE_INP_STAGE_COLS = cfg.d_k // 2
    INP_SLOT_COLS = cfg.b_t // 2

    tmem_base = tmem_hold.load()
    tmem_cg0_acc_col_f = tmem_base + cfg.tmem_cg0_acc_offset
    tmem_state_col = tmem_base + cfg.tmem_state_acc_offset
    tmem_state_inp_col = tmem_base + cfg.tmem_state_inp_offset
    tmem_inp_col = tmem_base + cfg.tmem_y_decay_u_inp_offset
    y_inp_ptr = nvvm.make_tmem_ptr(tmem_inp_col, cutlass.Int8)
    decay_u_inp_ptr = nvvm.make_tmem_ptr(tmem_inp_col + INP_SLOT_COLS, cutlass.Int8)
    k_state_acc_ptr = nvvm.make_tmem_ptr(tmem_base + cfg.tmem_cg1_acc_offset, cutlass.Float32)
    u_acc_ptr = k_state_acc_ptr
    acc_cg0_0 = nvvm.make_tmem_ptr(tmem_cg0_acc_col_f, cutlass.Float32)
    acc_cg0_1 = nvvm.make_tmem_ptr(tmem_cg0_acc_col_f + cfg.b_t, cutlass.Float32)

    sched_state = PipelineState.start(phase=0)
    tile_idx = cutlass.Int32(bidx)
    while tile_idx < total_tiles:
        batch_idx, head_idx, batch_start, batch_end, seqlen_b, num_chunks_b, wstart, wend, cstart, cend = decode_work_item(cfg, tile_idx, mWorkItems)
        n_local = wend - cstart
        n_padded = ((n_local + 1) // 2) * 2
        n_pairs = n_padded // 2

        # ---- KK pair 0 = K(S) @ K^T (both members issued ahead of the loop) ------
        if n_pairs > 0:
            member0_acc_idx = cg0_acc_index.idx
            bars.mb_cg0_acc_done[member0_acc_idx].wait(cg0_acc_index.phase)
            cg0_acc_index = advance(cg0_acc_index, cfg.tmem_cg0_acc_stages)
            kqf_idx = kq_fused_index.idx
            bars.mb_kq_ready[kqf_idx].wait(kq_fused_index.phase)
            kq_fused_index = advance(kq_fused_index, cfg.smem_kq_stages)
            desc_kqf = sKQ[kqf_idx].desc()
            mma_ss(bmm_kk_desc, desc_kqf, desc_kqf, acc_cg0_0, accumulate=False, k_count=KQ_HALF_K)
            mma_ss(bmm_kk_desc, desc_kqf + KQ_SEG, desc_kqf + KQ_SEG, acc_cg0_0, accumulate=True, k_count=KQ_HALF_K)
            if elect_one:
                bars.mb_cg0_acc_ready[member0_acc_idx].arrive(cta_group=1)
            member1_acc_idx = cg0_acc_index.idx
            bars.mb_cg0_acc_done[member1_acc_idx].wait(cg0_acc_index.phase)
            cg0_acc_index = advance(cg0_acc_index, cfg.tmem_cg0_acc_stages)
            kqf_idx = kq_fused_index.idx
            bars.mb_kq_ready[kqf_idx].wait(kq_fused_index.phase)
            kq_fused_index = advance(kq_fused_index, cfg.smem_kq_stages)
            desc_kqf = sKQ[kqf_idx].desc()
            desc_kqf_member1 = desc_kqf + KQ_BOX
            mma_ss(bmm_kk_desc, desc_kqf, desc_kqf_member1, acc_cg0_1, accumulate=False, k_count=KQ_HALF_K)
            mma_ss(bmm_kk_desc, desc_kqf + KQ_SEG, desc_kqf_member1 + KQ_SEG, acc_cg0_1, accumulate=True, k_count=KQ_HALF_K)
            if elect_one:
                bars.mb_cg0_acc_ready[member1_acc_idx].arrive(cta_group=1)

        for local_idx in cutlass.range(n_padded):  # noqa: B007
            if cutlass.const_expr(cfg.use_initial_state):
                if local_idx == 0:
                    if elect_one:
                        bars.mb_state_acc_ready[kv_acc_index.idx].arrive(cta_group=1)
                    kv_acc_index = advance(kv_acc_index, cfg.tmem_state_acc_stages)
            have_state = cutlass.Boolean(True) if cutlass.const_expr(cfg.use_initial_state) else local_idx > 0

            kq_idx = kq_index.idx
            member = local_idx & 1
            state_inp_idx = state_inp_index.idx
            tinv_idx = tinv_index.idx
            kv_acc_idx = kv_acc_index.idx
            kq_member_off = member * KQ_BOX
            desc_k = sKQ[kq_idx].desc() + kq_member_off
            desc_tinv = sTinv[tinv_idx].desc()
            desc_kt = sKQ_trans[kq_idx].desc() + kq_member_off
            state_a_ptr = nvvm.make_tmem_ptr(tmem_state_inp_col + state_inp_idx * STATE_INP_STAGE_COLS, cutlass.Int8)
            state_acc_ptr = nvvm.make_tmem_ptr(tmem_state_col + kv_acc_idx * KV_ACC_STAGE_COLS, cutlass.Float32)

            kq_index = advance(kq_index, cfg.smem_kq_stages)

            # ---- KK pair lookahead (member 1) = K(S) @ K^T -----------------------
            if member == 1:
                if (local_idx >> 1) + 1 < n_pairs:
                    member1_acc_idx = cg0_acc_index.idx
                    bars.mb_cg0_acc_done[member1_acc_idx].wait(cg0_acc_index.phase)
                    cg0_acc_index = advance(cg0_acc_index, cfg.tmem_cg0_acc_stages)
                    kqf_idx = kq_fused_index.idx
                    bars.mb_kq_ready[kqf_idx].wait(kq_fused_index.phase)
                    kq_fused_index = advance(kq_fused_index, cfg.smem_kq_stages)
                    desc_kqf = sKQ[kqf_idx].desc()
                    desc_kqf_member1 = desc_kqf + KQ_BOX
                    mma_ss(bmm_kk_desc, desc_kqf, desc_kqf_member1, acc_cg0_1, accumulate=False, k_count=KQ_HALF_K)
                    mma_ss(bmm_kk_desc, desc_kqf + KQ_SEG, desc_kqf_member1 + KQ_SEG, acc_cg0_1, accumulate=True, k_count=KQ_HALF_K)
                    if elect_one:
                        bars.mb_cg0_acc_ready[member1_acc_idx].arrive(cta_group=1)

            # ---- K*state = state(T) @ K^T (GEMM 3) ----------------------------------------
            if have_state:
                bars.mb_state_inp_ready[state_inp_idx].wait(state_inp_index.phase)
                state_inp_index = advance(state_inp_index, cfg.tmem_state_inp_stages)

                for k in cutlass.range_constexpr(KQ_HALF_K):
                    mma_ts_step(bmm_k_state_desc, state_a_ptr, desc_k, k_state_acc_ptr, k, cutlass.Boolean(k > 0))
                for k in cutlass.range_constexpr(KQ_HALF_K):
                    mma_ts_step(bmm_k_state_desc, state_a_ptr.subview(KQ_A_HALF), desc_k + KQ_SEG, k_state_acc_ptr, k, cutlass.Boolean(True))
                if elect_one:
                    bars.mb_k_state_acc_ready[0].arrive(cta_group=1)

            # ---- U = Y(T) @ T_inv (GEMM 5) ---------------------------------------------
            bars.mb_t_inv_ready[tinv_idx].wait(tinv_index.phase)
            tinv_index = advance(tinv_index, cfg.smem_t_inv_stages)
            bars.mb_y_inp_ready[0].wait(y_inp_ready.phase)
            y_inp_ready = advance(y_inp_ready, 1)
            for k in cutlass.range_constexpr(cfg.b_t // 16):
                mma_ts_step(bmm_u_ts_desc, y_inp_ptr, desc_tinv, u_acc_ptr, k, cutlass.Boolean(k > 0))
            if elect_one:
                bars.mb_u_acc_ready[0].arrive(cta_group=1)
                bars.mb_t_inv_done[tinv_idx].arrive(cta_group=1)

            # ---- KK pair lookahead (member 0) = K(S) @ K^T -----------------------
            if member == 0:
                if (local_idx >> 1) + 1 < n_pairs:
                    member0_acc_idx = cg0_acc_index.idx
                    bars.mb_cg0_acc_done[member0_acc_idx].wait(cg0_acc_index.phase)
                    cg0_acc_index = advance(cg0_acc_index, cfg.tmem_cg0_acc_stages)
                    kqf_idx = kq_fused_index.idx
                    bars.mb_kq_ready[kqf_idx].wait(kq_fused_index.phase)
                    kq_fused_index = advance(kq_fused_index, cfg.smem_kq_stages)
                    desc_kqf = sKQ[kqf_idx].desc()
                    mma_ss(bmm_kk_desc, desc_kqf, desc_kqf, acc_cg0_0, accumulate=False, k_count=KQ_HALF_K)
                    mma_ss(bmm_kk_desc, desc_kqf + KQ_SEG, desc_kqf + KQ_SEG, acc_cg0_0, accumulate=True, k_count=KQ_HALF_K)
                    if elect_one:
                        bars.mb_cg0_acc_ready[member0_acc_idx].arrive(cta_group=1)

            # ---- state += decayed U(T) @ K (GEMM 7) ----------------------------------
            bars.mb_decay_u_inp_ready[0].wait(decay_u_inp_ready.phase)
            decay_u_inp_ready = advance(decay_u_inp_ready, 1)
            kv_acc_index = advance(kv_acc_index, cfg.tmem_state_acc_stages)
            for k in cutlass.range_constexpr(cfg.b_t // 16):
                mma_ts_step(bmm_kv_desc, decay_u_inp_ptr, desc_kt, state_acc_ptr, k, cutlass.Boolean(True) if cutlass.const_expr(k > 0) else have_state)
            if elect_one:
                bars.mb_state_acc_ready[kv_acc_idx].arrive(cta_group=1)
                bars.mb_kq_done[kq_idx].arrive(cta_group=1)

        tile_idx, sched_state = sched_next_tile(cfg, bars, sSched, sched_state, tile_idx, num_ctas)

    bars.mb_tmem_done[0].wait(0)
    nvvm.tcgen05_relinquish_alloc_permit(group=nvvm.CTAGroup.CTA_1)
    nvvm.tcgen05_dealloc(
        nvvm.make_tmem_ptr(tmem_base, cutlass.Int8),
        cutlass.Int32(512),
        group=nvvm.CTAGroup.CTA_1,
    )


@cute.jit
def tmaldg_warp(
    cfg,
    total_tiles,
    bidx,
    num_ctas,
    cu_seqlens,
    mWorkItems,
    sKQ_raw,
    sV_raw,
    desc_k_base,
    desc_v_base,
    mSched,
    sSched,
    bars,
):
    """TMA-LDG warp role (warp 9): persistent scheduler loop + per-chunk
    K/V G->S TMA loads."""
    elect_one = nvvm.elect_sync()
    nvvm.setmaxregister(cfg.num_regs_other, nvvm.SetMaxRegisterAction.DECREASE)
    kq_index = PipelineState.start(phase=1)
    v_index = PipelineState.start(phase=1)
    sched_state = PipelineState.start(phase=1)
    tile_idx = cutlass.Int32(bidx)

    bpe = cfg.io_dtype.width // 8
    granu = 128 // bpe
    bt = cfg.b_t
    kq_stage_elems = cfg.kq_cosize // cfg.smem_kq_stages
    kq_box_elems = kq_stage_elems // 4
    sKQ_lo_tma = SmemTile(
        base=sKQ_raw,
        elems_per_stage=kq_stage_elems,
        stages=cfg.smem_kq_stages,
        leading_byte_offset=0,
        stride_byte_offset=0,
        layout=0,
        tma_loads_per_tile=2,
        tma_granu_elems=granu,
        tma_subtile_stride_elems=2 * bt * granu,
    )
    sV_tma = SmemTile(
        base=sV_raw,
        elems_per_stage=cfg.v_cosize // cfg.smem_v_stages,
        stages=cfg.smem_v_stages,
        leading_byte_offset=0,
        stride_byte_offset=0,
        layout=0,
        tma_loads_per_tile=2,
        tma_granu_elems=granu,
        tma_subtile_stride_elems=4096,
    )
    heads_out = cutlass.Int32(cfg.n_heads_out)
    desc_qwords = cutlass.Int32(TENSOR_MAP_QWORDS)

    while tile_idx < total_tiles:
        batch_idx, head_idx, batch_start, batch_end, seqlen_b, num_chunks_b, wstart, wend, cstart, cend = decode_work_item(cfg, tile_idx, mWorkItems)

        head_k = head_idx if cfg.k_ratio == 1 else head_idx // cutlass.Int32(cfg.k_ratio)
        head_v = head_idx if cfg.v_ratio == 1 else head_idx // cutlass.Int32(cfg.v_ratio)
        slot = batch_idx * desc_qwords
        desc_k_slot = (desc_k_base + slot).tospace(cutlass.AddressSpace.generic)
        desc_v_slot = (desc_v_base + slot).tospace(cutlass.AddressSpace.generic)
        if elect_one:
            tma_tensormap_acquire(desc_k_slot)
            tma_tensormap_acquire(desc_v_slot)

        wend_padded = cstart + ((wend - cstart + 1) // 2) * 2
        if wend_padded > cstart:
            kq_idx = kq_index.idx
            bars.mb_kq_done[kq_idx].wait(kq_index.phase)
            kq_index = advance(kq_index, cfg.smem_kq_stages)
            if elect_one:
                bars.mb_kq_ready[kq_idx].arrive(n_bytes=cfg.tma_kq_bytes)
            tok_coord = cstart * cutlass.Int32(cfg.b_t)
            k_slice = tma_slice_runtime_desc(desc_k_slot, cutlass.Int32(0), head_k, tok_coord)
            kq_tile = sKQ_lo_tma[kq_idx]
            tma_load_tile(kq_tile, k_slice, bars.mb_kq_ready[kq_idx].smem_ptr, acquire=False)
            for chunk_idx in cutlass.range(cstart + 1, wend_padded):
                tok_coord = chunk_idx * cutlass.Int32(cfg.b_t)

                # ---- K load ------------------------------------------------------
                kq_idx = kq_index.idx
                bars.mb_kq_done[kq_idx].wait(kq_index.phase)
                kq_index = advance(kq_index, cfg.smem_kq_stages)
                if elect_one:
                    bars.mb_kq_ready[kq_idx].arrive(n_bytes=cfg.tma_kq_bytes)
                member = (chunk_idx - cstart) & 1
                k_slice = tma_slice_runtime_desc(desc_k_slot, cutlass.Int32(0), head_k, tok_coord)
                kq_tile = sKQ_lo_tma[kq_idx]
                if member == 0:
                    tma_load_tile(kq_tile, k_slice, bars.mb_kq_ready[kq_idx].smem_ptr, acquire=False)
                else:
                    tma_load_tile(kq_tile.shifted(kq_box_elems), k_slice, bars.mb_kq_ready[kq_idx].smem_ptr, acquire=False)

                # ---- V load ------------------------------------------------------
                v_idx = v_index.idx
                bars.mb_v_done[v_idx].wait(v_index.phase)
                v_index = advance(v_index, cfg.smem_v_stages)
                if elect_one:
                    bars.mb_v_ready[v_idx].arrive(n_bytes=cfg.tma_v_bytes)
                v_tok = (chunk_idx - 1) * cutlass.Int32(cfg.b_t)
                v_slice = tma_slice_runtime_desc(desc_v_slot, cutlass.Int32(0), head_v, v_tok)
                tma_load_tile(sV_tma[v_idx], v_slice, bars.mb_v_ready[v_idx].smem_ptr, acquire=False)

            v_idx = v_index.idx
            bars.mb_v_done[v_idx].wait(v_index.phase)
            v_index = advance(v_index, cfg.smem_v_stages)
            if elect_one:
                bars.mb_v_ready[v_idx].arrive(n_bytes=cfg.tma_v_bytes)
            v_tok = (wend_padded - 1) * cutlass.Int32(cfg.b_t)
            v_slice = tma_slice_runtime_desc(desc_v_slot, cutlass.Int32(0), head_v, v_tok)
            tma_load_tile(sV_tma[v_idx], v_slice, bars.mb_v_ready[v_idx].smem_ptr, acquire=False)

        tile_idx, sched_state = sched_publish_next(cfg, bars, sSched, mSched, sched_state, tile_idx, num_ctas)

    for _ in range(cfg.smem_kq_stages):
        bars.mb_kq_done[kq_index.idx].wait(kq_index.phase)
        kq_index = advance(kq_index, cfg.smem_kq_stages)
    for _ in range(cfg.smem_v_stages):
        bars.mb_v_done[v_index.idx].wait(v_index.phase)
        v_index = advance(v_index, cfg.smem_v_stages)


@cute.jit
def compute0_warp_group(
    cfg,
    total_tiles,
    bidx,
    num_ctas,
    cu_seqlens,
    mWorkItems,
    tidx,
    tmem_hold,
    sCumsumlog,
    sBeta,
    sTinv,
    sCheckpoint_raw,
    checkpoint_every_n_tokens,
    sSched,
    bars,
):
    """Compute warp-group 0 role (warps 0-3): persistent scheduler loop
    building the per-chunk beta-scaled T_inv operands."""

    nvvm.setmaxregister(cfg.num_regs_compute_group_0, nvvm.SetMaxRegisterAction.INCREASE)
    gate_index = PipelineState.start(phase=0)
    beta_index = PipelineState.start(phase=0)
    cg0_acc_ready = PipelineState.start(phase=0)
    tinv_index = PipelineState.start(phase=1)

    nvvm.barrier_cta_sync_aligned(
        cfg.tmem_alloc_barrier_id,
        thread_count=cfg.tmem_alloc_barrier_threads,
    )
    tmem_base = tmem_hold.load()

    num_threads_cg0 = cfg.threads_per_warp * len(cfg.compute_group_0_warp_ids)
    cg0_tidx = tidx % num_threads_cg0
    warp_id = cg0_tidx // cfg.threads_per_warp
    lane_id = cg0_tidx % cfg.threads_per_warp
    inverse_local_warp = warp_id % 2
    pair_half = warp_id // 2
    half_row_base = inverse_local_warp * 32
    bpe = cfg.io_dtype.width // 8
    num_vals = 32
    FRAG_COLS = 16
    ACC_N_FRAGS = cfg.b_t // FRAG_COLS
    store_row = warp_id * 16 + lane_id % 16
    store_row_frag = lane_id % 16
    store_col = (lane_id // 16) * 8
    tmem_warp_row = warp_id * cfg.threads_per_warp
    tmem_cg0_acc_col = tmem_base + cfg.tmem_cg0_acc_offset
    ACC_STAGE_COLS = cfg.b_t
    mask_zero = opaque_f32_zero()
    crow_lo = warp_id * 16 + lane_id // 4
    crow_hi = crow_lo + 8

    sched_state = PipelineState.start(phase=0)
    tile_idx = cutlass.Int32(bidx)
    while tile_idx < total_tiles:
        batch_idx, head_idx, batch_start, batch_end, seqlen_b, num_chunks_b, wstart, wend, cstart, cend = decode_work_item(cfg, tile_idx, mWorkItems)
        n_local = wend - cstart
        n_pairs = (n_local + 1) // 2
        n_padded = n_pairs * 2

        for pair_i in cutlass.range(n_pairs):
            # ---- Gate rows for this warp's KK member role ------------------------
            gate0_idx = gate_index.idx
            bars.mb_gate_ready[gate0_idx].wait(gate_index.phase)
            gate_index = advance(gate_index, cfg.smem_gate_stages)
            gate1_idx = gate_index.idx
            bars.mb_gate_ready[gate1_idx].wait(gate_index.phase)
            gate_index = advance(gate_index, cfg.smem_gate_stages)
            kk_gate_idx = gate1_idx if pair_half == 1 else gate0_idx

            row_u0_lo = half_row_base + lane_id // 4
            row_u0_hi = row_u0_lo + 8
            row_u1_lo = row_u0_lo + 16
            row_u1_hi = row_u0_lo + 24

            kk_row_cumsumlog = []
            for r in (row_u0_lo, row_u0_hi, row_u1_lo, row_u1_hi):
                kk_row_cumsumlog.append(sCumsumlog[r, 0, kk_gate_idx])
            kk_col_cumsumlog = []
            for g in cutlass.range_constexpr(8):
                for b in cutlass.range_constexpr(2):
                    ccol = (lane_id % 4) * 2 + g * 8 + b
                    kk_col_cumsumlog.append(sCumsumlog[ccol, 0, kk_gate_idx])

            decay_t_kk = []
            for u in cutlass.range_constexpr(2):
                for k in cutlass.range_constexpr(num_vals):
                    hi_row = ((k // 2) % 2) == 1
                    crow_u0 = row_u0_hi if cutlass.const_expr(hi_row) else row_u0_lo
                    crow_u1 = row_u1_hi if cutlass.const_expr(hi_row) else row_u1_lo
                    crow = crow_u1 if cutlass.const_expr(u == 1) else crow_u0
                    ccol = (lane_id % 4) * 2 + ((k // 4) * 8 + k % 2)
                    is_lower = crow >= ccol
                    row_cumsumlog = kk_row_cumsumlog[u * 2 + (1 if hi_row else 0)]
                    col = (k // 4) * 2 + (k % 2)
                    decay_t_kk.append(cute.math.exp2(row_cumsumlog - kk_col_cumsumlog[col], fastmath=True) if is_lower else mask_zero)
            bars.mb_gate_done[gate0_idx].arrive()
            bars.mb_gate_done[gate1_idx].arrive()

            beta0_idx = beta_index.idx
            bars.mb_beta_ready[beta0_idx].wait(beta_index.phase)
            beta_index = advance(beta_index, cfg.smem_beta_stages)
            beta1_idx = beta_index.idx
            bars.mb_beta_ready[beta1_idx].wait(beta_index.phase)
            beta_index = advance(beta_index, cfg.smem_beta_stages)
            kk_beta_idx = beta1_idx if pair_half == 1 else beta0_idx
            kk_beta = []
            for r in (row_u0_lo, row_u0_hi, row_u1_lo, row_u1_hi):
                kk_beta.append(sBeta[r, 0, kk_beta_idx])

            # ---- KK_epi (each warp pair stages its own member) -------------------
            acc0_idx = cg0_acc_ready.idx
            acc0_phase = cg0_acc_ready.phase
            cg0_acc_ready = advance(cg0_acc_ready, cfg.tmem_cg0_acc_stages)
            acc1_idx = cg0_acc_ready.idx
            acc1_phase = cg0_acc_ready.phase
            cg0_acc_ready = advance(cg0_acc_ready, cfg.tmem_cg0_acc_stages)
            kk_acc_idx = acc1_idx if pair_half == 1 else acc0_idx
            kk_acc_phase = acc1_phase if pair_half == 1 else acc0_phase

            tinv0_idx = tinv_index.idx
            tinv0_phase = tinv_index.phase
            tinv_index = advance(tinv_index, cfg.smem_t_inv_stages)
            tinv1_idx = tinv_index.idx
            tinv1_phase = tinv_index.phase
            tinv_index = advance(tinv_index, cfg.smem_t_inv_stages)
            kk_tinv_idx = tinv1_idx if pair_half == 1 else tinv0_idx
            kk_tinv_phase = tinv1_phase if pair_half == 1 else tinv0_phase

            bars.mb_cg0_acc_ready[kk_acc_idx].wait(kk_acc_phase)

            tinv0_base = sTinv[tinv0_idx].base
            tinv1_base = sTinv[tinv1_idx].base
            kk_base = tinv1_base if pair_half == 1 else tinv0_base

            kk_vec0 = nvvm.tcgen05_ld(
                "16x256b", nvvm.make_tmem_ptr((tmem_warp_row << 16) + tmem_cg0_acc_col + kk_acc_idx * ACC_STAGE_COLS, cutlass.Float32), num=8
            )
            kk_vec1 = nvvm.tcgen05_ld(
                "16x256b", nvvm.make_tmem_ptr(((tmem_warp_row + 16) << 16) + tmem_cg0_acc_col + kk_acc_idx * ACC_STAGE_COLS, cutlass.Float32), num=8
            )
            nvvm.tcgen05_wait("load")
            bars.mb_cg0_acc_done[kk_acc_idx].arrive()
            bars.mb_t_inv_done[kk_tinv_idx].wait(kk_tinv_phase)
            for u in cutlass.range_constexpr(2):
                kk_vec = kk_vec1 if cutlass.const_expr(u == 1) else kk_vec0
                kk_pack = []
                for k in cutlass.range_constexpr(num_vals // 2):
                    row_beta = kk_beta[u * 2 + 1] if cutlass.const_expr((k % 2) == 1) else kk_beta[u * 2]
                    p0, p1 = fmul2(kk_vec[2 * k], kk_vec[2 * k + 1], decay_t_kk[u * num_vals + 2 * k], decay_t_kk[u * num_vals + 2 * k + 1])
                    v0, v1 = fmul2(p0, p1, row_beta, row_beta)
                    kk_pack.append(fp32_to_fp16(v0, v1, dtype=cfg.io_dtype))
                st_row = half_row_base + u * 16 + store_row_frag
                for c in cutlass.range_constexpr(ACC_N_FRAGS):
                    nvvm.stmatrix(
                        cutlass.inttoptr(
                            kk_base + (st_row * cfg.b_t + swizzle_xor_128b(st_row, store_col + c * FRAG_COLS)) * bpe,
                            cutlass.AddressSpace.smem,
                            cutlass.BFloat16,
                        ),
                        [kk_pack[c * 4 + 0], kk_pack[c * 4 + 1], kk_pack[c * 4 + 2], kk_pack[c * 4 + 3]],
                        nvvm.MMALayout.ROW,
                    )

            # ---- pair inverse: warps 0-1 own matrix 0, warps 2-3 matrix 1 --------
            inv_base = tinv1_base if warp_id >= 2 else tinv0_base

            # diagonal 8x8 Gauss-Jordan, all four warps
            nvvm.barrier_cta_sync_aligned(
                cfg.inverse_barrier_id,
                thread_count=cfg.inverse_barrier_threads,
            )
            invert_diagonal_NxN(cfg, inv_base, (inverse_local_warp * cfg.threads_per_warp + lane_id) // 8, cg0_tidx, 8)
            nvvm.barrier_cta_sync_aligned(
                cfg.inverse_barrier_id,
                thread_count=cfg.inverse_barrier_threads,
            )

            # 8x8 -> 16x16 (both matrices per warp)
            blockwise_diagonal_8x8_to_16x16(cfg, tinv0_base, warp_id * 16, lane_id)
            blockwise_diagonal_8x8_to_16x16(cfg, tinv1_base, warp_id * 16, lane_id)
            nvvm.barrier_cta_sync_aligned(
                cfg.inverse_barrier_id,
                thread_count=cfg.inverse_barrier_threads,
            )

            # 16x16 -> 32x32, one tile per warp within the group
            blockwise_diagonal_16x16_to_32x32(cfg, inv_base, inverse_local_warp * 32, lane_id)
            nvvm.barrier_cta_sync_aligned(
                cfg.inverse_barrier_id,
                thread_count=cfg.inverse_barrier_threads,
            )

            # 32x32 -> 64x64, two warps per matrix
            blockwise_diagonal_32x32_to_64x64(cfg, inv_base, inverse_local_warp, lane_id)
            nvvm.barrier_cta_sync_aligned(
                cfg.inverse_barrier_id,
                thread_count=cfg.inverse_barrier_threads,
            )

            # ---- Beta column-scaling + publish, stage 0 --------------------------
            beta_col = []
            for k in cutlass.range_constexpr(num_vals):
                beta_col.append(sBeta[(lane_id % 4) * 2 + ((k // 4) * 8 + k % 2), 0, beta0_idx])
            tinv_frags = []
            for c in cutlass.range_constexpr(ACC_N_FRAGS):
                tinv_frags += list(
                    nvvm.ldmatrix(
                        cutlass.inttoptr(
                            tinv0_base + (store_row * cfg.b_t + swizzle_xor_128b(store_row, store_col + c * FRAG_COLS)) * bpe,
                            cutlass.AddressSpace.smem,
                            cutlass.BFloat16,
                        ),
                        4,
                        nvvm.MMALayout.ROW,
                    )
                )
            tinv_pack = []
            for j in cutlass.range_constexpr(num_vals // 2):
                lo, hi = f16x2_to_f32(tinv_frags[j], dtype=cfg.io_dtype)
                s0, s1 = fmul2(lo, hi, beta_col[2 * j], beta_col[2 * j + 1])
                tinv_pack.append(fp32_to_fp16(s0, s1, dtype=cfg.io_dtype))
            for c in cutlass.range_constexpr(ACC_N_FRAGS):
                nvvm.stmatrix(
                    cutlass.inttoptr(
                        tinv0_base + (store_row * cfg.b_t + swizzle_xor_128b(store_row, store_col + c * FRAG_COLS)) * bpe,
                        cutlass.AddressSpace.smem,
                        cutlass.BFloat16,
                    ),
                    [tinv_pack[c * 4 + 0], tinv_pack[c * 4 + 1], tinv_pack[c * 4 + 2], tinv_pack[c * 4 + 3]],
                    nvvm.MMALayout.ROW,
                )
            nvvm.fence_proxy("async.shared", space="cta")
            bars.mb_t_inv_ready[tinv0_idx].arrive()
            bars.mb_beta_done[beta0_idx].arrive()

            # ---- Beta column-scaling + publish, stage 1 --------------------------
            beta_col = []
            for k in cutlass.range_constexpr(num_vals):
                beta_col.append(sBeta[(lane_id % 4) * 2 + ((k // 4) * 8 + k % 2), 0, beta1_idx])
            tinv_frags = []
            for c in cutlass.range_constexpr(ACC_N_FRAGS):
                tinv_frags += list(
                    nvvm.ldmatrix(
                        cutlass.inttoptr(
                            tinv1_base + (store_row * cfg.b_t + swizzle_xor_128b(store_row, store_col + c * FRAG_COLS)) * bpe,
                            cutlass.AddressSpace.smem,
                            cutlass.BFloat16,
                        ),
                        4,
                        nvvm.MMALayout.ROW,
                    )
                )
            tinv_pack = []
            for j in cutlass.range_constexpr(num_vals // 2):
                lo, hi = f16x2_to_f32(tinv_frags[j], dtype=cfg.io_dtype)
                s0, s1 = fmul2(lo, hi, beta_col[2 * j], beta_col[2 * j + 1])
                tinv_pack.append(fp32_to_fp16(s0, s1, dtype=cfg.io_dtype))
            for c in cutlass.range_constexpr(ACC_N_FRAGS):
                nvvm.stmatrix(
                    cutlass.inttoptr(
                        tinv1_base + (store_row * cfg.b_t + swizzle_xor_128b(store_row, store_col + c * FRAG_COLS)) * bpe,
                        cutlass.AddressSpace.smem,
                        cutlass.BFloat16,
                    ),
                    [tinv_pack[c * 4 + 0], tinv_pack[c * 4 + 1], tinv_pack[c * 4 + 2], tinv_pack[c * 4 + 3]],
                    nvvm.MMALayout.ROW,
                )
            nvvm.fence_proxy("async.shared", space="cta")
            bars.mb_t_inv_ready[tinv1_idx].arrive()
            bars.mb_beta_done[beta1_idx].arrive()

        tile_idx, sched_state = sched_next_tile(cfg, bars, sSched, sched_state, tile_idx, num_ctas)
    for _ in range(cfg.smem_t_inv_stages):
        bars.mb_t_inv_done[tinv_index.idx].wait(tinv_index.phase)
        tinv_index = advance(tinv_index, cfg.smem_t_inv_stages)


@cute.jit
def compute1_warp_group(
    cfg,
    total_tiles,
    bidx,
    num_ctas,
    cu_seqlens,
    mWorkItems,
    tidx,
    warp_idx,
    tmem_hold,
    sV,
    sCumsumlog,
    sCumprod,
    sBeta,
    sCheckpoint_raw,
    mState_init,
    mState_out,
    checkpoint_every_n_tokens,
    sSched,
    bars,
):
    """Compute warp-group 1 role (warps 4-7): persistent scheduler loop
    owning the recurrent state from seed to final store."""
    elect_one = nvvm.elect_sync()

    v_index = PipelineState.start(phase=0)
    gate_index = PipelineState.start(phase=0)
    kv_acc_index = PipelineState.start(phase=0)
    k_state_ready_index = PipelineState.start(phase=0)
    u_acc_ready_index = PipelineState.start(phase=0)
    state_acc_seed_index = PipelineState.start(phase=1)
    state_inp_cnt = cutlass.Int32(0)
    kv_done_idx = cutlass.Int32(0)

    nvvm.setmaxregister(cfg.num_regs_compute_group_1, nvvm.SetMaxRegisterAction.INCREASE)
    nvvm.barrier_cta_sync_aligned(
        cfg.tmem_alloc_barrier_id,
        thread_count=cfg.tmem_alloc_barrier_threads,
    )
    tmem_base = tmem_hold.load()

    num_threads_cg1 = cfg.threads_per_warp * len(cfg.compute_group_1_warp_ids)
    cg1_tidx = tidx % num_threads_cg1
    lane_id = cg1_tidx % cfg.threads_per_warp
    tmem_warp_row = (cg1_tidx // cfg.threads_per_warp) * cfg.threads_per_warp
    ldtm_width = 32
    sttm_width = ldtm_width // 2
    num_state_subs = cutlass.const_expr(cfg.d_v // ldtm_width)
    tmem_state_col = tmem_base + cfg.tmem_state_acc_offset
    tmem_state_inp_col = tmem_base + cfg.tmem_state_inp_offset
    tmem_inp_col = tmem_base + cfg.tmem_y_decay_u_inp_offset
    INP_SLOT_COLS = cfg.b_t // 2
    tmem_k_state_col = tmem_base + cfg.tmem_cg1_acc_offset
    tmem_u_acc_col = tmem_k_state_col
    tmem_y_inp_col = tmem_inp_col
    tmem_decay_v_col = tmem_inp_col + INP_SLOT_COLS
    v_frag_tok = cg1_tidx % 8 + (cg1_tidx // 16 % 2) * 8
    v_frag_col = (cg1_tidx // 8 % 2) * 8 + (cg1_tidx // 32 % 2) * 32
    v_frag_slab = (cg1_tidx // 64) * 4096
    v_stage_elems = cfg.v_cosize // cfg.smem_v_stages
    sV_base = cute.make_ptr(cfg.io_dtype, sV[0].base, mem_space=cute.AddressSpace.smem, assumed_align=cfg.buffer_align_bytes)
    num_vals = 32
    if cutlass.const_expr(cfg.enable_checkpoints):
        sCheckpoint_base_int = sCheckpoint_raw.data_ptr().toint()
        checkpoint_cnt = cutlass.Int32(0)
        checkpoint_frag_row = cg1_tidx % 8 + (cg1_tidx // 16 % 2) * 8
        checkpoint_frag_col = (cg1_tidx // 8 % 2) * 8 + (cg1_tidx // 32 % 2) * 32

    sched_state = PipelineState.start(phase=0)
    tile_idx = cutlass.Int32(bidx)
    while tile_idx < total_tiles:
        batch_idx, head_idx, batch_start, batch_end, seqlen_b, num_chunks_b, wstart, wend, cstart, cend = decode_work_item(cfg, tile_idx, mWorkItems)
        n_local = wend - cstart
        n_padded = ((n_local + 1) // 2) * 2
        if cutlass.const_expr(cfg.enable_checkpoints):
            ckpt_chunks = checkpoint_every_n_tokens // cutlass.Int32(cfg.b_t)
            checkpoint_mod = cstart % ckpt_chunks
        if n_local > 0:
            if cutlass.const_expr(cfg.use_initial_state):
                # ---- initial-state seed: initial_state GMEM -> state TMEM ---------------
                gState_init = mState_init[None, None, head_idx, batch_idx]
                kv_init_idx = state_acc_seed_index.idx
                bars.mb_state_acc_scale_done[kv_init_idx].wait(state_acc_seed_index.phase)
                state_acc_seed_index = advance(state_acc_seed_index, cfg.tmem_state_acc_stages)
                seed_from_initial_state = cstart == 0
                if seed_from_initial_state:
                    for sub in cutlass.range_constexpr(num_state_subs):
                        words = []
                        for k in cutlass.range_constexpr(32):
                            v = gState_init[sub * ldtm_width + k, cg1_tidx]
                            if cutlass.const_expr(cfg.state_dtype != cfg.acc_dtype):
                                v = v.to(cfg.acc_dtype)
                            words.append(v)
                        nvvm.tcgen05_st(
                            "32x32b",
                            nvvm.make_tmem_ptr((tmem_warp_row << 16) + tmem_state_col + sub * ldtm_width, cutlass.Float32),
                            cutlass.Vector.from_elements(tuple(words), cutlass.Float32),
                        )
                else:
                    for sub in cutlass.range_constexpr(num_state_subs):
                        nvvm.tcgen05_st(
                            "32x32b",
                            nvvm.make_tmem_ptr((tmem_warp_row << 16) + tmem_state_col + sub * ldtm_width, cutlass.Float32),
                            cutlass.Vector.from_elements(tuple(cutlass.Float32(0.0) for _ in range(32)), cutlass.Float32),
                        )
                nvvm.tcgen05_wait("store")

                nvvm.barrier_cta_sync_aligned(
                    cfg.init_state_store_barrier_id,
                    thread_count=cfg.init_state_store_barrier_threads,
                )

            for local_idx in cutlass.range(n_padded):  # noqa: B007
                chunk_idx = cstart + local_idx
                if cutlass.const_expr(cfg.enable_checkpoints):
                    do_checkpoint_now = checkpoint_mod == 0
                    checkpoint_mod = checkpoint_mod + cutlass.Int32(1)
                    checkpoint_mod = cutlass.Int32(0) if checkpoint_mod == ckpt_chunks else checkpoint_mod
                valid_state = local_idx > 0
                if cutlass.const_expr(cfg.use_initial_state):
                    valid_state = cutlass.Boolean(True)
                    state_acc_seed_index = advance(state_acc_seed_index, cfg.tmem_state_acc_stages)

                gate_idx = gate_index.idx
                bars.mb_gate_ready[gate_idx].wait(gate_index.phase)
                gate_index = advance(gate_index, cfg.smem_gate_stages)
                cumprod_total = sCumprod[sCumprod.shape[0] - 1, 0, gate_idx]

                # ---- state restage + rescale -------------------------------------
                if valid_state:
                    kv_idx = kv_acc_index.idx
                    bars.mb_state_acc_ready[kv_idx].wait(kv_acc_index.phase)
                    kv_acc_index = advance(kv_acc_index, cfg.tmem_state_acc_stages)
                    kv_done_idx = kv_idx

                    state_regs = [[cutlass.Float32(0.0) for _ in range(num_state_subs)] for _ in range(32)]
                    state_inp_stage_idx = state_inp_cnt % cfg.tmem_state_inp_stages
                    state_vecs = []
                    for sub in cutlass.range_constexpr(num_state_subs):
                        state_vecs.append(
                            nvvm.tcgen05_ld("32x32b", nvvm.make_tmem_ptr((tmem_warp_row << 16) + tmem_state_col + sub * ldtm_width, cutlass.Float32), num=32)
                        )
                    for sub in cutlass.range_constexpr(num_state_subs):
                        for k in cutlass.range_constexpr(32):
                            state_regs[k][sub] = state_vecs[sub][k]
                        state_pack = [fp32_to_fp16(state_regs[2 * j][sub], state_regs[2 * j + 1][sub], dtype=cfg.io_dtype) for j in range(16)]
                        nvvm.tcgen05_st(
                            "32x32b",
                            nvvm.make_tmem_ptr((tmem_warp_row << 16) + tmem_state_inp_col + sub * sttm_width, cutlass.Int32),
                            cutlass.Vector.from_elements(tuple(state_pack), cutlass.Int32),
                        )
                    nvvm.tcgen05_wait("store")
                    bars.mb_state_inp_ready[state_inp_stage_idx].arrive()
                    state_inp_cnt = state_inp_cnt + 1

                    if cutlass.const_expr(cfg.enable_checkpoints):
                        # ---- state checkpoint ----------------------------------------
                        do_checkpoint = do_checkpoint_now and chunk_idx > 0 and chunk_idx < wend
                        do_checkpoint = do_checkpoint and chunk_idx >= wstart
                        if do_checkpoint:
                            checkpoint_pack = [[cutlass.Int32(0) for _ in range(16)] for _ in range(4)]
                            for b in cutlass.range_constexpr(2):
                                for col_half in cutlass.range_constexpr(2):
                                    checkpoint_vec = nvvm.tcgen05_ld(
                                        "16x256b",
                                        nvvm.make_tmem_ptr(((tmem_warp_row + b * 16) << 16) + tmem_state_col + col_half * 64, cutlass.Float32),
                                        num=8,
                                    )
                                    for j in cutlass.range_constexpr(16):
                                        checkpoint_pack[b * 2 + col_half][j] = fp32_to_fp16(
                                            checkpoint_vec[2 * j], checkpoint_vec[2 * j + 1], dtype=cfg.io_dtype
                                        )
                            checkpoint_stage = checkpoint_cnt % cfg.smem_checkpoint_stages
                            checkpoint_phase_done = cutlass.Int32(1) ^ ((checkpoint_cnt // cfg.smem_checkpoint_stages) & cutlass.Int32(1))
                            bars.mb_checkpoint_tmastg_done[checkpoint_stage].wait(checkpoint_phase_done)
                            for b in cutlass.range_constexpr(2):
                                for col_half in cutlass.range_constexpr(2):
                                    checkpoint_base = checkpoint_stage * cfg.d_k * cfg.d_v + (cg1_tidx // 64) * cfg.d_k * 64
                                    for c in cutlass.range_constexpr(4):
                                        checkpoint_row = col_half * 64 + checkpoint_frag_row + c * 16
                                        nvvm.stmatrix(
                                            cutlass.inttoptr(
                                                sCheckpoint_base_int
                                                + (checkpoint_base + checkpoint_row * 64 + swizzle_xor_128b(checkpoint_row, checkpoint_frag_col + b * 16)) * 2,
                                                cutlass.AddressSpace.smem,
                                                cfg.io_dtype,
                                            ),
                                            [
                                                checkpoint_pack[b * 2 + col_half][c * 4 + 0],
                                                checkpoint_pack[b * 2 + col_half][c * 4 + 1],
                                                checkpoint_pack[b * 2 + col_half][c * 4 + 2],
                                                checkpoint_pack[b * 2 + col_half][c * 4 + 3],
                                            ],
                                            nvvm.MMALayout.COL,
                                        )
                            nvvm.fence_proxy("async.shared", space="cta")
                            if elect_one:
                                bars.mb_checkpoint_tmastg_ready[checkpoint_stage].arrive()
                            checkpoint_cnt = checkpoint_cnt + 1

                    for sub in cutlass.range_constexpr(num_state_subs):
                        state_scaled = []
                        for j in cutlass.range_constexpr(16):
                            s0, s1 = fmul2(state_regs[2 * j][sub], state_regs[2 * j + 1][sub], cumprod_total, cumprod_total)
                            state_scaled += [s0, s1]
                        nvvm.tcgen05_st(
                            "32x32b",
                            nvvm.make_tmem_ptr((tmem_warp_row << 16) + tmem_state_col + sub * ldtm_width, cutlass.Float32),
                            cutlass.Vector.from_elements(tuple(state_scaled), cutlass.Float32),
                        )
                    nvvm.tcgen05_wait("store")
                    bars.mb_state_acc_scale_done[kv_idx].arrive()

                # ---- per-row Gate register builds --------------------------------
                cumprod_vals = []
                for k in cutlass.range_constexpr(num_vals):
                    cumprod_vals.append(sCumprod[(lane_id % 4) * 2 + ((k // 4) * 8 + k % 2), 0, gate_idx])
                last_cumsumlog = sCumsumlog[cfg.b_t - 1, 0, gate_idx]
                cumsumlog_vals = []
                for k in cutlass.range_constexpr(num_vals):
                    cumsumlog_vals.append(sCumsumlog[(lane_id % 4) * 2 + ((k // 4) * 8 + k % 2), 0, gate_idx])
                decay_scale_vals = []
                for k in cutlass.range_constexpr(0, num_vals, 2):
                    d0, d1 = fadd2(last_cumsumlog, last_cumsumlog, -cumsumlog_vals[k], -cumsumlog_vals[k + 1])
                    decay_scale_vals.append(cute.math.exp2(d0, fastmath=True))
                    decay_scale_vals.append(cute.math.exp2(d1, fastmath=True))
                bars.mb_gate_done[gate_idx].arrive()

                # ---- Y = V - K*state (packed 16-bit) -----------------------------
                v_idx = v_index.idx
                bars.mb_v_ready[v_idx].wait(v_index.phase)
                v_index = advance(v_index, cfg.smem_v_stages)

                v_frags = [[cutlass.Int32(0), cutlass.Int32(0)] for _ in range(16)]
                for c in cutlass.range_constexpr(8):
                    tok_block = cutlass.const_expr(c % 4)
                    sub = cutlass.const_expr(c // 4)
                    v_frag = nvvm.ldmatrix(
                        (
                            sV_base
                            + v_idx * v_stage_elems
                            + v_frag_slab
                            + (v_frag_tok + tok_block * 16) * 64
                            + swizzle_xor_128b(v_frag_tok + tok_block * 16, v_frag_col + sub * 16)
                        ).raw_ptr(),
                        4,
                        nvvm.MMALayout.COL,
                    )
                    for i in cutlass.range_constexpr(4):
                        v_frags[4 * tok_block + i][sub] = v_frag[i]
                if valid_state:
                    bars.mb_k_state_acc_ready[0].wait(k_state_ready_index.phase)
                    k_state_ready_index = advance(k_state_ready_index, 1)

                    for sub in cutlass.range_constexpr(2):
                        k_state_vec = nvvm.tcgen05_ld(
                            "16x256b",
                            nvvm.make_tmem_ptr(((tmem_warp_row + sub * 16) << 16) + tmem_k_state_col, cutlass.Float32),
                            num=8,
                        )
                        for j in cutlass.range_constexpr(16):
                            s0, s1 = fmul2(k_state_vec[2 * j], k_state_vec[2 * j + 1], cumprod_vals[2 * j], cumprod_vals[2 * j + 1])
                            k_state_pack = fp32_to_fp16(s0, s1, dtype=cfg.io_dtype)
                            v_frags[j][sub] = sub_f16x2(v_frags[j][sub], k_state_pack, cfg.io_dtype)
                for sub in cutlass.range_constexpr(2):
                    nvvm.tcgen05_st(
                        "16x128b",
                        nvvm.make_tmem_ptr(((tmem_warp_row + sub * 16) << 16) + tmem_y_inp_col, cutlass.Int32),
                        cutlass.Vector.from_elements(tuple(v_frags[j][sub] for j in range(16)), cutlass.Int32),
                    )
                nvvm.tcgen05_wait("store")
                bars.mb_y_inp_ready[0].arrive()

                # ---- U epilogue + decayed-U publish ------------------------------
                bars.mb_u_acc_ready[0].wait(u_acc_ready_index.phase)
                u_acc_ready_index = advance(u_acc_ready_index, 1)
                bars.mb_v_done[v_idx].arrive()

                u_acc_regs = [[cutlass.Float32(0.0), cutlass.Float32(0.0)] for _ in range(32)]
                u_acc_vecs = []
                for sub in cutlass.range_constexpr(2):
                    u_acc_vecs.append(
                        nvvm.tcgen05_ld(
                            "16x256b",
                            nvvm.make_tmem_ptr(((tmem_warp_row + sub * 16) << 16) + tmem_u_acc_col, cutlass.Float32),
                            num=8,
                        )
                    )
                for sub in cutlass.range_constexpr(2):
                    for k in cutlass.range_constexpr(32):
                        u_acc_regs[k][sub] = u_acc_vecs[sub][k]

                for sub in cutlass.range_constexpr(2):
                    for j in cutlass.range_constexpr(16):
                        u_acc_regs[2 * j][sub], u_acc_regs[2 * j + 1][sub] = fmul2(
                            u_acc_regs[2 * j][sub], u_acc_regs[2 * j + 1][sub], decay_scale_vals[2 * j], decay_scale_vals[2 * j + 1]
                        )
                    decay_pack = [fp32_to_fp16(u_acc_regs[2 * j][sub], u_acc_regs[2 * j + 1][sub], dtype=cfg.io_dtype) for j in range(16)]
                    nvvm.tcgen05_st(
                        "16x128b",
                        nvvm.make_tmem_ptr(((tmem_warp_row + sub * 16) << 16) + tmem_decay_v_col, cutlass.Int32),
                        cutlass.Vector.from_elements(tuple(decay_pack), cutlass.Int32),
                    )
                nvvm.tcgen05_wait("store")
                bars.mb_decay_u_inp_ready[0].arrive()

        # ---- final state: state TMEM -> GMEM -----------------------------------
        if n_local > 0:
            kv_last_idx = kv_acc_index.idx
            bars.mb_state_acc_ready[kv_last_idx].wait(kv_acc_index.phase)
            kv_acc_index = advance(kv_acc_index, cfg.tmem_state_acc_stages)
            if cutlass.const_expr(cfg.store_final_state):
                if wend == num_chunks_b:
                    gState_out = mState_out[None, None, head_idx, batch_idx]
                    for sub in cutlass.range_constexpr(num_state_subs):
                        state_vec = nvvm.tcgen05_ld(
                            "32x32b", nvvm.make_tmem_ptr((tmem_warp_row << 16) + tmem_state_col + sub * ldtm_width, cutlass.Float32), num=32
                        )
                        for k in cutlass.range_constexpr(32):
                            val = state_vec[k]
                            if cutlass.const_expr(cfg.state_dtype != cfg.acc_dtype):
                                val = val.to(cfg.state_dtype)
                            gState_out[sub * ldtm_width + k, cg1_tidx] = val
                bars.mb_state_acc_scale_done[kv_last_idx].arrive()
            else:
                bars.mb_state_acc_scale_done[kv_last_idx].arrive()
        else:
            if cutlass.const_expr(cfg.store_final_state):
                write_passthrough = wend == num_chunks_b
                if write_passthrough:
                    gState_out = mState_out[None, None, head_idx, batch_idx]
                    if cutlass.const_expr(cfg.use_initial_state):
                        gState_in = mState_init[None, None, head_idx, batch_idx]
                        for r in cutlass.range(num_state_subs * ldtm_width):
                            gState_out[r, cg1_tidx] = gState_in[r, cg1_tidx]
                    else:
                        for sub in cutlass.range_constexpr(num_state_subs):
                            for k in cutlass.range_constexpr(32):
                                gState_out[sub * ldtm_width + k, cg1_tidx] = cutlass.Float32(0.0).to(cfg.state_dtype)

        tile_idx, sched_state = sched_next_tile(cfg, bars, sSched, sched_state, tile_idx, num_ctas)

    bars.mb_tmem_done[0].arrive()

    if cutlass.const_expr(cfg.enable_checkpoints):
        for _ in range(cfg.smem_checkpoint_stages):
            checkpoint_stage = checkpoint_cnt % cfg.smem_checkpoint_stages
            checkpoint_phase_done = cutlass.Int32(1) ^ ((checkpoint_cnt // cfg.smem_checkpoint_stages) & cutlass.Int32(1))
            bars.mb_checkpoint_tmastg_done[checkpoint_stage].wait(checkpoint_phase_done)
            checkpoint_cnt = checkpoint_cnt + 1


@cute.jit
def build_descs_body(
    widx,
    base_k,
    base_v,
    base_checkpoint,
    desc_ws: cute.Tensor,
    cu_seqlens: cute.Tensor,
    k: cute.Tensor,
    v: cute.Tensor,
    state_checkpoints_out: Optional[cute.Tensor],
    n_batch: cutlass.Int32,
    k_row_stride: cutlass.Int32,
    v_row_stride: cutlass.Int32,
    checkpoint_row_stride: cutlass.Int32,
    checkpoint_every_n: cutlass.Int32,
) -> None:
    """Per-batch descriptor-array build, one warp per array. Runs inside the
    prologue kernel after its order pass; warps past the array count fall
    through the widx guards."""
    arr_words = n_batch * cutlass.Int32(TENSOR_MAP_QWORDS)
    desc_k_arr = cute.make_tensor(desc_ws.iterator, cute.make_layout((arr_words,), stride=(1,)))
    desc_v_arr = cute.make_tensor(desc_ws.iterator + arr_words, cute.make_layout((arr_words,), stride=(1,)))
    desc_checkpoint_arr = cute.make_tensor(desc_ws.iterator + 2 * arr_words, cute.make_layout((arr_words,), stride=(1,)))

    if widx == 0:
        if nvvm.elect_sync():
            emit_seq_descs(base_k, desc_k_arr, cu_seqlens, k, n_batch, k_row_stride, 2)
            nvvm.fence_proxy_release(nvvm.MemScope.GPU, from_proxy=nvvm.Proxy.GENERIC, to_proxy=nvvm.Proxy.TENSORMAP)
    if widx == 1:
        if nvvm.elect_sync():
            emit_seq_descs(base_v, desc_v_arr, cu_seqlens, v, n_batch, v_row_stride, 2)
            nvvm.fence_proxy_release(nvvm.MemScope.GPU, from_proxy=nvvm.Proxy.GENERIC, to_proxy=nvvm.Proxy.TENSORMAP)
    if cutlass.const_expr(state_checkpoints_out is not None):
        if widx == 2:
            if nvvm.elect_sync():
                emit_checkpoint_seq_descs(
                    base_checkpoint, desc_checkpoint_arr, cu_seqlens, state_checkpoints_out, n_batch, checkpoint_row_stride, checkpoint_every_n, 2
                )
                nvvm.fence_proxy_release(nvvm.MemScope.GPU, from_proxy=nvvm.Proxy.GENERIC, to_proxy=nvvm.Proxy.TENSORMAP)


@cute.kernel
def prologue_kernel(
    run_order: cutlass.Constexpr[bool],
    order_gen: cutlass.Constexpr[bool],
    b_t: cutlass.Constexpr[int],
    base_k: cutlass.GridConstant[tma.TensorMap],
    base_v: cutlass.GridConstant[tma.TensorMap],
    base_checkpoint: cutlass.GridConstant[tma.TensorMap],
    desc_ws: cute.Tensor,
    cu_seqlens: cute.Tensor,
    k: cute.Tensor,
    v: cute.Tensor,
    gate: cute.Tensor,
    state_checkpoints_out: Optional[cute.Tensor],
    mStaging: Optional[cute.Tensor],
    mCount: cute.Tensor,
    mWorkItems: cute.Tensor,
    mSched: Optional[cute.Tensor],
    n_batch: cutlass.Int32,
    k_row_stride: cutlass.Int32,
    v_row_stride: cutlass.Int32,
    checkpoint_row_stride: cutlass.Int32,
    checkpoint_every_n: cutlass.Int32,
) -> None:
    """Single-CTA prologue. Under ``run_order`` this kernel is the first
    work-item-table consumer, so it LPT-orders the table and zeroes both
    consumers' sched rings via :func:`order_body`; it then builds the
    per-batch TMA-descriptor arrays via :func:`build_descs_body`, one warp
    per array (the extra warps only take part in the order phase)."""
    tidx, _, _ = cute.arch.thread_idx()
    tidx = cutlass.Int32(tidx)
    widx = tidx // cutlass.Int32(32)
    if cutlass.const_expr(run_order):
        sKey = cutlass.Array(cutlass.Int32, ORDER_CAPACITY, space=cutlass.AddressSpace.smem, alignment=16)
        sIdx = cutlass.Array(cutlass.Int32, ORDER_CAPACITY, space=cutlass.AddressSpace.smem, alignment=16)
        sSpread = cutlass.Array(cutlass.Int32, 2, space=cutlass.AddressSpace.smem, alignment=8)
        n_heads_out = cutlass.Int32(gate.shape[1])
        order_body(
            order_gen,
            True,
            b_t,
            ORDER_THREADS,
            ORDER_ELEMS,
            tidx,
            n_heads_out,
            n_heads_out * n_batch,
            cu_seqlens,
            mStaging,
            mCount,
            mWorkItems,
            mSched,
            sKey,
            sIdx,
            sSpread,
        )
    build_descs_body(
        widx,
        base_k,
        base_v,
        base_checkpoint,
        desc_ws,
        cu_seqlens,
        k,
        v,
        state_checkpoints_out,
        n_batch,
        k_row_stride,
        v_row_stride,
        checkpoint_row_stride,
        checkpoint_every_n,
    )


@cute.jit
def prologue(
    io_dtype: cutlass.Constexpr,
    b_t: cutlass.Constexpr[int],
    run_order: cutlass.Constexpr[bool],
    order_gen: cutlass.Constexpr[bool],
    k: cute.Tensor,
    v: cute.Tensor,
    gate: cute.Tensor,
    cu_seqlens: cute.Tensor,
    state_checkpoints_out: Optional[cute.Tensor],
    work_item_staging: Optional[cute.Tensor],
    work_count: cute.Tensor,
    work_items: cute.Tensor,
    sched_all: Optional[cute.Tensor],
    checkpoint_every_n: cutlass.Int32,
    tensormap_workspace: cute.Tensor,
    stream: cuda.CUstream,
):
    """One-launch prologue: LPT-order the work items (with ``run_order``, when
    this kernel is the backward pair's first table consumer) and build the 3
    per-batch TMA-descriptor arrays (K, V, checkpoints) into
    ``tensormap_workspace``."""
    h_k = k.shape[1]
    h_v = v.shape[1]
    batch_size = cu_seqlens.shape[0] - 1
    d_v = v.shape[2]
    bpe = io_dtype.width // 8
    granu = 128 // bpe
    bt = b_t

    k_row_stride, k_head_stride = k.stride[0], k.stride[1]
    v_row_stride, v_head_stride = v.stride[0], v.stride[1]

    seqlen = k.shape[0]
    d_k = k.shape[2]
    k_headed = cute.make_tensor(k.iterator, cute.make_layout((seqlen, h_k, d_k), stride=(k_row_stride, k_head_stride, 1)))
    v_headed = cute.make_tensor(v.iterator, cute.make_layout((d_v, h_v, seqlen), stride=(1, v_head_stride, v_row_stride)))
    swz128 = tma.TensorMapSwizzle.s128b
    base_desc_k = tma.create_tensor_map_tiled_from_view(k_headed, box_dims=(bt, 1, granu), stride_order=(2, 1, 0), swizzle=swz128)
    base_desc_v = tma.create_tensor_map_tiled_from_view(v_headed, box_dims=(granu, 1, bt), stride_order=(0, 1, 2), swizzle=swz128)

    base_desc_checkpoint = base_desc_v
    if cutlass.const_expr(state_checkpoints_out is not None):
        d_k_state = state_checkpoints_out.shape[2]
        d_v_state = state_checkpoints_out.shape[3]
        checkpoint_granu = 128 // (state_checkpoints_out.element_type.width // 8)
        checkpoint_view = cute.make_tensor(
            state_checkpoints_out.iterator,
            cute.make_layout(
                (d_v_state, d_k_state, state_checkpoints_out.shape[0], state_checkpoints_out.shape[1]),
                stride=(state_checkpoints_out.stride[3], state_checkpoints_out.stride[2], state_checkpoints_out.stride[0], state_checkpoints_out.stride[1]),
            ),
        )
        base_desc_checkpoint = tma.create_tensor_map_tiled_from_view(
            checkpoint_view, box_dims=(checkpoint_granu, d_k_state, 1, 1), stride_order=(0, 1, 2, 3), swizzle=swz128
        )

    prologue_kernel(
        run_order,
        order_gen,
        b_t,
        base_desc_k,
        base_desc_v,
        base_desc_checkpoint,
        tensormap_workspace,
        cu_seqlens,
        k,
        v,
        gate,
        state_checkpoints_out,
        work_item_staging,
        work_count,
        work_items,
        sched_all,
        cutlass.Int32(batch_size),
        cutlass.Int32(k_row_stride),
        cutlass.Int32(v_row_stride),
        cutlass.Int32(state_checkpoints_out.stride[0] if state_checkpoints_out is not None else 0),
        checkpoint_every_n,
    ).launch(grid=(1, 1, 1), block=(ORDER_THREADS, 1, 1), stream=stream)


@cute.jit
def host(
    cfg: cutlass.Constexpr,
    k: cute.Tensor,
    v: cute.Tensor,
    gate: cute.Tensor,
    a_log: Optional[cute.Tensor],
    dt_bias: Optional[cute.Tensor],
    beta: cute.Tensor,
    cu_seqlens: cute.Tensor,
    state_in: Optional[cute.Tensor],
    state_out: Optional[cute.Tensor],
    work_items: Optional[cute.Tensor],
    work_count: Optional[cute.Tensor],
    sched_ctr: Optional[cute.Tensor],
    checkpoint_every_n_tokens: cutlass.Int32,
    tensormap_workspace: cute.Tensor,
    stream: cuda.CUstream,
):
    h_k = k.shape[1]
    h_v = v.shape[1]
    batch_size = cu_seqlens.shape[0] - 1
    heads_out = gate.shape[1]

    # ---- GQA reshapes: fold the head group into a --------------------------------
    if cutlass.const_expr(cfg.is_GQA):
        h_ratio = heads_out // h_v
        h_native = h_v
        k = cute.make_tensor(
            k.iterator,
            cute.make_layout(
                (k.shape[0], k.shape[2], (h_ratio, h_v)),
                stride=(k.stride[0], k.stride[2], (0, k.stride[1])),
            ),
        )
        v = cute.make_tensor(
            v.iterator,
            cute.make_layout(
                (v.shape[2], v.shape[0], (h_ratio, h_v)),
                stride=(v.stride[2], v.stride[0], (0, v.stride[1])),
            ),
        )
    else:
        h_ratio = h_v // h_k
        h_native = h_k
        k = cute.make_tensor(
            k.iterator,
            cute.make_layout(
                (k.shape[0], k.shape[2], (h_ratio, h_k)),
                stride=(k.stride[0], k.stride[2], (0, k.stride[1])),
            ),
        )
        v = cute.make_tensor(
            v.iterator,
            cute.make_layout(
                (v.shape[2], v.shape[0], (h_ratio, h_k)),
                stride=(v.stride[2], v.stride[0], (v.stride[1], h_ratio * v.stride[1])),
            ),
        )

    gate = cute.make_tensor(
        gate.iterator,
        cute.make_layout(
            (gate.shape[0], (h_ratio, h_native)),
            stride=(gate.stride[0], (gate.stride[1], h_ratio * gate.stride[1])),
        ),
    )
    beta = cute.make_tensor(
        beta.iterator,
        cute.make_layout(
            (beta.shape[0], (h_ratio, h_native)),
            stride=(beta.stride[0], (beta.stride[1], h_ratio * beta.stride[1])),
        ),
    )
    if cutlass.const_expr(state_in is not None):
        state_in = cute.make_tensor(
            state_in.iterator,
            cute.make_layout(
                (state_in.shape[2], state_in.shape[3], (h_ratio, h_native), state_in.shape[0]),
                stride=(
                    state_in.stride[2],
                    state_in.stride[3],
                    (state_in.stride[1], h_ratio * state_in.stride[1]),
                    state_in.stride[0],
                ),
            ),
        )
    if cutlass.const_expr(state_out is not None):
        state_out = cute.make_tensor(
            state_out.iterator,
            cute.make_layout(
                (state_out.shape[2], state_out.shape[3], (h_ratio, h_native), state_out.shape[0]),
                stride=(
                    state_out.stride[2],
                    state_out.stride[3],
                    (state_out.stride[1], h_ratio * state_out.stride[1]),
                    state_out.stride[0],
                ),
            ),
        )

    # ---- SMEM sizing: per-buffer element cosizes ---------------------------------
    bpe = cfg.io_dtype.width // 8
    kq_tile_elems = 2 * cfg.b_t * cfg.d_k
    v_tile_elems = cfg.d_v * cfg.b_t
    tinv_tile_elems = cfg.b_t * cfg.b_t
    cfg.kq_cosize = kq_tile_elems * cfg.smem_kq_stages
    cfg.v_cosize = v_tile_elems * cfg.smem_v_stages
    cfg.t_inv_cosize = tinv_tile_elems * cfg.smem_t_inv_stages
    cfg.checkpoint_cosize = cfg.d_k * cfg.d_v * cfg.smem_checkpoint_stages

    cumsumlog_smem_layout_staged = cute.make_layout((cfg.b_t, 1, cfg.smem_gate_stages))
    beta_smem_layout_staged = cute.make_layout((cfg.b_t, 1, cfg.smem_beta_stages))

    cfg.tma_kq_bytes = (kq_tile_elems // 2) * bpe
    cfg.tma_v_bytes = v_tile_elems * bpe

    cfg.n_heads_out = heads_out
    cfg.k_ratio = heads_out // h_k
    cfg.v_ratio = heads_out // h_v
    num_descs = batch_size

    # ---- launch ------------------------------------------------------------------
    grid_shape = (cfg.max_active_clusters, 1, 1)

    kernel(
        cfg,
        gate,
        a_log,
        dt_bias,
        beta,
        cu_seqlens,
        state_in,
        state_out,
        work_items,
        work_count,
        sched_ctr,
        checkpoint_every_n_tokens,
        cumsumlog_smem_layout_staged,
        beta_smem_layout_staged,
        k,
        v,
        tensormap_workspace,
        cutlass.Int32(num_descs),
    ).launch(
        grid=grid_shape,
        block=(cfg.threads_per_cta, 1, 1),
        cluster=cfg.cluster_shape_mnk,
        stream=stream,
        min_blocks_per_mp=1,
    )


@cute.kernel
def kernel(
    cfg: cutlass.Constexpr,
    mGate: cute.Tensor,
    mA_log: Optional[cute.Tensor],
    mDt_bias: Optional[cute.Tensor],
    mBeta: cute.Tensor,
    cu_seqlens: cute.Tensor,
    mState_init: Optional[cute.Tensor],
    mState_out: Optional[cute.Tensor],
    mWorkItems: cute.Tensor,
    mCount: cute.Tensor,
    mSched: Optional[cute.Tensor],
    checkpoint_every_n_tokens: cutlass.Int32,
    cumsumlog_smem_layout_staged: cute.Layout,
    beta_smem_layout_staged: cute.Layout,
    mK,
    mV,
    tensormap_workspace: cute.Tensor,
    n_desc: cutlass.Int32,
):
    """Main GDN chunked kernel: warp-specialized dispatch over (batch, head)
    tiles."""
    tidx, _, _ = cute.arch.thread_idx()
    warp_idx = cute.arch.make_warp_uniform(cute.arch.warp_idx())
    bidx = cute.arch.block_idx()[0]
    num_ctas = cute.arch.grid_dim()[0]

    total_tiles = mCount[0]
    if cutlass.const_expr(cfg.dyn_sched):
        assert mSched is not None, "mSched must be provided if dyn_sched is True"

    if cutlass.const_expr(cfg.use_initial_state):
        assert mState_init is not None, "mState_init must be provided if use_initial_state is True"
    else:
        assert mState_init is None, "mState_init must be None if use_initial_state is False"
    if cutlass.const_expr(cfg.store_final_state):
        assert mState_out is not None, "mState_out must be provided if store_final_state is True"
    else:
        assert mState_out is None, "mState_out must be None if store_final_state is False"

    desc_base_words = tensormap_workspace.iterator.raw_ptr()
    desc_qwords = cutlass.Int32(TENSOR_MAP_QWORDS)
    arr_words = n_desc * desc_qwords
    desc_k_base = desc_base_words
    desc_v_base = desc_base_words + arr_words
    desc_checkpoint_base = desc_base_words + cutlass.Int32(2) * arr_words

    SMEM = cutlass.AddressSpace.smem

    bpe = cfg.io_dtype.width // 8
    SWZ = 2
    LEAD = 16
    STRIDE = 8 * 128
    KT_LEAD = (cfg.d_v // 2) * 128
    V_LEAD = (cfg.d_v // 2) * 128
    if cutlass.const_expr(cfg.enable_checkpoints):
        sCheckpoint_raw = cutlass.Array(
            cfg.io_dtype,
            cfg.checkpoint_cosize,
            space=cutlass.AddressSpace.smem,
            alignment=cfg.buffer_align_bytes,
        )
    else:
        sCheckpoint_raw = None
    sKQ_raw = cutlass.Array(
        cfg.io_dtype,
        cfg.kq_cosize,
        space=cutlass.AddressSpace.smem,
        alignment=cfg.buffer_align_bytes,
    )
    sKQ = SmemTile(
        base=sKQ_raw.data_ptr().toint(),
        elems_per_stage=(cfg.kq_cosize // cfg.smem_kq_stages) * bpe,
        stages=cfg.smem_kq_stages,
        leading_byte_offset=LEAD,
        stride_byte_offset=STRIDE,
        layout=SWZ,
    )
    sKQ_trans = SmemTile(
        base=sKQ_raw.data_ptr().toint(),
        elems_per_stage=(cfg.kq_cosize // cfg.smem_kq_stages) * bpe,
        stages=cfg.smem_kq_stages,
        leading_byte_offset=2 * KT_LEAD,
        stride_byte_offset=STRIDE,
        layout=SWZ,
    )
    bars = make_gdn_bars(cfg)
    tmem_hold = cutlass.Array(cutlass.Int32, 1, space=SMEM, alignment=16)
    sSched = cutlass.Array(cutlass.Int32, cfg.sched_stages, space=SMEM, alignment=16)
    cumsumlog_raw = cutlass.Array(cutlass.Float32, cute.cosize(cumsumlog_smem_layout_staged), space=SMEM, alignment=128)
    cumprod_raw = cutlass.Array(cutlass.Float32, cute.cosize(cumsumlog_smem_layout_staged), space=SMEM, alignment=128)
    beta_raw = cutlass.Array(cutlass.Float32, cute.cosize(beta_smem_layout_staged), space=SMEM, alignment=128)
    sTinv_raw = cutlass.Array(
        cfg.io_dtype,
        cfg.t_inv_cosize,
        space=cutlass.AddressSpace.smem,
        alignment=cfg.buffer_align_bytes,
    )
    sTinv = SmemTile(
        base=sTinv_raw.data_ptr().toint(),
        elems_per_stage=(cfg.t_inv_cosize // cfg.smem_t_inv_stages) * bpe,
        stages=cfg.smem_t_inv_stages,
        leading_byte_offset=LEAD,
        stride_byte_offset=STRIDE,
        layout=SWZ,
    )
    sV_raw = cutlass.Array(
        cfg.io_dtype,
        cfg.v_cosize,
        space=cutlass.AddressSpace.smem,
        alignment=cfg.buffer_align_bytes,
    )
    sV = SmemTile(
        base=sV_raw.data_ptr().toint(),
        elems_per_stage=(cfg.v_cosize // cfg.smem_v_stages) * bpe,
        stages=cfg.smem_v_stages,
        leading_byte_offset=V_LEAD,
        stride_byte_offset=STRIDE,
        layout=SWZ,
    )
    sCumsumlog = cute.make_tensor(
        cute.make_ptr(cutlass.Float32, cumsumlog_raw.data_ptr().toint(), mem_space=cute.AddressSpace.smem, assumed_align=128),
        cumsumlog_smem_layout_staged,
    )
    sCumprod = cute.make_tensor(
        cute.make_ptr(cutlass.Float32, cumprod_raw.data_ptr().toint(), mem_space=cute.AddressSpace.smem, assumed_align=128),
        cumsumlog_smem_layout_staged,
    )
    sBeta = cute.make_tensor(
        cute.make_ptr(cutlass.Float32, beta_raw.data_ptr().toint(), mem_space=cute.AddressSpace.smem, assumed_align=128),
        beta_smem_layout_staged,
    )

    # ---- mbarrier init (all threads) ---------------------------------------------
    for s in range(cfg.smem_kq_stages):
        bars.mb_kq_ready[s].init()
        bars.mb_kq_done[s].init()
    for s in range(cfg.smem_v_stages):
        bars.mb_v_ready[s].init()
        bars.mb_v_done[s].init()
    for s in range(cfg.smem_gate_stages):
        bars.mb_gate_ready[s].init()
        bars.mb_gate_done[s].init()
    for s in range(cfg.smem_beta_stages):
        bars.mb_beta_ready[s].init()
        bars.mb_beta_done[s].init()
    for s in range(cfg.tmem_state_acc_stages):
        bars.mb_state_acc_ready[s].init()
        bars.mb_state_acc_scale_done[s].init()
    for s in range(cfg.tmem_cg0_acc_stages):
        bars.mb_cg0_acc_ready[s].init()
        bars.mb_cg0_acc_done[s].init()
    bars.mb_k_state_acc_ready[0].init()
    bars.mb_u_acc_ready[0].init()
    for s in range(cfg.smem_t_inv_stages):
        bars.mb_t_inv_ready[s].init()
        bars.mb_t_inv_done[s].init()
    for s in range(cfg.tmem_state_inp_stages):
        bars.mb_state_inp_ready[s].init()
    for b in (bars.mb_y_inp_ready, bars.mb_decay_u_inp_ready):
        b[0].init()
    for s in range(cfg.smem_checkpoint_stages):
        bars.mb_checkpoint_tmastg_ready[s].init()
        bars.mb_checkpoint_tmastg_done[s].init()
    for s_ in range(cfg.sched_stages):
        bars.mb_sched_ready[s_].init()
        bars.mb_sched_done[s_].init()
    bars.mb_tmem_done[0].init()

    nvvm.fence_mbarrier_init()
    nvvm.barrier_cta_sync()

    # ---- warp specialization -----------------------------------------------------

    if warp_idx >= cfg.compute_group_0_warp_ids[0] and warp_idx <= cfg.compute_group_0_warp_ids[-1]:
        compute0_warp_group(
            cfg,
            total_tiles,
            bidx,
            num_ctas,
            cu_seqlens,
            mWorkItems,
            tidx,
            tmem_hold=tmem_hold,
            sCumsumlog=sCumsumlog,
            sBeta=sBeta,
            sTinv=sTinv,
            sCheckpoint_raw=sCheckpoint_raw,
            checkpoint_every_n_tokens=checkpoint_every_n_tokens,
            sSched=sSched,
            bars=bars,
        )

    if warp_idx >= cfg.compute_group_1_warp_ids[0] and warp_idx <= cfg.compute_group_1_warp_ids[-1]:
        compute1_warp_group(
            cfg,
            total_tiles,
            bidx,
            num_ctas,
            cu_seqlens,
            mWorkItems,
            tidx,
            warp_idx=warp_idx,
            tmem_hold=tmem_hold,
            sV=sV,
            sCumsumlog=sCumsumlog,
            sCumprod=sCumprod,
            sBeta=sBeta,
            sCheckpoint_raw=sCheckpoint_raw,
            mState_init=mState_init,
            mState_out=mState_out,
            checkpoint_every_n_tokens=checkpoint_every_n_tokens,
            sSched=sSched,
            bars=bars,
        )

    elif warp_idx == cfg.load_gate_beta_warp_id:
        gate_beta_warp(
            cfg,
            total_tiles,
            bidx,
            num_ctas,
            cu_seqlens,
            mWorkItems,
            tidx=tidx,
            mGate=mGate,
            mA_log=mA_log,
            mDt_bias=mDt_bias,
            mBeta=mBeta,
            sCumsumlog=sCumsumlog,
            sCumprod=sCumprod,
            sBeta=sBeta,
            sSched=sSched,
            bars=bars,
        )

    elif warp_idx == cfg.mma_warp_id:
        mma_warp(
            cfg,
            total_tiles,
            bidx,
            num_ctas,
            cu_seqlens,
            mWorkItems,
            tmem_hold=tmem_hold,
            sKQ=sKQ,
            sKQ_trans=sKQ_trans,
            sTinv=sTinv,
            sSched=sSched,
            bars=bars,
        )

    elif warp_idx == cfg.tma_kv_warp_id:
        tmaldg_warp(
            cfg,
            total_tiles,
            bidx,
            num_ctas,
            cu_seqlens,
            mWorkItems,
            sKQ_raw=sKQ_raw,
            sV_raw=sV_raw,
            desc_k_base=desc_k_base,
            desc_v_base=desc_v_base,
            mSched=mSched,
            sSched=sSched,
            bars=bars,
        )

    if warp_idx == cfg.epilogue_warp_id:
        tmastg_warp(
            cfg,
            total_tiles,
            bidx,
            num_ctas,
            cu_seqlens,
            mWorkItems,
            checkpoint_every_n_tokens=checkpoint_every_n_tokens,
            tidx=tidx,
            sCheckpoint_raw=sCheckpoint_raw,
            desc_checkpoint_base=desc_checkpoint_base,
            sSched=sSched,
            bars=bars,
        )


@dataclass
class GdnRecomputeCfg:
    """Per-compile GDN kernel knob, built by ``build_cfg``.

    The per-compile parameters (dtypes, GQA, state flags) are the
    ``cute.compile`` cache keys; the rest is derived from the module-global
    ``CFG`` constants.  ``host`` stamps the shape-derived fields at trace
    time.  Passed ``cfg``-first (a ``cutlass.Constexpr``) into ``host`` /
    ``kernel`` and every warp body.
    """

    io_dtype: Type[cutlass.Numeric]
    acc_dtype: Type[cutlass.Numeric]
    state_dtype: Type[cutlass.Numeric]
    max_active_clusters: int
    is_GQA: bool
    use_initial_state: bool
    store_final_state: bool
    enable_checkpoints: bool
    log_gate: bool = False
    safe_gate: bool = False
    beta_sigmoid: bool = False
    dyn_sched: bool = False
    sched_stages: int = CFG.SMEM_SCHED_STAGES

    # ---- fixed constants stamped from CFG by build_cfg ---------------------------
    b_t: int = CFG.B_T
    d_k: int = CFG.D_K
    d_v: int = CFG.D_V
    compute_group_0_warp_ids: Tuple[int, ...] = CFG.COMPUTE_GROUP_0_WARP_IDS
    compute_group_1_warp_ids: Tuple[int, ...] = CFG.COMPUTE_GROUP_1_WARP_IDS
    load_gate_beta_warp_id: int = CFG.LOAD_GATE_BETA_WARP_ID
    tma_kv_warp_id: int = CFG.TMA_KV_WARP_ID
    mma_warp_id: int = CFG.MMA_WARP_ID
    epilogue_warp_id: int = CFG.EPILOGUE_WARP_ID
    num_regs_compute_group_0: int = CFG.NUM_REGS_COMPUTE_GROUP_0
    num_regs_compute_group_1: int = CFG.NUM_REGS_COMPUTE_GROUP_1
    num_regs_other: int = CFG.NUM_REGS_OTHER
    threads_per_warp: int = CFG.THREADS_PER_WARP
    threads_per_cta: int = 0
    cluster_shape_mnk: Tuple[int, int, int] = CFG.CLUSTER_SHAPE_MNK

    # ---- named barrier slots (ids 1-4; 0 is the CTA-wide sync) -------------------
    tmem_alloc_barrier_id: int = 1
    tmem_alloc_barrier_threads: int = 0
    inverse_barrier_id: int = 2
    inverse_barrier_threads: int = 0
    init_state_store_barrier_id: int = 4
    init_state_store_barrier_threads: int = 0

    # ---- SMEM / TMEM stage counts + TMEM column offsets --------------------------
    smem_kq_stages: int = CFG.SMEM_KQ_STAGES
    smem_v_stages: int = CFG.SMEM_V_STAGES
    smem_t_inv_stages: int = CFG.SMEM_T_INV_STAGES
    smem_checkpoint_stages: int = 1
    smem_gate_stages: int = CFG.SMEM_GATE_STAGES
    smem_beta_stages: int = CFG.SMEM_BETA_STAGES
    tmem_state_acc_stages: int = CFG.TMEM_KV_ACC_STAGES
    tmem_state_inp_stages: int = CFG.TMEM_STATE_INP_STAGES
    tmem_cg0_acc_stages: int = CFG.TMEM_CG0_ACC_STAGES
    tmem_cg1_acc_stages: int = CFG.TMEM_CG1_ACC_STAGES
    tmem_state_acc_offset: int = 0
    tmem_state_inp_offset: int = 0
    tmem_cg0_acc_offset: int = 0
    tmem_cg1_acc_offset: int = 0
    tmem_y_decay_u_inp_offset: int = 0
    buffer_align_bytes: int = CFG.BUFFER_ALIGN_BYTES

    # ---- stamped by host at trace time (shape-derived) --------------------------
    kq_cosize: int = 0
    v_cosize: int = 0
    t_inv_cosize: int = 0
    checkpoint_cosize: int = 0
    tma_kq_bytes: int = 0
    tma_v_bytes: int = 0
    n_heads_out: int = 0
    k_ratio: int = 1
    v_ratio: int = 1


def build_cfg(
    io_dtype: Type[cutlass.Numeric],
    state_dtype: Type[cutlass.Numeric],
    *,
    max_active_clusters: int,
    is_GQA: bool,
    use_initial_state: bool,
    store_final_state: bool = True,
    enable_checkpoints: bool = False,
    log_gate: bool = False,
    safe_gate: bool = False,
    beta_sigmoid: bool = False,
    dyn_sched: bool = False,
) -> GdnRecomputeCfg:
    """Build the per-compile ``GdnRecomputeCfg`` (io_dtype ∈ {Float16, BFloat16};
    acc is always Float32)."""
    if io_dtype not in (cutlass.Float16, cutlass.BFloat16):
        raise ValueError(f"io_dtype={io_dtype} not supported; only Float16 and BFloat16 are supported")
    cfg = GdnRecomputeCfg(
        io_dtype=io_dtype,
        acc_dtype=cutlass.Float32,
        state_dtype=state_dtype,
        max_active_clusters=max_active_clusters,
        is_GQA=is_GQA,
        use_initial_state=use_initial_state,
        store_final_state=store_final_state,
        enable_checkpoints=enable_checkpoints,
        log_gate=log_gate,
        safe_gate=safe_gate,
        beta_sigmoid=beta_sigmoid,
        dyn_sched=dyn_sched,
    )
    cfg.smem_checkpoint_stages = 1
    if enable_checkpoints:
        cfg.smem_kq_stages = 3
    if not use_initial_state:
        cfg.num_regs_compute_group_1 = 232
        cfg.num_regs_other = 48
    n_cg0 = len(cfg.compute_group_0_warp_ids)
    n_cg1 = len(cfg.compute_group_1_warp_ids)
    cfg.threads_per_cta = cfg.threads_per_warp * (4 + n_cg0 + n_cg1)
    cfg.tmem_alloc_barrier_threads = cfg.threads_per_warp * (1 + n_cg0 + n_cg1)
    cfg.inverse_barrier_threads = cfg.threads_per_warp * n_cg0
    cfg.init_state_store_barrier_threads = cfg.threads_per_warp * n_cg1
    cfg.tmem_state_acc_offset = 0
    cfg.tmem_state_inp_offset = cfg.tmem_state_acc_offset + cfg.tmem_state_acc_stages * 128
    cfg.tmem_cg0_acc_offset = cfg.tmem_state_inp_offset + cfg.tmem_state_inp_stages * 64
    cfg.tmem_cg1_acc_offset = cfg.tmem_cg0_acc_offset + cfg.tmem_cg0_acc_stages * 64
    cfg.tmem_y_decay_u_inp_offset = cfg.tmem_cg1_acc_offset + cfg.tmem_cg1_acc_stages * 64
    return cfg


TENSORMAP_DESC_ARRAYS = 3  # per-batch runtime TMA descriptors: K, V, checkpoints
TENSORMAP_STATIC_SLOTS = 0


# ---------------------------------------------------------------------------


@functools.cache
def get_compiled_cache(
    io_dtype_str: str,
    state_dtype_str: str,
    cu_dtype_str: str,
    HK: int,
    HV: int,
    HO: int,
    is_GQA: bool,
    use_initial_state: bool,
    store_final_state: bool,
    enable_checkpoints: bool,
    log_gate: bool,
    safe_gate: bool,
    beta_sigmoid: bool,
    dyn_sched: bool,
    run_order: bool,
    order_gen: bool,
):
    """Return a mutable dict that lazily stores the compiled kernel."""
    return {}


def compile(
    io_dtype,
    state_dtype,
    is_GQA: bool,
    use_initial_state: bool,
    store_final_state: bool,
    enable_checkpoints: bool,
    log_gate: bool = False,
    safe_gate: bool = False,
    beta_sigmoid: bool = False,
    dyn_sched: bool = False,
    *,
    num_sm: int,
    k_cute,
    v_cute,
    gate_cute,
    a_log_cute=None,
    dt_bias_cute=None,
    beta_cute,
    cu_seqlens_cute,
    state_in_cute,
    state_out_cute,
    work_items_cute=None,
    work_count_cute=None,
    sched_ctr_cute=None,
    checkpoint_every_n_tokens,
    workspace_cute,
    stream,
):
    """JIT-compile the chunked GDN recompute kernel for one static config."""
    cfg = build_cfg(
        io_dtype,
        state_dtype,
        max_active_clusters=num_sm,
        is_GQA=is_GQA,
        use_initial_state=use_initial_state,
        store_final_state=store_final_state,
        enable_checkpoints=enable_checkpoints,
        log_gate=log_gate,
        safe_gate=safe_gate,
        beta_sigmoid=beta_sigmoid,
        dyn_sched=dyn_sched,
    )

    return cute.compile(
        host,
        cfg,
        k_cute,
        v_cute,
        gate_cute,
        a_log_cute,
        dt_bias_cute,
        beta_cute,
        cu_seqlens_cute,
        state_in_cute,
        state_out_cute,
        work_items_cute,
        work_count_cute,
        sched_ctr_cute,
        checkpoint_every_n_tokens,
        workspace_cute,
        stream,
        options="--enable-tvm-ffi --opt-level 3",
    )


def chunk_gdn_recompute_sm100(
    k,
    v,
    gate,
    beta,
    cu_seqlens,
    initial_state,
    output_state,
    checkpoint_every_n_tokens: int = 0,
    output_state_checkpoints=None,
    work_items=None,
    work_count=None,
    sched_ctr=None,
    sched_all=None,
    work_item_scratch=None,
    order_in_prologue: bool = False,
    log_gate: bool = False,
    safe_gate: bool = False,
    a_log=None,
    dt_bias=None,
    use_beta_sigmoid: bool = False,
    *,
    workspace,
    stream,
) -> None:
    """Execute the Blackwell chunked GDN recompute kernel (state/checkpoint-only,
    THD / varlen entry).

    All tensors are contiguous, DLPack-compatible CUDA tensors on the same
    device.  Compile-cache-and-replay: the kernel is compiled once per static
    config (dtypes, head counts, state flags) and replayed afterwards.

    Args:
        k: ``(total_tokens, HK, DK)`` float16/bfloat16
        v: ``(total_tokens, HV, DK)`` float16/bfloat16
        gate: ``(total_tokens, HO)`` float32, forget gate — raw linear
            alpha, or the natural-log decay when ``log_gate``, or raw logits
            when ``safe_gate``, which applies the safe-gate transform
            ``-exp(a_log) * softplus(gate + dt_bias)``
        beta: ``(total_tokens, HO)`` float32, update gate — post-sigmoid, or
            io-dtype logits when ``use_beta_sigmoid``
        cu_seqlens: ``(num_seqs + 1,)`` int32
        initial_state: ``(num_seqs, HO, DK, DK)`` float32/bfloat16, or None
        output_state: ``(num_seqs, HO, DK, DK)`` float32/bfloat16, or None
        checkpoint_every_n_tokens: emit a checkpoint entry every N tokens (0 = off)
        output_state_checkpoints: ``(total_checkpoints, HO, DK, DK)`` io dtype, or None.  Entry j is the
            state after ``(j + 1) * N`` tokens, STRICTLY BEFORE the sequence
            end -- the end-of-sequence state is only ``output_state``
            (fp32-capable).  With ``N == B_T`` this is the per-chunk checkpoint
            series the backward pass consumes.
        work_items: ``(max_items, 8)`` int32 work-item table from
            ``common/split_k.py`` (REQUIRED; an uncut table row is the whole
            (b, h) sequence).  Each item computes chunks ``[cstart, wend)``
            and writes checkpoints only for ``[wstart, wend)``.
        work_count: ``(1,)`` int32 device-side item count (REQUIRED)
        log_gate: ``gate`` holds natural-log decay values; the gate warp
            skips its log2 (rescales by 1/ln2) instead of exponentiating
            upstream
        safe_gate: interpret ``gate`` through the safe-gate transform
        a_log: ``(HO,)`` float32, safe-gate per-head log-amplitude (None = 0)
        dt_bias: ``(HO,)`` float32, safe-gate per-head bias (None = 0)
        use_beta_sigmoid: ``beta`` holds logits; sigmoid in-kernel
        workspace: ``(>= tensormap_workspace_bytes(module, B) // 8,)`` int64,
            128-byte aligned; holds the per-(b,h) TMA descriptors (contents
            managed here — reuse the same buffer across calls)
        stream: CUDA stream handle (``cudaStream_t`` as an int)
    """
    HK = k.shape[1]
    HV = v.shape[1]
    HO = gate.shape[1]
    DK = k.shape[2]
    B = cu_seqlens.shape[0] - 1
    is_GQA = HK >= HV
    use_initial_state = initial_state is not None
    store_final_state = output_state is not None
    enable_checkpoints = checkpoint_every_n_tokens > 0
    if work_items is None or work_count is None:
        raise ValueError("work_items/work_count are required (the split-table stage builds them for every launch)")
    dyn_sched = sched_ctr is not None
    run_order = bool(order_in_prologue)
    order_gen = work_item_scratch is None
    if run_order and sched_all is None:
        raise ValueError("order_in_prologue requires sched_all (the prologue zeroes both consumers' sched rings)")
    if not (enable_checkpoints or store_final_state):
        raise ValueError("output_state_checkpoints or output_state is required")
    if safe_gate and (a_log is None or dt_bias is None):
        raise ValueError("safe_gate requires a_log and dt_bias")
    if not safe_gate:
        a_log = None
        dt_bias = None
    io_dtype = get_dtype(k.dtype)

    if initial_state is not None:
        state_dtype_src = initial_state.dtype
    elif output_state is not None:
        state_dtype_src = output_state.dtype
    else:
        state_dtype_src = None
    state_dtype = get_dtype(state_dtype_src) if state_dtype_src is not None else cutlass.Float32

    cu_stream = cuda.CUstream(int(stream))

    cache = get_compiled_cache(
        str(k.dtype),
        str(state_dtype_src),
        str(cu_seqlens.dtype),
        HK,
        HV,
        HO,
        is_GQA,
        use_initial_state,
        store_final_state,
        enable_checkpoints,
        log_gate,
        safe_gate,
        use_beta_sigmoid,
        dyn_sched,
        run_order,
        order_gen,
    )

    if "compiled" not in cache:
        k_cute = from_dlpack(k, assumed_align=16)
        k_cute.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1, 2), divisibility=1)
        v_cute = from_dlpack(v, assumed_align=16)
        v_cute.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1, 2), divisibility=1)
        gate_cute = from_dlpack(gate, assumed_align=16)
        gate_cute.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1), divisibility=1)
        a_log_cute = from_dlpack(a_log, assumed_align=4) if a_log is not None else None
        dt_bias_cute = from_dlpack(dt_bias, assumed_align=4) if dt_bias is not None else None
        beta_cute = from_dlpack(beta, assumed_align=16)
        beta_cute.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1), divisibility=1)
        cu_seqlens_cute = from_dlpack(cu_seqlens, assumed_align=8 if str(cu_seqlens.dtype).endswith("int64") else 4).mark_layout_dynamic()

        state_in_cute = None
        if use_initial_state:
            state_in_cute = from_dlpack(initial_state, assumed_align=16)
            state_in_cute.mark_layout_dynamic().mark_compact_shape_dynamic(mode=3, stride_order=(0, 1, 2, 3), divisibility=DK)

        state_out_cute = None
        if store_final_state:
            state_out_cute = from_dlpack(output_state, assumed_align=16)
            state_out_cute.mark_layout_dynamic().mark_compact_shape_dynamic(mode=3, stride_order=(0, 1, 2, 3), divisibility=DK)

        workspace_cute = from_dlpack(workspace, assumed_align=128).mark_layout_dynamic()

        work_items_cute = from_dlpack(work_items, assumed_align=16)
        work_items_cute.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1), divisibility=1)
        work_count_cute = from_dlpack(work_count, assumed_align=4).mark_layout_dynamic()

        sched_ctr_cute = None
        if dyn_sched:
            sched_ctr_cute = from_dlpack(sched_ctr, assumed_align=4).mark_layout_dynamic()

        cache["compiled"] = compile(
            io_dtype,
            state_dtype,
            is_GQA,
            use_initial_state,
            store_final_state,
            enable_checkpoints,
            log_gate,
            safe_gate,
            use_beta_sigmoid,
            dyn_sched,
            num_sm=multiprocessor_count(current_device()),
            k_cute=k_cute,
            v_cute=v_cute,
            gate_cute=gate_cute,
            a_log_cute=a_log_cute,
            dt_bias_cute=dt_bias_cute,
            beta_cute=beta_cute,
            cu_seqlens_cute=cu_seqlens_cute,
            state_in_cute=state_in_cute,
            state_out_cute=state_out_cute,
            work_items_cute=work_items_cute,
            work_count_cute=work_count_cute,
            sched_ctr_cute=sched_ctr_cute,
            checkpoint_every_n_tokens=checkpoint_every_n_tokens,
            workspace_cute=workspace_cute,
            stream=cu_stream,
        )

    compiled = cache["compiled"]

    if "prologue" not in cache:
        k_pl = from_dlpack(k, assumed_align=16)
        k_pl.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1, 2), divisibility=1)
        v_pl = from_dlpack(v, assumed_align=16)
        v_pl.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1, 2), divisibility=1)
        gate_pl = from_dlpack(gate, assumed_align=16)
        gate_pl.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1), divisibility=1)
        cu_pl = from_dlpack(cu_seqlens, assumed_align=8 if str(cu_seqlens.dtype).endswith("int64") else 4).mark_layout_dynamic()
        checkpoints_pl = None
        if enable_checkpoints:
            checkpoints_pl = from_dlpack(output_state_checkpoints, assumed_align=16)
            checkpoints_pl.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1, 2, 3), divisibility=1)
        staging_pl = None
        if not order_gen:
            staging_pl = from_dlpack(work_item_scratch, assumed_align=16)
            staging_pl.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1), divisibility=1)
        work_count_pl = from_dlpack(work_count, assumed_align=4).mark_layout_dynamic()
        work_items_pl = from_dlpack(work_items, assumed_align=16)
        work_items_pl.mark_compact_shape_dynamic(mode=0, stride_order=(0, 1), divisibility=1)
        sched_all_pl = None
        if run_order:
            sched_all_pl = from_dlpack(sched_all, assumed_align=4).mark_layout_dynamic()
        ws_pl = from_dlpack(workspace, assumed_align=128).mark_layout_dynamic()
        cache["prologue"] = cute.compile(
            prologue,
            io_dtype,
            CFG.B_T,
            run_order,
            order_gen,
            k_pl,
            v_pl,
            gate_pl,
            cu_pl,
            checkpoints_pl,
            staging_pl,
            work_count_pl,
            work_items_pl,
            sched_all_pl,
            cutlass.Int32(checkpoint_every_n_tokens),
            ws_pl,
            cu_stream,
            options="--enable-tvm-ffi",
        )
    cache["prologue"](
        k,
        v,
        gate,
        cu_seqlens,
        output_state_checkpoints if enable_checkpoints else None,
        work_item_scratch if not order_gen else None,
        work_count,
        work_items,
        sched_all if run_order else None,
        checkpoint_every_n_tokens,
        workspace,
        cu_stream,
    )
    compiled(
        k,
        v,
        gate,
        a_log,
        dt_bias,
        beta,
        cu_seqlens,
        initial_state,
        output_state,
        work_items,
        work_count,
        sched_ctr,
        checkpoint_every_n_tokens,
        workspace,
        cu_stream,
    )
    return cache


def run_recompute(
    cache,
    k,
    v,
    gate,
    beta,
    cu_seqlens,
    initial_state,
    output_state,
    output_state_checkpoints,
    work_items,
    work_count,
    sched_ctr,
    sched_all,
    work_item_scratch,
    tensormap_workspace,
    checkpoint_every_n_tokens,
    stream,
    a_log=None,
    dt_bias=None,
) -> None:
    """Replay the compiled plan: the prologue launch, then the main launch.
    The caller owns the contract, which the plan validated at build, so
    nothing here raises."""
    cu_stream = cuda.CUstream(int(stream))
    cache["prologue"](
        k,
        v,
        gate,
        cu_seqlens,
        output_state_checkpoints,
        work_item_scratch,
        work_count,
        work_items,
        sched_all,
        checkpoint_every_n_tokens,
        tensormap_workspace,
        cu_stream,
    )
    cache["compiled"](
        k,
        v,
        gate,
        a_log,
        dt_bias,
        beta,
        cu_seqlens,
        initial_state,
        output_state,
        work_items,
        work_count,
        sched_ctr,
        checkpoint_every_n_tokens,
        tensormap_workspace,
        cu_stream,
    )
