[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/CarryAdd/slpp_all/surelog.log.
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/CarryAdd/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<350> s<349> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
n<carryadd> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:16>
n<a> u<4> t<StringConst> p<7> s<6> l<1:17> el<1:18>
n<> u<5> t<Constant_bit_select> p<6> l<1:18> el<1:18>
n<> u<6> t<Constant_select> p<7> c<5> l<1:18> el<1:18>
n<> u<7> t<Port_reference> p<8> c<4> l<1:17> el<1:18>
n<> u<8> t<Port_expression> p<9> c<7> l<1:17> el<1:18>
n<> u<9> t<Port> p<22> c<8> s<15> l<1:17> el<1:18>
n<b> u<10> t<StringConst> p<13> s<12> l<1:20> el<1:21>
n<> u<11> t<Constant_bit_select> p<12> l<1:21> el<1:21>
n<> u<12> t<Constant_select> p<13> c<11> l<1:21> el<1:21>
n<> u<13> t<Port_reference> p<14> c<10> l<1:20> el<1:21>
n<> u<14> t<Port_expression> p<15> c<13> l<1:20> el<1:21>
n<> u<15> t<Port> p<22> c<14> s<21> l<1:20> el<1:21>
n<y> u<16> t<StringConst> p<19> s<18> l<1:23> el<1:24>
n<> u<17> t<Constant_bit_select> p<18> l<1:24> el<1:24>
n<> u<18> t<Constant_select> p<19> c<17> l<1:24> el<1:24>
n<> u<19> t<Port_reference> p<20> c<16> l<1:23> el<1:24>
n<> u<20> t<Port_expression> p<21> c<19> l<1:23> el<1:24>
n<> u<21> t<Port> p<22> c<20> l<1:23> el<1:24>
n<> u<22> t<List_of_ports> p<23> c<9> l<1:16> el<1:25>
n<> u<23> t<Module_nonansi_header> p<347> c<2> s<40> l<1:1> el<1:26>
n<> u<24> t<Data_type_or_implicit> p<34> s<33> l<3:11> el<3:11>
n<WIDTH> u<25> t<StringConst> p<32> s<31> l<3:11> el<3:16>
n<2> u<26> t<IntConst> p<27> l<3:19> el<3:20>
n<> u<27> t<Primary_literal> p<28> c<26> l<3:19> el<3:20>
n<> u<28> t<Constant_primary> p<29> c<27> l<3:19> el<3:20>
n<> u<29> t<Constant_expression> p<30> c<28> l<3:19> el<3:20>
n<> u<30> t<Constant_mintypmax_expression> p<31> c<29> l<3:19> el<3:20>
n<> u<31> t<Constant_param_expression> p<32> c<30> l<3:19> el<3:20>
n<> u<32> t<Param_assignment> p<33> c<25> l<3:11> el<3:20>
n<> u<33> t<List_of_param_assignments> p<34> c<32> l<3:11> el<3:20>
n<> u<34> t<Parameter_declaration> p<35> c<24> l<3:1> el<3:20>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<3:1> el<3:21>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<3:1> el<3:21>
n<> u<37> t<Module_common_item> p<38> c<36> l<3:1> el<3:21>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<3:1> el<3:21>
n<> u<39> t<Non_port_module_item> p<40> c<38> l<3:1> el<3:21>
n<> u<40> t<Module_item> p<347> c<39> s<64> l<3:1> el<3:21>
n<WIDTH> u<41> t<StringConst> p<42> l<5:8> el<5:13>
n<> u<42> t<Primary_literal> p<43> c<41> l<5:8> el<5:13>
n<> u<43> t<Constant_primary> p<44> c<42> l<5:8> el<5:13>
n<> u<44> t<Constant_expression> p<50> c<43> s<49> l<5:8> el<5:13>
n<1> u<45> t<IntConst> p<46> l<5:14> el<5:15>
n<> u<46> t<Primary_literal> p<47> c<45> l<5:14> el<5:15>
n<> u<47> t<Constant_primary> p<48> c<46> l<5:14> el<5:15>
n<> u<48> t<Constant_expression> p<50> c<47> l<5:14> el<5:15>
n<> u<49> t<BinOp_Minus> p<50> s<48> l<5:13> el<5:14>
n<> u<50> t<Constant_expression> p<55> c<44> s<54> l<5:8> el<5:15>
n<0> u<51> t<IntConst> p<52> l<5:16> el<5:17>
n<> u<52> t<Primary_literal> p<53> c<51> l<5:16> el<5:17>
n<> u<53> t<Constant_primary> p<54> c<52> l<5:16> el<5:17>
n<> u<54> t<Constant_expression> p<55> c<53> l<5:16> el<5:17>
n<> u<55> t<Constant_range> p<56> c<50> l<5:8> el<5:17>
n<> u<56> t<Packed_dimension> p<57> c<55> l<5:7> el<5:18>
n<> u<57> t<Data_type_or_implicit> p<58> c<56> l<5:7> el<5:18>
n<> u<58> t<Net_port_type> p<62> c<57> s<61> l<5:7> el<5:18>
n<a> u<59> t<StringConst> p<61> s<60> l<5:19> el<5:20>
n<b> u<60> t<StringConst> p<61> l<5:22> el<5:23>
n<> u<61> t<List_of_port_identifiers> p<62> c<59> l<5:19> el<5:23>
n<> u<62> t<Input_declaration> p<63> c<58> l<5:1> el<5:23>
n<> u<63> t<Port_declaration> p<64> c<62> l<5:1> el<5:23>
n<> u<64> t<Module_item> p<347> c<63> s<87> l<5:1> el<5:24>
n<WIDTH> u<65> t<StringConst> p<66> l<6:9> el<6:14>
n<> u<66> t<Primary_literal> p<67> c<65> l<6:9> el<6:14>
n<> u<67> t<Constant_primary> p<68> c<66> l<6:9> el<6:14>
n<> u<68> t<Constant_expression> p<74> c<67> s<73> l<6:9> el<6:14>
n<1> u<69> t<IntConst> p<70> l<6:15> el<6:16>
n<> u<70> t<Primary_literal> p<71> c<69> l<6:15> el<6:16>
n<> u<71> t<Constant_primary> p<72> c<70> l<6:15> el<6:16>
n<> u<72> t<Constant_expression> p<74> c<71> l<6:15> el<6:16>
n<> u<73> t<BinOp_Minus> p<74> s<72> l<6:14> el<6:15>
n<> u<74> t<Constant_expression> p<79> c<68> s<78> l<6:9> el<6:16>
n<0> u<75> t<IntConst> p<76> l<6:17> el<6:18>
n<> u<76> t<Primary_literal> p<77> c<75> l<6:17> el<6:18>
n<> u<77> t<Constant_primary> p<78> c<76> l<6:17> el<6:18>
n<> u<78> t<Constant_expression> p<79> c<77> l<6:17> el<6:18>
n<> u<79> t<Constant_range> p<80> c<74> l<6:9> el<6:18>
n<> u<80> t<Packed_dimension> p<81> c<79> l<6:8> el<6:19>
n<> u<81> t<Data_type_or_implicit> p<82> c<80> l<6:8> el<6:19>
n<> u<82> t<Net_port_type> p<85> c<81> s<84> l<6:8> el<6:19>
n<y> u<83> t<StringConst> p<84> l<6:20> el<6:21>
n<> u<84> t<List_of_port_identifiers> p<85> c<83> l<6:20> el<6:21>
n<> u<85> t<Output_declaration> p<86> c<82> l<6:1> el<6:21>
n<> u<86> t<Port_declaration> p<87> c<85> l<6:1> el<6:21>
n<> u<87> t<Module_item> p<347> c<86> s<95> l<6:1> el<6:22>
n<i> u<88> t<StringConst> p<89> l<8:8> el<8:9>
n<> u<89> t<Identifier_list> p<90> c<88> l<8:8> el<8:9>
n<> u<90> t<Genvar_declaration> p<91> c<89> l<8:1> el<8:10>
n<> u<91> t<Module_or_generate_item_declaration> p<92> c<90> l<8:1> el<8:10>
n<> u<92> t<Module_common_item> p<93> c<91> l<8:1> el<8:10>
n<> u<93> t<Module_or_generate_item> p<94> c<92> l<8:1> el<8:10>
n<> u<94> t<Non_port_module_item> p<95> c<93> l<8:1> el<8:10>
n<> u<95> t<Module_item> p<347> c<94> s<345> l<8:1> el<8:10>
n<i> u<96> t<StringConst> p<101> s<100> l<10:14> el<10:15>
n<0> u<97> t<IntConst> p<98> l<10:18> el<10:19>
n<> u<98> t<Primary_literal> p<99> c<97> l<10:18> el<10:19>
n<> u<99> t<Constant_primary> p<100> c<98> l<10:18> el<10:19>
n<> u<100> t<Constant_expression> p<101> c<99> l<10:18> el<10:19>
n<> u<101> t<Genvar_initialization> p<338> c<96> s<111> l<10:14> el<10:19>
n<i> u<102> t<StringConst> p<103> l<10:21> el<10:22>
n<> u<103> t<Primary_literal> p<104> c<102> l<10:21> el<10:22>
n<> u<104> t<Constant_primary> p<105> c<103> l<10:21> el<10:22>
n<> u<105> t<Constant_expression> p<111> c<104> s<110> l<10:21> el<10:22>
n<WIDTH> u<106> t<StringConst> p<107> l<10:25> el<10:30>
n<> u<107> t<Primary_literal> p<108> c<106> l<10:25> el<10:30>
n<> u<108> t<Constant_primary> p<109> c<107> l<10:25> el<10:30>
n<> u<109> t<Constant_expression> p<111> c<108> l<10:25> el<10:30>
n<> u<110> t<BinOp_Less> p<111> s<109> l<10:23> el<10:24>
n<> u<111> t<Constant_expression> p<338> c<105> s<124> l<10:21> el<10:30>
n<i> u<112> t<StringConst> p<124> s<113> l<10:32> el<10:33>
n<> u<113> t<AssignOp_Assign> p<124> s<123> l<10:34> el<10:35>
n<i> u<114> t<StringConst> p<115> l<10:36> el<10:37>
n<> u<115> t<Primary_literal> p<116> c<114> l<10:36> el<10:37>
n<> u<116> t<Constant_primary> p<117> c<115> l<10:36> el<10:37>
n<> u<117> t<Constant_expression> p<123> c<116> s<122> l<10:36> el<10:37>
n<1> u<118> t<IntConst> p<119> l<10:38> el<10:39>
n<> u<119> t<Primary_literal> p<120> c<118> l<10:38> el<10:39>
n<> u<120> t<Constant_primary> p<121> c<119> l<10:38> el<10:39>
n<> u<121> t<Constant_expression> p<123> c<120> l<10:38> el<10:39>
n<> u<122> t<BinOp_Plus> p<123> s<121> l<10:37> el<10:38>
n<> u<123> t<Constant_expression> p<124> c<117> l<10:36> el<10:39>
n<> u<124> t<Genvar_iteration> p<338> c<112> s<337> l<10:32> el<10:39>
n<STAGE> u<125> t<StringConst> p<336> s<158> l<10:47> el<10:52>
n<> u<126> t<NetType_Wire> p<153> s<127> l<11:17> el<11:21>
n<> u<127> t<Data_type_or_implicit> p<153> s<152> l<11:22> el<11:22>
n<IN1> u<128> t<StringConst> p<139> s<138> l<11:22> el<11:25>
n<a> u<129> t<StringConst> p<136> s<135> l<11:28> el<11:29>
n<i> u<130> t<StringConst> p<131> l<11:30> el<11:31>
n<> u<131> t<Primary_literal> p<132> c<130> l<11:30> el<11:31>
n<> u<132> t<Primary> p<133> c<131> l<11:30> el<11:31>
n<> u<133> t<Expression> p<134> c<132> l<11:30> el<11:31>
n<> u<134> t<Bit_select> p<135> c<133> l<11:29> el<11:32>
n<> u<135> t<Select> p<136> c<134> l<11:29> el<11:32>
n<> u<136> t<Complex_func_call> p<137> c<129> l<11:28> el<11:32>
n<> u<137> t<Primary> p<138> c<136> l<11:28> el<11:32>
n<> u<138> t<Expression> p<139> c<137> l<11:28> el<11:32>
n<> u<139> t<Net_decl_assignment> p<152> c<128> s<151> l<11:22> el<11:32>
n<IN2> u<140> t<StringConst> p<151> s<150> l<11:34> el<11:37>
n<b> u<141> t<StringConst> p<148> s<147> l<11:40> el<11:41>
n<i> u<142> t<StringConst> p<143> l<11:42> el<11:43>
n<> u<143> t<Primary_literal> p<144> c<142> l<11:42> el<11:43>
n<> u<144> t<Primary> p<145> c<143> l<11:42> el<11:43>
n<> u<145> t<Expression> p<146> c<144> l<11:42> el<11:43>
n<> u<146> t<Bit_select> p<147> c<145> l<11:41> el<11:44>
n<> u<147> t<Select> p<148> c<146> l<11:41> el<11:44>
n<> u<148> t<Complex_func_call> p<149> c<141> l<11:40> el<11:44>
n<> u<149> t<Primary> p<150> c<148> l<11:40> el<11:44>
n<> u<150> t<Expression> p<151> c<149> l<11:40> el<11:44>
n<> u<151> t<Net_decl_assignment> p<152> c<140> l<11:34> el<11:44>
n<> u<152> t<List_of_net_decl_assignments> p<153> c<139> l<11:22> el<11:44>
n<> u<153> t<Net_declaration> p<154> c<126> l<11:17> el<11:45>
n<> u<154> t<Package_or_generate_item_declaration> p<155> c<153> l<11:17> el<11:45>
n<> u<155> t<Module_or_generate_item_declaration> p<156> c<154> l<11:17> el<11:45>
n<> u<156> t<Module_common_item> p<157> c<155> l<11:17> el<11:45>
n<> u<157> t<Module_or_generate_item> p<158> c<156> l<11:17> el<11:45>
n<> u<158> t<Generate_item> p<336> c<157> s<171> l<11:17> el<11:45>
n<> u<159> t<NetType_Wire> p<166> s<160> l<12:17> el<12:21>
n<> u<160> t<Data_type_or_implicit> p<166> s<165> l<12:22> el<12:22>
n<C> u<161> t<StringConst> p<162> l<12:22> el<12:23>
n<> u<162> t<Net_decl_assignment> p<165> c<161> s<164> l<12:22> el<12:23>
n<Y> u<163> t<StringConst> p<164> l<12:25> el<12:26>
n<> u<164> t<Net_decl_assignment> p<165> c<163> l<12:25> el<12:26>
n<> u<165> t<List_of_net_decl_assignments> p<166> c<162> l<12:22> el<12:26>
n<> u<166> t<Net_declaration> p<167> c<159> l<12:17> el<12:27>
n<> u<167> t<Package_or_generate_item_declaration> p<168> c<166> l<12:17> el<12:27>
n<> u<168> t<Module_or_generate_item_declaration> p<169> c<167> l<12:17> el<12:27>
n<> u<169> t<Module_common_item> p<170> c<168> l<12:17> el<12:27>
n<> u<170> t<Module_or_generate_item> p<171> c<169> l<12:17> el<12:27>
n<> u<171> t<Generate_item> p<336> c<170> s<315> l<12:17> el<12:27>
n<i> u<172> t<StringConst> p<173> l<13:21> el<13:22>
n<> u<173> t<Primary_literal> p<174> c<172> l<13:21> el<13:22>
n<> u<174> t<Constant_primary> p<175> c<173> l<13:21> el<13:22>
n<> u<175> t<Constant_expression> p<181> c<174> s<180> l<13:21> el<13:22>
n<0> u<176> t<IntConst> p<177> l<13:26> el<13:27>
n<> u<177> t<Primary_literal> p<178> c<176> l<13:26> el<13:27>
n<> u<178> t<Constant_primary> p<179> c<177> l<13:26> el<13:27>
n<> u<179> t<Constant_expression> p<181> c<178> l<13:26> el<13:27>
n<> u<180> t<BinOp_Equiv> p<181> s<179> l<13:23> el<13:25>
n<> u<181> t<Constant_expression> p<311> c<175> s<218> l<13:21> el<13:27>
n<C> u<182> t<StringConst> p<183> l<14:32> el<14:33>
n<> u<183> t<Ps_or_hierarchical_identifier> p<186> c<182> s<185> l<14:32> el<14:33>
n<> u<184> t<Constant_bit_select> p<185> l<14:34> el<14:34>
n<> u<185> t<Constant_select> p<186> c<184> l<14:34> el<14:34>
n<> u<186> t<Net_lvalue> p<197> c<183> s<196> l<14:32> el<14:33>
n<IN1> u<187> t<StringConst> p<188> l<14:36> el<14:39>
n<> u<188> t<Primary_literal> p<189> c<187> l<14:36> el<14:39>
n<> u<189> t<Primary> p<190> c<188> l<14:36> el<14:39>
n<> u<190> t<Expression> p<196> c<189> s<195> l<14:36> el<14:39>
n<IN2> u<191> t<StringConst> p<192> l<14:42> el<14:45>
n<> u<192> t<Primary_literal> p<193> c<191> l<14:42> el<14:45>
n<> u<193> t<Primary> p<194> c<192> l<14:42> el<14:45>
n<> u<194> t<Expression> p<196> c<193> l<14:42> el<14:45>
n<> u<195> t<BinOp_BitwAnd> p<196> s<194> l<14:40> el<14:41>
n<> u<196> t<Expression> p<197> c<190> l<14:36> el<14:45>
n<> u<197> t<Net_assignment> p<214> c<186> s<213> l<14:32> el<14:45>
n<Y> u<198> t<StringConst> p<199> l<14:47> el<14:48>
n<> u<199> t<Ps_or_hierarchical_identifier> p<202> c<198> s<201> l<14:47> el<14:48>
n<> u<200> t<Constant_bit_select> p<201> l<14:49> el<14:49>
n<> u<201> t<Constant_select> p<202> c<200> l<14:49> el<14:49>
n<> u<202> t<Net_lvalue> p<213> c<199> s<212> l<14:47> el<14:48>
n<IN1> u<203> t<StringConst> p<204> l<14:51> el<14:54>
n<> u<204> t<Primary_literal> p<205> c<203> l<14:51> el<14:54>
n<> u<205> t<Primary> p<206> c<204> l<14:51> el<14:54>
n<> u<206> t<Expression> p<212> c<205> s<211> l<14:51> el<14:54>
n<IN2> u<207> t<StringConst> p<208> l<14:57> el<14:60>
n<> u<208> t<Primary_literal> p<209> c<207> l<14:57> el<14:60>
n<> u<209> t<Primary> p<210> c<208> l<14:57> el<14:60>
n<> u<210> t<Expression> p<212> c<209> l<14:57> el<14:60>
n<> u<211> t<BinOp_BitwXor> p<212> s<210> l<14:55> el<14:56>
n<> u<212> t<Expression> p<213> c<206> l<14:51> el<14:60>
n<> u<213> t<Net_assignment> p<214> c<202> l<14:47> el<14:60>
n<> u<214> t<List_of_net_assignments> p<215> c<197> l<14:32> el<14:60>
n<> u<215> t<Continuous_assign> p<216> c<214> l<14:25> el<14:61>
n<> u<216> t<Module_common_item> p<217> c<215> l<14:25> el<14:61>
n<> u<217> t<Module_or_generate_item> p<218> c<216> l<14:25> el<14:61>
n<> u<218> t<Generate_item> p<311> c<217> s<310> l<14:25> el<14:61>
n<C> u<219> t<StringConst> p<220> l<16:32> el<16:33>
n<> u<220> t<Ps_or_hierarchical_identifier> p<223> c<219> s<222> l<16:32> el<16:33>
n<> u<221> t<Constant_bit_select> p<222> l<16:34> el<16:34>
n<> u<222> t<Constant_select> p<223> c<221> l<16:34> el<16:34>
n<> u<223> t<Net_lvalue> p<268> c<220> s<267> l<16:32> el<16:33>
n<IN1> u<224> t<StringConst> p<225> l<16:37> el<16:40>
n<> u<225> t<Primary_literal> p<226> c<224> l<16:37> el<16:40>
n<> u<226> t<Primary> p<227> c<225> l<16:37> el<16:40>
n<> u<227> t<Expression> p<233> c<226> s<232> l<16:37> el<16:40>
n<IN2> u<228> t<StringConst> p<229> l<16:43> el<16:46>
n<> u<229> t<Primary_literal> p<230> c<228> l<16:43> el<16:46>
n<> u<230> t<Primary> p<231> c<229> l<16:43> el<16:46>
n<> u<231> t<Expression> p<233> c<230> l<16:43> el<16:46>
n<> u<232> t<BinOp_BitwAnd> p<233> s<231> l<16:41> el<16:42>
n<> u<233> t<Expression> p<234> c<227> l<16:37> el<16:46>
n<> u<234> t<Expression> p<267> c<233> s<266> l<16:36> el<16:47>
n<IN1> u<235> t<StringConst> p<236> l<16:52> el<16:55>
n<> u<236> t<Primary_literal> p<237> c<235> l<16:52> el<16:55>
n<> u<237> t<Primary> p<238> c<236> l<16:52> el<16:55>
n<> u<238> t<Expression> p<244> c<237> s<243> l<16:52> el<16:55>
n<IN2> u<239> t<StringConst> p<240> l<16:58> el<16:61>
n<> u<240> t<Primary_literal> p<241> c<239> l<16:58> el<16:61>
n<> u<241> t<Primary> p<242> c<240> l<16:58> el<16:61>
n<> u<242> t<Expression> p<244> c<241> l<16:58> el<16:61>
n<> u<243> t<BinOp_BitwOr> p<244> s<242> l<16:56> el<16:57>
n<> u<244> t<Expression> p<245> c<238> l<16:52> el<16:61>
n<> u<245> t<Expression> p<264> c<244> s<263> l<16:51> el<16:62>
n<STAGE> u<246> t<StringConst> p<260> s<256> l<16:65> el<16:70>
n<i> u<247> t<StringConst> p<248> l<16:71> el<16:72>
n<> u<248> t<Primary_literal> p<249> c<247> l<16:71> el<16:72>
n<> u<249> t<Constant_primary> p<250> c<248> l<16:71> el<16:72>
n<> u<250> t<Constant_expression> p<256> c<249> s<255> l<16:71> el<16:72>
n<1> u<251> t<IntConst> p<252> l<16:73> el<16:74>
n<> u<252> t<Primary_literal> p<253> c<251> l<16:73> el<16:74>
n<> u<253> t<Constant_primary> p<254> c<252> l<16:73> el<16:74>
n<> u<254> t<Constant_expression> p<256> c<253> l<16:73> el<16:74>
n<> u<255> t<BinOp_Minus> p<256> s<254> l<16:72> el<16:73>
n<> u<256> t<Constant_expression> p<260> c<250> s<257> l<16:71> el<16:74>
n<C> u<257> t<StringConst> p<260> s<259> l<16:76> el<16:77>
n<> u<258> t<Bit_select> p<259> l<16:77> el<16:77>
n<> u<259> t<Select> p<260> c<258> l<16:77> el<16:77>
n<> u<260> t<Complex_func_call> p<261> c<246> l<16:65> el<16:77>
n<> u<261> t<Primary> p<262> c<260> l<16:65> el<16:77>
n<> u<262> t<Expression> p<264> c<261> l<16:65> el<16:77>
n<> u<263> t<BinOp_BitwAnd> p<264> s<262> l<16:63> el<16:64>
n<> u<264> t<Expression> p<265> c<245> l<16:51> el<16:77>
n<> u<265> t<Expression> p<267> c<264> l<16:50> el<16:78>
n<> u<266> t<BinOp_BitwOr> p<267> s<265> l<16:48> el<16:49>
n<> u<267> t<Expression> p<268> c<234> l<16:36> el<16:78>
n<> u<268> t<Net_assignment> p<304> c<223> s<303> l<16:32> el<16:78>
n<Y> u<269> t<StringConst> p<270> l<17:32> el<17:33>
n<> u<270> t<Ps_or_hierarchical_identifier> p<273> c<269> s<272> l<17:32> el<17:33>
n<> u<271> t<Constant_bit_select> p<272> l<17:34> el<17:34>
n<> u<272> t<Constant_select> p<273> c<271> l<17:34> el<17:34>
n<> u<273> t<Net_lvalue> p<303> c<270> s<302> l<17:32> el<17:33>
n<IN1> u<274> t<StringConst> p<275> l<17:36> el<17:39>
n<> u<275> t<Primary_literal> p<276> c<274> l<17:36> el<17:39>
n<> u<276> t<Primary> p<277> c<275> l<17:36> el<17:39>
n<> u<277> t<Expression> p<283> c<276> s<282> l<17:36> el<17:39>
n<IN2> u<278> t<StringConst> p<279> l<17:42> el<17:45>
n<> u<279> t<Primary_literal> p<280> c<278> l<17:42> el<17:45>
n<> u<280> t<Primary> p<281> c<279> l<17:42> el<17:45>
n<> u<281> t<Expression> p<283> c<280> l<17:42> el<17:45>
n<> u<282> t<BinOp_BitwXor> p<283> s<281> l<17:40> el<17:41>
n<> u<283> t<Expression> p<302> c<277> s<301> l<17:36> el<17:45>
n<STAGE> u<284> t<StringConst> p<298> s<294> l<17:48> el<17:53>
n<i> u<285> t<StringConst> p<286> l<17:54> el<17:55>
n<> u<286> t<Primary_literal> p<287> c<285> l<17:54> el<17:55>
n<> u<287> t<Constant_primary> p<288> c<286> l<17:54> el<17:55>
n<> u<288> t<Constant_expression> p<294> c<287> s<293> l<17:54> el<17:55>
n<1> u<289> t<IntConst> p<290> l<17:56> el<17:57>
n<> u<290> t<Primary_literal> p<291> c<289> l<17:56> el<17:57>
n<> u<291> t<Constant_primary> p<292> c<290> l<17:56> el<17:57>
n<> u<292> t<Constant_expression> p<294> c<291> l<17:56> el<17:57>
n<> u<293> t<BinOp_Minus> p<294> s<292> l<17:55> el<17:56>
n<> u<294> t<Constant_expression> p<298> c<288> s<295> l<17:54> el<17:57>
n<C> u<295> t<StringConst> p<298> s<297> l<17:59> el<17:60>
n<> u<296> t<Bit_select> p<297> l<17:60> el<17:60>
n<> u<297> t<Select> p<298> c<296> l<17:60> el<17:60>
n<> u<298> t<Complex_func_call> p<299> c<284> l<17:48> el<17:60>
n<> u<299> t<Primary> p<300> c<298> l<17:48> el<17:60>
n<> u<300> t<Expression> p<302> c<299> l<17:48> el<17:60>
n<> u<301> t<BinOp_BitwXor> p<302> s<300> l<17:46> el<17:47>
n<> u<302> t<Expression> p<303> c<283> l<17:36> el<17:60>
n<> u<303> t<Net_assignment> p<304> c<273> l<17:32> el<17:60>
n<> u<304> t<List_of_net_assignments> p<305> c<268> l<16:32> el<17:60>
n<> u<305> t<Continuous_assign> p<306> c<304> l<16:25> el<17:61>
n<> u<306> t<Module_common_item> p<307> c<305> l<16:25> el<17:61>
n<> u<307> t<Module_or_generate_item> p<308> c<306> l<16:25> el<17:61>
n<> u<308> t<Generate_item> p<311> c<307> l<16:25> el<17:61>
n<> u<309> t<IF> p<311> s<181> l<13:17> el<13:19>
n<> u<310> t<ELSE> p<311> s<308> l<15:17> el<15:21>
n<> u<311> t<If_generate_construct> p<312> c<309> l<13:17> el<17:61>
n<> u<312> t<Conditional_generate_construct> p<313> c<311> l<13:17> el<17:61>
n<> u<313> t<Module_common_item> p<314> c<312> l<13:17> el<17:61>
n<> u<314> t<Module_or_generate_item> p<315> c<313> l<13:17> el<17:61>
n<> u<315> t<Generate_item> p<336> c<314> s<334> l<13:17> el<17:61>
n<y> u<316> t<StringConst> p<317> l<18:24> el<18:25>
n<> u<317> t<Ps_or_hierarchical_identifier> p<324> c<316> s<323> l<18:24> el<18:25>
n<i> u<318> t<StringConst> p<319> l<18:26> el<18:27>
n<> u<319> t<Primary_literal> p<320> c<318> l<18:26> el<18:27>
n<> u<320> t<Constant_primary> p<321> c<319> l<18:26> el<18:27>
n<> u<321> t<Constant_expression> p<322> c<320> l<18:26> el<18:27>
n<> u<322> t<Constant_bit_select> p<323> c<321> l<18:25> el<18:28>
n<> u<323> t<Constant_select> p<324> c<322> l<18:25> el<18:28>
n<> u<324> t<Net_lvalue> p<329> c<317> s<328> l<18:24> el<18:28>
n<Y> u<325> t<StringConst> p<326> l<18:31> el<18:32>
n<> u<326> t<Primary_literal> p<327> c<325> l<18:31> el<18:32>
n<> u<327> t<Primary> p<328> c<326> l<18:31> el<18:32>
n<> u<328> t<Expression> p<329> c<327> l<18:31> el<18:32>
n<> u<329> t<Net_assignment> p<330> c<324> l<18:24> el<18:32>
n<> u<330> t<List_of_net_assignments> p<331> c<329> l<18:24> el<18:32>
n<> u<331> t<Continuous_assign> p<332> c<330> l<18:17> el<18:33>
n<> u<332> t<Module_common_item> p<333> c<331> l<18:17> el<18:33>
n<> u<333> t<Module_or_generate_item> p<334> c<332> l<18:17> el<18:33>
n<> u<334> t<Generate_item> p<336> c<333> s<335> l<18:17> el<18:33>
n<> u<335> t<END> p<336> l<19:9> el<19:12>
n<> u<336> t<Generate_begin_end_block> p<337> c<125> l<10:41> el<19:12>
n<> u<337> t<Generate_item> p<338> c<336> l<10:41> el<19:12>
n<> u<338> t<Loop_generate_construct> p<339> c<101> l<10:9> el<19:12>
n<> u<339> t<Module_common_item> p<340> c<338> l<10:9> el<19:12>
n<> u<340> t<Module_or_generate_item> p<341> c<339> l<10:9> el<19:12>
n<> u<341> t<Generate_item> p<343> c<340> s<342> l<10:9> el<19:12>
n<> u<342> t<ENDGENERATE> p<343> l<20:1> el<20:12>
n<> u<343> t<Generate_region> p<344> c<341> l<9:1> el<20:12>
n<> u<344> t<Non_port_module_item> p<345> c<343> l<9:1> el<20:12>
n<> u<345> t<Module_item> p<347> c<344> s<346> l<9:1> el<20:12>
n<> u<346> t<ENDMODULE> p<347> l<24:1> el<24:10>
n<> u<347> t<Module_declaration> p<348> c<23> l<1:1> el<24:10>
n<> u<348> t<Description> p<349> c<347> l<1:1> el<24:10>
n<> u<349> t<Source_text> p<350> c<348> l<1:1> el<24:10>
n<> u<350> t<Top_level_rule> c<1> l<1:1> el<24:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:1:1: No timescale set for "carryadd".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:1:1: Compile module "work@carryadd".
[NTE:CP0309] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:1:23: Implicit port type (wire) for "y".
[INF:EL0526] Design Elaboration...
[INF:CP0335] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:10:41: Compile generate block "work@carryadd.STAGE[0]".
[INF:CP0335] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:14:25: Compile generate block "work@carryadd.STAGE[0].genblk1".
[INF:CP0335] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:10:41: Compile generate block "work@carryadd.STAGE[1]".
[INF:CP0335] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:16:25: Compile generate block "work@carryadd.STAGE[1].genblk1".
[NTE:EL0503] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:1:1: Top level module "work@carryadd".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
bit_select                                             8
constant                                              59
cont_assign                                           10
design                                                 1
gen_region                                             1
gen_scope                                              8
gen_scope_array                                        8
hier_path                                              2
int_typespec                                           4
logic_net                                             14
logic_typespec                                        11
module_inst                                            5
operation                                             25
param_assign                                           2
parameter                                              4
port                                                   6
range                                                 10
ref_obj                                               35
ref_typespec                                          24
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
bit_select                                            16
constant                                              59
cont_assign                                           20
design                                                 1
gen_region                                             1
gen_scope                                             12
gen_scope_array                                       12
hier_path                                              4
int_typespec                                           4
logic_net                                             14
logic_typespec                                        11
module_inst                                            5
operation                                             35
param_assign                                           2
parameter                                              4
port                                                   9
range                                                 10
ref_obj                                               64
ref_typespec                                          29
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CarryAdd/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/CarryAdd/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/CarryAdd/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@carryadd)
|vpiElaborated:1
|vpiName:work@carryadd
|uhdmallModules:
\_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
  |vpiParent:
  \_design: (work@carryadd)
  |vpiFullName:work@carryadd
  |vpiParameter:
  \_parameter: (work@carryadd.WIDTH), line:3:11, endln:3:16
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@carryadd.WIDTH)
      |vpiParent:
      \_parameter: (work@carryadd.WIDTH), line:3:11, endln:3:16
      |vpiFullName:work@carryadd.WIDTH
      |vpiActual:
      \_int_typespec: , line:3:1, endln:3:20
    |vpiName:WIDTH
    |vpiFullName:work@carryadd.WIDTH
  |vpiParamAssign:
  \_param_assign: , line:3:11, endln:3:20
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiRhs:
    \_constant: , line:3:19, endln:3:20
      |vpiParent:
      \_param_assign: , line:3:11, endln:3:20
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@carryadd)
        |vpiParent:
        \_constant: , line:3:19, endln:3:20
        |vpiFullName:work@carryadd
        |vpiActual:
        \_int_typespec: , line:3:1, endln:3:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@carryadd.WIDTH), line:3:11, endln:3:16
  |vpiDefName:work@carryadd
  |vpiNet:
  \_logic_net: (work@carryadd.a), line:1:17, endln:1:18
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:a
    |vpiFullName:work@carryadd.a
  |vpiNet:
  \_logic_net: (work@carryadd.b), line:1:20, endln:1:21
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:b
    |vpiFullName:work@carryadd.b
  |vpiNet:
  \_logic_net: (work@carryadd.y), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:y
    |vpiFullName:work@carryadd.y
  |vpiPort:
  \_port: (a), line:1:17, endln:1:18
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carryadd.a.a), line:1:17, endln:1:18
      |vpiParent:
      \_port: (a), line:1:17, endln:1:18
      |vpiName:a
      |vpiFullName:work@carryadd.a.a
      |vpiActual:
      \_logic_net: (work@carryadd.a), line:1:17, endln:1:18
    |vpiTypedef:
    \_ref_typespec: (work@carryadd.a)
      |vpiParent:
      \_port: (a), line:1:17, endln:1:18
      |vpiFullName:work@carryadd.a
      |vpiActual:
      \_logic_typespec: , line:5:7, endln:5:18
  |vpiPort:
  \_port: (b), line:1:20, endln:1:21
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carryadd.b.b), line:1:20, endln:1:21
      |vpiParent:
      \_port: (b), line:1:20, endln:1:21
      |vpiName:b
      |vpiFullName:work@carryadd.b.b
      |vpiActual:
      \_logic_net: (work@carryadd.b), line:1:20, endln:1:21
    |vpiTypedef:
    \_ref_typespec: (work@carryadd.b)
      |vpiParent:
      \_port: (b), line:1:20, endln:1:21
      |vpiFullName:work@carryadd.b
      |vpiActual:
      \_logic_typespec: , line:5:7, endln:5:18
  |vpiPort:
  \_port: (y), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@carryadd.y.y), line:1:23, endln:1:24
      |vpiParent:
      \_port: (y), line:1:23, endln:1:24
      |vpiName:y
      |vpiFullName:work@carryadd.y.y
      |vpiActual:
      \_logic_net: (work@carryadd.y), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_typespec: (work@carryadd.y)
      |vpiParent:
      \_port: (y), line:1:23, endln:1:24
      |vpiFullName:work@carryadd.y
      |vpiActual:
      \_logic_typespec: , line:6:8, endln:6:19
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiStmt:
    \_begin: (work@carryadd)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@carryadd
|uhdmtopModules:
\_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
  |vpiName:work@carryadd
  |vpiParameter:
  \_parameter: (work@carryadd.WIDTH), line:3:11, endln:3:16
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@carryadd.WIDTH)
      |vpiParent:
      \_parameter: (work@carryadd.WIDTH), line:3:11, endln:3:16
      |vpiFullName:work@carryadd.WIDTH
      |vpiActual:
      \_int_typespec: , line:3:1, endln:3:20
    |vpiName:WIDTH
    |vpiFullName:work@carryadd.WIDTH
  |vpiParamAssign:
  \_param_assign: , line:3:11, endln:3:20
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiRhs:
    \_constant: , line:3:19, endln:3:20
      |vpiParent:
      \_param_assign: , line:3:11, endln:3:20
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@carryadd)
        |vpiParent:
        \_constant: , line:3:19, endln:3:20
        |vpiFullName:work@carryadd
        |vpiActual:
        \_int_typespec: , line:3:1, endln:3:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@carryadd.WIDTH), line:3:11, endln:3:16
  |vpiDefName:work@carryadd
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@carryadd.a), line:1:17, endln:1:18
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@carryadd.a)
      |vpiParent:
      \_logic_net: (work@carryadd.a), line:1:17, endln:1:18
      |vpiFullName:work@carryadd.a
      |vpiActual:
      \_logic_typespec: , line:5:7, endln:5:18
    |vpiName:a
    |vpiFullName:work@carryadd.a
  |vpiNet:
  \_logic_net: (work@carryadd.b), line:1:20, endln:1:21
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@carryadd.b)
      |vpiParent:
      \_logic_net: (work@carryadd.b), line:1:20, endln:1:21
      |vpiFullName:work@carryadd.b
      |vpiActual:
      \_logic_typespec: , line:5:7, endln:5:18
    |vpiName:b
    |vpiFullName:work@carryadd.b
  |vpiNet:
  \_logic_net: (work@carryadd.y), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@carryadd.y)
      |vpiParent:
      \_logic_net: (work@carryadd.y), line:1:23, endln:1:24
      |vpiFullName:work@carryadd.y
      |vpiActual:
      \_logic_typespec: , line:6:8, endln:6:19
    |vpiName:y
    |vpiFullName:work@carryadd.y
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:17, endln:1:18
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carryadd.a), line:1:17, endln:1:18
      |vpiParent:
      \_port: (a), line:1:17, endln:1:18
      |vpiName:a
      |vpiFullName:work@carryadd.a
      |vpiActual:
      \_logic_net: (work@carryadd.a), line:1:17, endln:1:18
    |vpiTypedef:
    \_ref_typespec: (work@carryadd.a)
      |vpiParent:
      \_port: (a), line:1:17, endln:1:18
      |vpiFullName:work@carryadd.a
      |vpiActual:
      \_logic_typespec: , line:5:7, endln:5:18
    |vpiInstance:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
  |vpiPort:
  \_port: (b), line:1:20, endln:1:21
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carryadd.b), line:1:20, endln:1:21
      |vpiParent:
      \_port: (b), line:1:20, endln:1:21
      |vpiName:b
      |vpiFullName:work@carryadd.b
      |vpiActual:
      \_logic_net: (work@carryadd.b), line:1:20, endln:1:21
    |vpiTypedef:
    \_ref_typespec: (work@carryadd.b)
      |vpiParent:
      \_port: (b), line:1:20, endln:1:21
      |vpiFullName:work@carryadd.b
      |vpiActual:
      \_logic_typespec: , line:5:7, endln:5:18
    |vpiInstance:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
  |vpiPort:
  \_port: (y), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@carryadd.y), line:1:23, endln:1:24
      |vpiParent:
      \_port: (y), line:1:23, endln:1:24
      |vpiName:y
      |vpiFullName:work@carryadd.y
      |vpiActual:
      \_logic_net: (work@carryadd.y), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_typespec: (work@carryadd.y)
      |vpiParent:
      \_port: (y), line:1:23, endln:1:24
      |vpiFullName:work@carryadd.y
      |vpiActual:
      \_logic_typespec: , line:6:8, endln:6:19
    |vpiInstance:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:STAGE[0]
    |vpiFullName:work@carryadd.STAGE[0]
    |vpiGenScope:
    \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
      |vpiParent:
      \_gen_scope_array: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
      |vpiFullName:work@carryadd.STAGE[0]
      |vpiParameter:
      \_parameter: (work@carryadd.STAGE[0].i), line:10:0
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
        |UINT:0
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[0].i)
          |vpiParent:
          \_parameter: (work@carryadd.STAGE[0].i), line:10:0
          |vpiFullName:work@carryadd.STAGE[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@carryadd.STAGE[0].i
      |vpiNet:
      \_logic_net: (work@carryadd.STAGE[0].IN1), line:11:22, endln:11:25
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[0].IN1)
          |vpiParent:
          \_logic_net: (work@carryadd.STAGE[0].IN1), line:11:22, endln:11:25
          |vpiFullName:work@carryadd.STAGE[0].IN1
          |vpiActual:
          \_logic_typespec: , line:11:17, endln:11:21
        |vpiName:IN1
        |vpiFullName:work@carryadd.STAGE[0].IN1
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@carryadd.STAGE[0].IN2), line:11:34, endln:11:37
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[0].IN2)
          |vpiParent:
          \_logic_net: (work@carryadd.STAGE[0].IN2), line:11:34, endln:11:37
          |vpiFullName:work@carryadd.STAGE[0].IN2
          |vpiActual:
          \_logic_typespec: , line:11:17, endln:11:21
        |vpiName:IN2
        |vpiFullName:work@carryadd.STAGE[0].IN2
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@carryadd.STAGE[0].C), line:12:22, endln:12:23
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[0].C)
          |vpiParent:
          \_logic_net: (work@carryadd.STAGE[0].C), line:12:22, endln:12:23
          |vpiFullName:work@carryadd.STAGE[0].C
          |vpiActual:
          \_logic_typespec: , line:12:17, endln:12:21
        |vpiName:C
        |vpiFullName:work@carryadd.STAGE[0].C
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@carryadd.STAGE[0].Y), line:12:25, endln:12:26
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[0].Y)
          |vpiParent:
          \_logic_net: (work@carryadd.STAGE[0].Y), line:12:25, endln:12:26
          |vpiFullName:work@carryadd.STAGE[0].Y
          |vpiActual:
          \_logic_typespec: , line:12:17, endln:12:21
        |vpiName:Y
        |vpiFullName:work@carryadd.STAGE[0].Y
        |vpiNetType:1
      |vpiContAssign:
      \_cont_assign: , line:11:22, endln:11:25
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
        |vpiNetDeclAssign:1
        |vpiRhs:
        \_bit_select: (work@carryadd.a), line:11:30, endln:11:31
          |vpiParent:
          \_cont_assign: , line:11:22, endln:11:25
          |vpiName:a
          |vpiFullName:work@carryadd.a
          |vpiActual:
          \_logic_net: (work@carryadd.a), line:1:17, endln:1:18
          |vpiIndex:
          \_ref_obj: (work@carryadd.STAGE[0].i), line:11:30, endln:11:31
            |vpiParent:
            \_bit_select: (work@carryadd.a), line:11:30, endln:11:31
            |vpiName:i
            |vpiFullName:work@carryadd.STAGE[0].i
            |vpiActual:
            \_parameter: (work@carryadd.STAGE[0].i), line:10:0
        |vpiLhs:
        \_logic_net: (work@carryadd.STAGE[0].IN1), line:11:22, endln:11:25
      |vpiContAssign:
      \_cont_assign: , line:11:34, endln:11:37
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
        |vpiNetDeclAssign:1
        |vpiRhs:
        \_bit_select: (work@carryadd.b), line:11:42, endln:11:43
          |vpiParent:
          \_cont_assign: , line:11:34, endln:11:37
          |vpiName:b
          |vpiFullName:work@carryadd.b
          |vpiActual:
          \_logic_net: (work@carryadd.b), line:1:20, endln:1:21
          |vpiIndex:
          \_ref_obj: (work@carryadd.STAGE[0].i), line:11:42, endln:11:43
            |vpiParent:
            \_bit_select: (work@carryadd.b), line:11:42, endln:11:43
            |vpiName:i
            |vpiFullName:work@carryadd.STAGE[0].i
            |vpiActual:
            \_parameter: (work@carryadd.STAGE[0].i), line:10:0
        |vpiLhs:
        \_logic_net: (work@carryadd.STAGE[0].IN2), line:11:34, endln:11:37
      |vpiContAssign:
      \_cont_assign: , line:18:24, endln:18:32
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
        |vpiRhs:
        \_ref_obj: (work@carryadd.STAGE[0].Y), line:18:31, endln:18:32
          |vpiParent:
          \_cont_assign: , line:18:24, endln:18:32
          |vpiName:Y
          |vpiFullName:work@carryadd.STAGE[0].Y
          |vpiActual:
          \_logic_net: (work@carryadd.STAGE[0].Y), line:12:25, endln:12:26
        |vpiLhs:
        \_bit_select: (work@carryadd.y), line:18:24, endln:18:28
          |vpiParent:
          \_cont_assign: , line:18:24, endln:18:32
          |vpiName:y
          |vpiFullName:work@carryadd.y
          |vpiActual:
          \_logic_net: (work@carryadd.y), line:1:23, endln:1:24
          |vpiIndex:
          \_ref_obj: (work@carryadd.STAGE[0].i), line:18:26, endln:18:27
            |vpiParent:
            \_bit_select: (work@carryadd.y), line:18:24, endln:18:28
            |vpiName:i
            |vpiFullName:work@carryadd.STAGE[0].i
            |vpiActual:
            \_parameter: (work@carryadd.STAGE[0].i), line:10:0
      |vpiGenScopeArray:
      \_gen_scope_array: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
        |vpiName:genblk1
        |vpiFullName:work@carryadd.STAGE[0].genblk1
        |vpiGenScope:
        \_gen_scope: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
          |vpiParent:
          \_gen_scope_array: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
          |vpiFullName:work@carryadd.STAGE[0].genblk1
          |vpiContAssign:
          \_cont_assign: , line:14:32, endln:14:60
            |vpiParent:
            \_gen_scope: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
            |vpiRhs:
            \_operation: , line:14:36, endln:14:45
              |vpiParent:
              \_cont_assign: , line:14:32, endln:14:60
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@carryadd.STAGE[0].genblk1.IN1), line:14:36, endln:14:39
                |vpiParent:
                \_operation: , line:14:36, endln:14:45
                |vpiName:IN1
                |vpiFullName:work@carryadd.STAGE[0].genblk1.IN1
                |vpiActual:
                \_logic_net: (work@carryadd.STAGE[0].IN1), line:11:22, endln:11:25
              |vpiOperand:
              \_ref_obj: (work@carryadd.STAGE[0].genblk1.IN2), line:14:42, endln:14:45
                |vpiParent:
                \_operation: , line:14:36, endln:14:45
                |vpiName:IN2
                |vpiFullName:work@carryadd.STAGE[0].genblk1.IN2
                |vpiActual:
                \_logic_net: (work@carryadd.STAGE[0].IN2), line:11:34, endln:11:37
            |vpiLhs:
            \_ref_obj: (work@carryadd.STAGE[0].genblk1.C), line:14:32, endln:14:33
              |vpiParent:
              \_cont_assign: , line:14:32, endln:14:60
              |vpiName:C
              |vpiFullName:work@carryadd.STAGE[0].genblk1.C
              |vpiActual:
              \_logic_net: (work@carryadd.STAGE[0].C), line:12:22, endln:12:23
          |vpiContAssign:
          \_cont_assign: , line:14:32, endln:14:60
            |vpiParent:
            \_gen_scope: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
            |vpiRhs:
            \_operation: , line:14:51, endln:14:60
              |vpiParent:
              \_cont_assign: , line:14:32, endln:14:60
              |vpiOpType:30
              |vpiOperand:
              \_ref_obj: (work@carryadd.STAGE[0].genblk1.IN1), line:14:51, endln:14:54
                |vpiParent:
                \_operation: , line:14:51, endln:14:60
                |vpiName:IN1
                |vpiFullName:work@carryadd.STAGE[0].genblk1.IN1
                |vpiActual:
                \_logic_net: (work@carryadd.STAGE[0].IN1), line:11:22, endln:11:25
              |vpiOperand:
              \_ref_obj: (work@carryadd.STAGE[0].genblk1.IN2), line:14:57, endln:14:60
                |vpiParent:
                \_operation: , line:14:51, endln:14:60
                |vpiName:IN2
                |vpiFullName:work@carryadd.STAGE[0].genblk1.IN2
                |vpiActual:
                \_logic_net: (work@carryadd.STAGE[0].IN2), line:11:34, endln:11:37
            |vpiLhs:
            \_ref_obj: (work@carryadd.STAGE[0].genblk1.Y), line:14:47, endln:14:48
              |vpiParent:
              \_cont_assign: , line:14:32, endln:14:60
              |vpiName:Y
              |vpiFullName:work@carryadd.STAGE[0].genblk1.Y
              |vpiActual:
              \_logic_net: (work@carryadd.STAGE[0].Y), line:12:25, endln:12:26
  |vpiGenScopeArray:
  \_gen_scope_array: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
    |vpiParent:
    \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:STAGE[1]
    |vpiFullName:work@carryadd.STAGE[1]
    |vpiGenScope:
    \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
      |vpiParent:
      \_gen_scope_array: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
      |vpiFullName:work@carryadd.STAGE[1]
      |vpiParameter:
      \_parameter: (work@carryadd.STAGE[1].i), line:10:0
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[1].i)
          |vpiParent:
          \_parameter: (work@carryadd.STAGE[1].i), line:10:0
          |vpiFullName:work@carryadd.STAGE[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@carryadd.STAGE[1].i
      |vpiNet:
      \_logic_net: (work@carryadd.STAGE[1].IN1), line:11:22, endln:11:25
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[1].IN1)
          |vpiParent:
          \_logic_net: (work@carryadd.STAGE[1].IN1), line:11:22, endln:11:25
          |vpiFullName:work@carryadd.STAGE[1].IN1
          |vpiActual:
          \_logic_typespec: , line:11:17, endln:11:21
        |vpiName:IN1
        |vpiFullName:work@carryadd.STAGE[1].IN1
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@carryadd.STAGE[1].IN2), line:11:34, endln:11:37
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[1].IN2)
          |vpiParent:
          \_logic_net: (work@carryadd.STAGE[1].IN2), line:11:34, endln:11:37
          |vpiFullName:work@carryadd.STAGE[1].IN2
          |vpiActual:
          \_logic_typespec: , line:11:17, endln:11:21
        |vpiName:IN2
        |vpiFullName:work@carryadd.STAGE[1].IN2
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@carryadd.STAGE[1].C), line:12:22, endln:12:23
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[1].C)
          |vpiParent:
          \_logic_net: (work@carryadd.STAGE[1].C), line:12:22, endln:12:23
          |vpiFullName:work@carryadd.STAGE[1].C
          |vpiActual:
          \_logic_typespec: , line:12:17, endln:12:21
        |vpiName:C
        |vpiFullName:work@carryadd.STAGE[1].C
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@carryadd.STAGE[1].Y), line:12:25, endln:12:26
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
        |vpiTypespec:
        \_ref_typespec: (work@carryadd.STAGE[1].Y)
          |vpiParent:
          \_logic_net: (work@carryadd.STAGE[1].Y), line:12:25, endln:12:26
          |vpiFullName:work@carryadd.STAGE[1].Y
          |vpiActual:
          \_logic_typespec: , line:12:17, endln:12:21
        |vpiName:Y
        |vpiFullName:work@carryadd.STAGE[1].Y
        |vpiNetType:1
      |vpiContAssign:
      \_cont_assign: , line:11:22, endln:11:25
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
        |vpiNetDeclAssign:1
        |vpiRhs:
        \_bit_select: (work@carryadd.a), line:11:30, endln:11:31
          |vpiParent:
          \_cont_assign: , line:11:22, endln:11:25
          |vpiName:a
          |vpiFullName:work@carryadd.a
          |vpiActual:
          \_logic_net: (work@carryadd.a), line:1:17, endln:1:18
          |vpiIndex:
          \_ref_obj: (work@carryadd.STAGE[1].i), line:11:30, endln:11:31
            |vpiParent:
            \_bit_select: (work@carryadd.a), line:11:30, endln:11:31
            |vpiName:i
            |vpiFullName:work@carryadd.STAGE[1].i
            |vpiActual:
            \_parameter: (work@carryadd.STAGE[1].i), line:10:0
        |vpiLhs:
        \_logic_net: (work@carryadd.STAGE[1].IN1), line:11:22, endln:11:25
      |vpiContAssign:
      \_cont_assign: , line:11:34, endln:11:37
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
        |vpiNetDeclAssign:1
        |vpiRhs:
        \_bit_select: (work@carryadd.b), line:11:42, endln:11:43
          |vpiParent:
          \_cont_assign: , line:11:34, endln:11:37
          |vpiName:b
          |vpiFullName:work@carryadd.b
          |vpiActual:
          \_logic_net: (work@carryadd.b), line:1:20, endln:1:21
          |vpiIndex:
          \_ref_obj: (work@carryadd.STAGE[1].i), line:11:42, endln:11:43
            |vpiParent:
            \_bit_select: (work@carryadd.b), line:11:42, endln:11:43
            |vpiName:i
            |vpiFullName:work@carryadd.STAGE[1].i
            |vpiActual:
            \_parameter: (work@carryadd.STAGE[1].i), line:10:0
        |vpiLhs:
        \_logic_net: (work@carryadd.STAGE[1].IN2), line:11:34, endln:11:37
      |vpiContAssign:
      \_cont_assign: , line:18:24, endln:18:32
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
        |vpiRhs:
        \_ref_obj: (work@carryadd.STAGE[1].Y), line:18:31, endln:18:32
          |vpiParent:
          \_cont_assign: , line:18:24, endln:18:32
          |vpiName:Y
          |vpiFullName:work@carryadd.STAGE[1].Y
          |vpiActual:
          \_logic_net: (work@carryadd.STAGE[1].Y), line:12:25, endln:12:26
        |vpiLhs:
        \_bit_select: (work@carryadd.y), line:18:24, endln:18:28
          |vpiParent:
          \_cont_assign: , line:18:24, endln:18:32
          |vpiName:y
          |vpiFullName:work@carryadd.y
          |vpiActual:
          \_logic_net: (work@carryadd.y), line:1:23, endln:1:24
          |vpiIndex:
          \_ref_obj: (work@carryadd.STAGE[1].i), line:18:26, endln:18:27
            |vpiParent:
            \_bit_select: (work@carryadd.y), line:18:24, endln:18:28
            |vpiName:i
            |vpiFullName:work@carryadd.STAGE[1].i
            |vpiActual:
            \_parameter: (work@carryadd.STAGE[1].i), line:10:0
      |vpiGenScopeArray:
      \_gen_scope_array: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
        |vpiName:genblk1
        |vpiFullName:work@carryadd.STAGE[1].genblk1
        |vpiGenScope:
        \_gen_scope: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
          |vpiParent:
          \_gen_scope_array: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
          |vpiFullName:work@carryadd.STAGE[1].genblk1
          |vpiContAssign:
          \_cont_assign: , line:16:32, endln:17:60
            |vpiParent:
            \_gen_scope: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
            |vpiRhs:
            \_operation: , line:16:36, endln:16:78
              |vpiParent:
              \_cont_assign: , line:16:32, endln:17:60
              |vpiOpType:29
              |vpiOperand:
              \_operation: , line:16:37, endln:16:46
                |vpiParent:
                \_operation: , line:16:36, endln:16:78
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN1), line:16:37, endln:16:40
                  |vpiParent:
                  \_operation: , line:16:37, endln:16:46
                  |vpiName:IN1
                  |vpiFullName:work@carryadd.STAGE[1].genblk1.IN1
                  |vpiActual:
                  \_logic_net: (work@carryadd.STAGE[1].IN1), line:11:22, endln:11:25
                |vpiOperand:
                \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN2), line:16:43, endln:16:46
                  |vpiParent:
                  \_operation: , line:16:37, endln:16:46
                  |vpiName:IN2
                  |vpiFullName:work@carryadd.STAGE[1].genblk1.IN2
                  |vpiActual:
                  \_logic_net: (work@carryadd.STAGE[1].IN2), line:11:34, endln:11:37
              |vpiOperand:
              \_operation: , line:16:51, endln:16:77
                |vpiParent:
                \_operation: , line:16:36, endln:16:78
                |vpiOpType:28
                |vpiOperand:
                \_operation: , line:16:52, endln:16:61
                  |vpiParent:
                  \_operation: , line:16:51, endln:16:77
                  |vpiOpType:29
                  |vpiOperand:
                  \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN1), line:16:52, endln:16:55
                    |vpiParent:
                    \_operation: , line:16:52, endln:16:61
                    |vpiName:IN1
                    |vpiFullName:work@carryadd.STAGE[1].genblk1.IN1
                    |vpiActual:
                    \_logic_net: (work@carryadd.STAGE[1].IN1), line:11:22, endln:11:25
                  |vpiOperand:
                  \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN2), line:16:58, endln:16:61
                    |vpiParent:
                    \_operation: , line:16:52, endln:16:61
                    |vpiName:IN2
                    |vpiFullName:work@carryadd.STAGE[1].genblk1.IN2
                    |vpiActual:
                    \_logic_net: (work@carryadd.STAGE[1].IN2), line:11:34, endln:11:37
                |vpiOperand:
                \_hier_path: (STAGE[i - 1].C), line:16:65, endln:16:77
                  |vpiParent:
                  \_operation: , line:16:51, endln:16:77
                  |vpiName:STAGE[i - 1].C
                  |vpiActual:
                  \_bit_select: (STAGE[i - 1]), line:16:65, endln:16:70
                    |vpiParent:
                    \_hier_path: (STAGE[i - 1].C), line:16:65, endln:16:77
                    |vpiName:STAGE
                    |vpiFullName:STAGE[i - 1]
                    |vpiIndex:
                    \_operation: , line:16:71, endln:16:74
                      |vpiParent:
                      \_bit_select: (STAGE[i - 1]), line:16:65, endln:16:70
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@carryadd.STAGE[1].genblk1.STAGE[i - 1].C.STAGE.i), line:16:71, endln:16:72
                        |vpiParent:
                        \_operation: , line:16:71, endln:16:74
                        |vpiName:i
                        |vpiFullName:work@carryadd.STAGE[1].genblk1.STAGE[i - 1].C.STAGE.i
                        |vpiActual:
                        \_parameter: (work@carryadd.STAGE[1].i), line:10:0
                      |vpiOperand:
                      \_constant: , line:16:73, endln:16:74
                        |vpiParent:
                        \_operation: , line:16:71, endln:16:74
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                  |vpiActual:
                  \_ref_obj: (work@carryadd.STAGE[1].genblk1.C), line:16:76, endln:16:77
                    |vpiParent:
                    \_hier_path: (STAGE[i - 1].C), line:16:65, endln:16:77
                    |vpiName:C
                    |vpiFullName:work@carryadd.STAGE[1].genblk1.C
                    |vpiActual:
                    \_logic_net: (work@carryadd.STAGE[1].C), line:12:22, endln:12:23
            |vpiLhs:
            \_ref_obj: (work@carryadd.STAGE[1].genblk1.C), line:16:32, endln:16:33
              |vpiParent:
              \_cont_assign: , line:16:32, endln:17:60
              |vpiName:C
              |vpiFullName:work@carryadd.STAGE[1].genblk1.C
              |vpiActual:
              \_logic_net: (work@carryadd.STAGE[1].C), line:12:22, endln:12:23
          |vpiContAssign:
          \_cont_assign: , line:16:32, endln:17:60
            |vpiParent:
            \_gen_scope: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
            |vpiRhs:
            \_operation: , line:17:36, endln:17:60
              |vpiParent:
              \_cont_assign: , line:16:32, endln:17:60
              |vpiOpType:30
              |vpiOperand:
              \_operation: , line:17:36, endln:17:45
                |vpiParent:
                \_operation: , line:17:36, endln:17:60
                |vpiOpType:30
                |vpiOperand:
                \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN1), line:17:36, endln:17:39
                  |vpiParent:
                  \_operation: , line:17:36, endln:17:45
                  |vpiName:IN1
                  |vpiFullName:work@carryadd.STAGE[1].genblk1.IN1
                  |vpiActual:
                  \_logic_net: (work@carryadd.STAGE[1].IN1), line:11:22, endln:11:25
                |vpiOperand:
                \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN2), line:17:42, endln:17:45
                  |vpiParent:
                  \_operation: , line:17:36, endln:17:45
                  |vpiName:IN2
                  |vpiFullName:work@carryadd.STAGE[1].genblk1.IN2
                  |vpiActual:
                  \_logic_net: (work@carryadd.STAGE[1].IN2), line:11:34, endln:11:37
              |vpiOperand:
              \_hier_path: (STAGE[i - 1].C), line:17:48, endln:17:60
                |vpiParent:
                \_operation: , line:17:36, endln:17:60
                |vpiName:STAGE[i - 1].C
                |vpiActual:
                \_bit_select: (STAGE[i - 1]), line:17:48, endln:17:53
                  |vpiParent:
                  \_hier_path: (STAGE[i - 1].C), line:17:48, endln:17:60
                  |vpiName:STAGE
                  |vpiFullName:STAGE[i - 1]
                  |vpiIndex:
                  \_operation: , line:17:54, endln:17:57
                    |vpiParent:
                    \_bit_select: (STAGE[i - 1]), line:17:48, endln:17:53
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@carryadd.STAGE[1].genblk1.STAGE[i - 1].C.STAGE.i), line:17:54, endln:17:55
                      |vpiParent:
                      \_operation: , line:17:54, endln:17:57
                      |vpiName:i
                      |vpiFullName:work@carryadd.STAGE[1].genblk1.STAGE[i - 1].C.STAGE.i
                      |vpiActual:
                      \_parameter: (work@carryadd.STAGE[1].i), line:10:0
                    |vpiOperand:
                    \_constant: , line:17:56, endln:17:57
                      |vpiParent:
                      \_operation: , line:17:54, endln:17:57
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                |vpiActual:
                \_ref_obj: (work@carryadd.STAGE[1].genblk1.C), line:17:59, endln:17:60
                  |vpiParent:
                  \_hier_path: (STAGE[i - 1].C), line:17:48, endln:17:60
                  |vpiName:C
                  |vpiFullName:work@carryadd.STAGE[1].genblk1.C
                  |vpiActual:
                  \_logic_net: (work@carryadd.STAGE[1].C), line:12:22, endln:12:23
            |vpiLhs:
            \_ref_obj: (work@carryadd.STAGE[1].genblk1.Y), line:17:32, endln:17:33
              |vpiParent:
              \_cont_assign: , line:16:32, endln:17:60
              |vpiName:Y
              |vpiFullName:work@carryadd.STAGE[1].genblk1.Y
              |vpiActual:
              \_logic_net: (work@carryadd.STAGE[1].Y), line:12:25, endln:12:26
\_weaklyReferenced:
\_int_typespec: , line:3:1, endln:3:20
\_logic_typespec: , line:5:7, endln:5:18
  |vpiRange:
  \_range: , line:5:7, endln:5:18
    |vpiParent:
    \_logic_typespec: , line:5:7, endln:5:18
    |vpiLeftRange:
    \_constant: , line:5:8, endln:5:13
      |vpiParent:
      \_range: , line:5:7, endln:5:18
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:16, endln:5:17
      |vpiParent:
      \_range: , line:5:7, endln:5:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:8, endln:6:19
  |vpiRange:
  \_range: , line:6:8, endln:6:19
    |vpiParent:
    \_logic_typespec: , line:6:8, endln:6:19
    |vpiLeftRange:
    \_constant: , line:6:9, endln:6:14
      |vpiParent:
      \_range: , line:6:8, endln:6:19
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:6:17, endln:6:18
      |vpiParent:
      \_range: , line:6:8, endln:6:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:7, endln:5:18
  |vpiParent:
  \_logic_net: (work@carryadd.b), line:1:20, endln:1:21
  |vpiRange:
  \_range: , line:5:7, endln:5:18
    |vpiParent:
    \_logic_typespec: , line:5:7, endln:5:18
    |vpiLeftRange:
    \_constant: , line:5:8, endln:5:13
      |vpiParent:
      \_range: , line:5:7, endln:5:18
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:16, endln:5:17
      |vpiParent:
      \_range: , line:5:7, endln:5:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:8, endln:6:19
  |vpiParent:
  \_logic_net: (work@carryadd.y), line:1:23, endln:1:24
  |vpiRange:
  \_range: , line:6:8, endln:6:19
    |vpiParent:
    \_logic_typespec: , line:6:8, endln:6:19
    |vpiLeftRange:
    \_constant: , line:6:9, endln:6:14
      |vpiParent:
      \_range: , line:6:8, endln:6:19
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:6:17, endln:6:18
      |vpiParent:
      \_range: , line:6:8, endln:6:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:17, endln:11:21
\_logic_typespec: , line:12:17, endln:12:21
  |vpiParent:
  \_logic_net: (work@carryadd.STAGE[0].Y), line:12:25, endln:12:26
\_logic_typespec: , line:11:17, endln:11:21
\_logic_typespec: , line:12:17, endln:12:21
  |vpiParent:
  \_logic_net: (work@carryadd.STAGE[1].Y), line:12:25, endln:12:26
\_operation: , line:16:71, endln:16:74
  |vpiParent:
  \_hier_path: (STAGE[i - 1].C), line:16:65, endln:16:77
  |vpiOpType:11
  |vpiOperand:
  \_ref_obj: (work@carryadd.STAGE[1].genblk1.STAGE[i - 1].C.i), line:16:71, endln:16:72
    |vpiParent:
    \_operation: , line:16:71, endln:16:74
    |vpiName:i
    |vpiFullName:work@carryadd.STAGE[1].genblk1.STAGE[i - 1].C.i
  |vpiOperand:
  \_constant: , line:16:73, endln:16:74
\_hier_path: (STAGE[i - 1].C), line:16:65, endln:16:77
  |vpiParent:
  \_operation: , line:16:51, endln:16:77
  |vpiName:STAGE[i - 1].C
  |vpiActual:
  \_bit_select: (STAGE[i - 1]), line:16:65, endln:16:70
    |vpiParent:
    \_hier_path: (STAGE[i - 1].C), line:16:65, endln:16:77
    |vpiName:STAGE
    |vpiFullName:STAGE[i - 1]
    |vpiIndex:
    \_operation: , line:16:71, endln:16:74
  |vpiActual:
  \_ref_obj: (work@carryadd.STAGE[1].genblk1.C), line:16:76, endln:16:77
    |vpiParent:
    \_hier_path: (STAGE[i - 1].C), line:16:65, endln:16:77
    |vpiName:C
    |vpiFullName:work@carryadd.STAGE[1].genblk1.C
\_operation: , line:16:51, endln:16:77
  |vpiParent:
  \_operation: , line:16:36, endln:16:78
  |vpiOpType:28
  |vpiOperand:
  \_operation: , line:16:52, endln:16:61
    |vpiParent:
    \_operation: , line:16:51, endln:16:77
    |vpiOpType:29
    |vpiOperand:
    \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN1), line:16:52, endln:16:55
      |vpiParent:
      \_operation: , line:16:52, endln:16:61
      |vpiName:IN1
      |vpiFullName:work@carryadd.STAGE[1].genblk1.IN1
    |vpiOperand:
    \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN2), line:16:58, endln:16:61
      |vpiParent:
      \_operation: , line:16:52, endln:16:61
      |vpiName:IN2
      |vpiFullName:work@carryadd.STAGE[1].genblk1.IN2
  |vpiOperand:
  \_hier_path: (STAGE[i - 1].C), line:16:65, endln:16:77
\_operation: , line:16:36, endln:16:78
  |vpiParent:
  \_cont_assign: , line:16:32, endln:17:60
  |vpiOpType:29
  |vpiOperand:
  \_operation: , line:16:37, endln:16:46
    |vpiParent:
    \_operation: , line:16:36, endln:16:78
    |vpiOpType:28
    |vpiOperand:
    \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN1), line:16:37, endln:16:40
      |vpiParent:
      \_operation: , line:16:37, endln:16:46
      |vpiName:IN1
      |vpiFullName:work@carryadd.STAGE[1].genblk1.IN1
    |vpiOperand:
    \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN2), line:16:43, endln:16:46
      |vpiParent:
      \_operation: , line:16:37, endln:16:46
      |vpiName:IN2
      |vpiFullName:work@carryadd.STAGE[1].genblk1.IN2
  |vpiOperand:
  \_operation: , line:16:51, endln:16:77
\_cont_assign: , line:16:32, endln:17:60
  |vpiParent:
  \_gen_scope: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
  |vpiRhs:
  \_operation: , line:16:36, endln:16:78
  |vpiLhs:
  \_ref_obj: (work@carryadd.STAGE[1].genblk1.C), line:16:32, endln:16:33
    |vpiParent:
    \_cont_assign: , line:16:32, endln:17:60
    |vpiName:C
    |vpiFullName:work@carryadd.STAGE[1].genblk1.C
    |vpiActual:
    \_logic_net: (work@carryadd.STAGE[1].C), line:12:22, endln:12:23
\_operation: , line:17:54, endln:17:57
  |vpiParent:
  \_hier_path: (STAGE[i - 1].C), line:17:48, endln:17:60
  |vpiOpType:11
  |vpiOperand:
  \_ref_obj: (work@carryadd.STAGE[1].genblk1.STAGE[i - 1].C.i), line:17:54, endln:17:55
    |vpiParent:
    \_operation: , line:17:54, endln:17:57
    |vpiName:i
    |vpiFullName:work@carryadd.STAGE[1].genblk1.STAGE[i - 1].C.i
  |vpiOperand:
  \_constant: , line:17:56, endln:17:57
\_hier_path: (STAGE[i - 1].C), line:17:48, endln:17:60
  |vpiParent:
  \_operation: , line:17:36, endln:17:60
  |vpiName:STAGE[i - 1].C
  |vpiActual:
  \_bit_select: (STAGE[i - 1]), line:17:48, endln:17:53
    |vpiParent:
    \_hier_path: (STAGE[i - 1].C), line:17:48, endln:17:60
    |vpiName:STAGE
    |vpiFullName:STAGE[i - 1]
    |vpiIndex:
    \_operation: , line:17:54, endln:17:57
  |vpiActual:
  \_ref_obj: (work@carryadd.STAGE[1].genblk1.C), line:17:59, endln:17:60
    |vpiParent:
    \_hier_path: (STAGE[i - 1].C), line:17:48, endln:17:60
    |vpiName:C
    |vpiFullName:work@carryadd.STAGE[1].genblk1.C
\_operation: , line:17:36, endln:17:60
  |vpiParent:
  \_cont_assign: , line:16:32, endln:17:60
  |vpiOpType:30
  |vpiOperand:
  \_operation: , line:17:36, endln:17:45
    |vpiParent:
    \_operation: , line:17:36, endln:17:60
    |vpiOpType:30
    |vpiOperand:
    \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN1), line:17:36, endln:17:39
      |vpiParent:
      \_operation: , line:17:36, endln:17:45
      |vpiName:IN1
      |vpiFullName:work@carryadd.STAGE[1].genblk1.IN1
    |vpiOperand:
    \_ref_obj: (work@carryadd.STAGE[1].genblk1.IN2), line:17:42, endln:17:45
      |vpiParent:
      \_operation: , line:17:36, endln:17:45
      |vpiName:IN2
      |vpiFullName:work@carryadd.STAGE[1].genblk1.IN2
  |vpiOperand:
  \_hier_path: (STAGE[i - 1].C), line:17:48, endln:17:60
\_cont_assign: , line:16:32, endln:17:60
  |vpiParent:
  \_gen_scope: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
  |vpiRhs:
  \_operation: , line:17:36, endln:17:60
  |vpiLhs:
  \_ref_obj: (work@carryadd.STAGE[1].genblk1.Y), line:17:32, endln:17:33
    |vpiParent:
    \_cont_assign: , line:16:32, endln:17:60
    |vpiName:Y
    |vpiFullName:work@carryadd.STAGE[1].genblk1.Y
    |vpiActual:
    \_logic_net: (work@carryadd.STAGE[1].Y), line:12:25, endln:12:26
\_logic_typespec: , line:5:7, endln:5:18
  |vpiRange:
  \_range: , line:5:7, endln:5:18
    |vpiParent:
    \_logic_typespec: , line:5:7, endln:5:18
    |vpiLeftRange:
    \_operation: , line:5:8, endln:5:15
      |vpiParent:
      \_range: , line:5:7, endln:5:18
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:5:8, endln:5:13
        |vpiParent:
        \_operation: , line:5:8, endln:5:15
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:5:14, endln:5:15
        |vpiParent:
        \_operation: , line:5:8, endln:5:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:16, endln:5:17
      |vpiParent:
      \_range: , line:5:7, endln:5:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:7, endln:5:18
  |vpiRange:
  \_range: , line:5:7, endln:5:18
    |vpiParent:
    \_logic_typespec: , line:5:7, endln:5:18
    |vpiLeftRange:
    \_operation: , line:5:8, endln:5:15
      |vpiParent:
      \_range: , line:5:7, endln:5:18
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:5:8, endln:5:13
        |vpiParent:
        \_operation: , line:5:8, endln:5:15
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:5:14, endln:5:15
        |vpiParent:
        \_operation: , line:5:8, endln:5:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:16, endln:5:17
      |vpiParent:
      \_range: , line:5:7, endln:5:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:8, endln:6:19
  |vpiRange:
  \_range: , line:6:8, endln:6:19
    |vpiParent:
    \_logic_typespec: , line:6:8, endln:6:19
    |vpiLeftRange:
    \_operation: , line:6:9, endln:6:16
      |vpiParent:
      \_range: , line:6:8, endln:6:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:6:9, endln:6:14
        |vpiParent:
        \_operation: , line:6:9, endln:6:16
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:6:15, endln:6:16
        |vpiParent:
        \_operation: , line:6:9, endln:6:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:17, endln:6:18
      |vpiParent:
      \_range: , line:6:8, endln:6:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:3:1, endln:3:20
  |vpiParent:
  \_ref_typespec: (work@carryadd.WIDTH)
\_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
  |vpiParent:
  \_gen_scope_array: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
  |vpiFullName:work@carryadd.STAGE[0]
  |vpiParameter:
  \_parameter: (work@carryadd.STAGE[0].i), line:10:0
  |vpiNet:
  \_logic_net: (work@carryadd.STAGE[0].IN1), line:11:22, endln:11:25
  |vpiNet:
  \_logic_net: (work@carryadd.STAGE[0].IN2), line:11:34, endln:11:37
  |vpiNet:
  \_logic_net: (work@carryadd.STAGE[0].C), line:12:22, endln:12:23
  |vpiNet:
  \_logic_net: (work@carryadd.STAGE[0].Y), line:12:25, endln:12:26
  |vpiContAssign:
  \_cont_assign: , line:11:22, endln:11:25
    |vpiParent:
    \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_bit_select: (work@carryadd.STAGE[0].a), line:11:30, endln:11:31
      |vpiParent:
      \_cont_assign: , line:11:22, endln:11:25
      |vpiName:a
      |vpiFullName:work@carryadd.STAGE[0].a
      |vpiIndex:
      \_ref_obj: (work@carryadd.STAGE[0].i), line:11:30, endln:11:31
        |vpiParent:
        \_bit_select: (work@carryadd.STAGE[0].a), line:11:30, endln:11:31
        |vpiName:i
        |vpiFullName:work@carryadd.STAGE[0].i
    |vpiLhs:
    \_logic_net: (work@carryadd.STAGE[0].IN1), line:11:22, endln:11:25
  |vpiContAssign:
  \_cont_assign: , line:11:34, endln:11:37
    |vpiParent:
    \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_bit_select: (work@carryadd.STAGE[0].b), line:11:42, endln:11:43
      |vpiParent:
      \_cont_assign: , line:11:34, endln:11:37
      |vpiName:b
      |vpiFullName:work@carryadd.STAGE[0].b
      |vpiIndex:
      \_ref_obj: (work@carryadd.STAGE[0].i), line:11:42, endln:11:43
        |vpiParent:
        \_bit_select: (work@carryadd.STAGE[0].b), line:11:42, endln:11:43
        |vpiName:i
        |vpiFullName:work@carryadd.STAGE[0].i
    |vpiLhs:
    \_logic_net: (work@carryadd.STAGE[0].IN2), line:11:34, endln:11:37
  |vpiContAssign:
  \_cont_assign: , line:18:24, endln:18:32
    |vpiParent:
    \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
    |vpiRhs:
    \_ref_obj: (work@carryadd.STAGE[0].Y), line:18:31, endln:18:32
      |vpiParent:
      \_cont_assign: , line:18:24, endln:18:32
      |vpiName:Y
      |vpiFullName:work@carryadd.STAGE[0].Y
    |vpiLhs:
    \_bit_select: (work@carryadd.STAGE[0].y), line:18:24, endln:18:28
      |vpiParent:
      \_cont_assign: , line:18:24, endln:18:32
      |vpiName:y
      |vpiFullName:work@carryadd.STAGE[0].y
      |vpiIndex:
      \_ref_obj: (work@carryadd.STAGE[0].i), line:18:26, endln:18:27
        |vpiParent:
        \_bit_select: (work@carryadd.STAGE[0].y), line:18:24, endln:18:28
        |vpiName:i
        |vpiFullName:work@carryadd.STAGE[0].i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
    |vpiParent:
    \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
    |vpiName:genblk1
    |vpiFullName:work@carryadd.STAGE[0].genblk1
    |vpiGenScope:
    \_gen_scope: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
      |vpiParent:
      \_gen_scope_array: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
      |vpiFullName:work@carryadd.STAGE[0].genblk1
      |vpiContAssign:
      \_cont_assign: , line:14:32, endln:14:60
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
        |vpiRhs:
        \_operation: , line:14:36, endln:14:45
          |vpiParent:
          \_cont_assign: , line:14:32, endln:14:60
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@carryadd.STAGE[0].genblk1.IN1), line:14:36, endln:14:39
            |vpiParent:
            \_operation: , line:14:36, endln:14:45
            |vpiName:IN1
            |vpiFullName:work@carryadd.STAGE[0].genblk1.IN1
          |vpiOperand:
          \_ref_obj: (work@carryadd.STAGE[0].genblk1.IN2), line:14:42, endln:14:45
            |vpiParent:
            \_operation: , line:14:36, endln:14:45
            |vpiName:IN2
            |vpiFullName:work@carryadd.STAGE[0].genblk1.IN2
        |vpiLhs:
        \_ref_obj: (work@carryadd.STAGE[0].genblk1.C), line:14:32, endln:14:33
          |vpiParent:
          \_cont_assign: , line:14:32, endln:14:60
          |vpiName:C
          |vpiFullName:work@carryadd.STAGE[0].genblk1.C
          |vpiActual:
          \_logic_net: (work@carryadd.STAGE[0].C), line:12:22, endln:12:23
      |vpiContAssign:
      \_cont_assign: , line:14:32, endln:14:60
        |vpiParent:
        \_gen_scope: (work@carryadd.STAGE[0].genblk1), line:14:25, endln:14:61
        |vpiRhs:
        \_operation: , line:14:51, endln:14:60
          |vpiParent:
          \_cont_assign: , line:14:32, endln:14:60
          |vpiOpType:30
          |vpiOperand:
          \_ref_obj: (work@carryadd.STAGE[0].genblk1.IN1), line:14:51, endln:14:54
            |vpiParent:
            \_operation: , line:14:51, endln:14:60
            |vpiName:IN1
            |vpiFullName:work@carryadd.STAGE[0].genblk1.IN1
          |vpiOperand:
          \_ref_obj: (work@carryadd.STAGE[0].genblk1.IN2), line:14:57, endln:14:60
            |vpiParent:
            \_operation: , line:14:51, endln:14:60
            |vpiName:IN2
            |vpiFullName:work@carryadd.STAGE[0].genblk1.IN2
        |vpiLhs:
        \_ref_obj: (work@carryadd.STAGE[0].genblk1.Y), line:14:47, endln:14:48
          |vpiParent:
          \_cont_assign: , line:14:32, endln:14:60
          |vpiName:Y
          |vpiFullName:work@carryadd.STAGE[0].genblk1.Y
          |vpiActual:
          \_logic_net: (work@carryadd.STAGE[0].Y), line:12:25, endln:12:26
\_gen_scope_array: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
  |vpiParent:
  \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
  |vpiName:STAGE[0]
  |vpiFullName:work@carryadd.STAGE[0]
  |vpiGenScope:
  \_gen_scope: (work@carryadd.STAGE[0]), line:10:41, endln:19:12
\_int_typespec: 
\_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
  |vpiParent:
  \_gen_scope_array: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
  |vpiFullName:work@carryadd.STAGE[1]
  |vpiParameter:
  \_parameter: (work@carryadd.STAGE[1].i), line:10:0
  |vpiNet:
  \_logic_net: (work@carryadd.STAGE[1].IN1), line:11:22, endln:11:25
  |vpiNet:
  \_logic_net: (work@carryadd.STAGE[1].IN2), line:11:34, endln:11:37
  |vpiNet:
  \_logic_net: (work@carryadd.STAGE[1].C), line:12:22, endln:12:23
  |vpiNet:
  \_logic_net: (work@carryadd.STAGE[1].Y), line:12:25, endln:12:26
  |vpiContAssign:
  \_cont_assign: , line:11:22, endln:11:25
    |vpiParent:
    \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_bit_select: (work@carryadd.STAGE[1].a), line:11:30, endln:11:31
      |vpiParent:
      \_cont_assign: , line:11:22, endln:11:25
      |vpiName:a
      |vpiFullName:work@carryadd.STAGE[1].a
      |vpiIndex:
      \_ref_obj: (work@carryadd.STAGE[1].i), line:11:30, endln:11:31
        |vpiParent:
        \_bit_select: (work@carryadd.STAGE[1].a), line:11:30, endln:11:31
        |vpiName:i
        |vpiFullName:work@carryadd.STAGE[1].i
    |vpiLhs:
    \_logic_net: (work@carryadd.STAGE[1].IN1), line:11:22, endln:11:25
  |vpiContAssign:
  \_cont_assign: , line:11:34, endln:11:37
    |vpiParent:
    \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_bit_select: (work@carryadd.STAGE[1].b), line:11:42, endln:11:43
      |vpiParent:
      \_cont_assign: , line:11:34, endln:11:37
      |vpiName:b
      |vpiFullName:work@carryadd.STAGE[1].b
      |vpiIndex:
      \_ref_obj: (work@carryadd.STAGE[1].i), line:11:42, endln:11:43
        |vpiParent:
        \_bit_select: (work@carryadd.STAGE[1].b), line:11:42, endln:11:43
        |vpiName:i
        |vpiFullName:work@carryadd.STAGE[1].i
    |vpiLhs:
    \_logic_net: (work@carryadd.STAGE[1].IN2), line:11:34, endln:11:37
  |vpiContAssign:
  \_cont_assign: , line:18:24, endln:18:32
    |vpiParent:
    \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
    |vpiRhs:
    \_ref_obj: (work@carryadd.STAGE[1].Y), line:18:31, endln:18:32
      |vpiParent:
      \_cont_assign: , line:18:24, endln:18:32
      |vpiName:Y
      |vpiFullName:work@carryadd.STAGE[1].Y
    |vpiLhs:
    \_bit_select: (work@carryadd.STAGE[1].y), line:18:24, endln:18:28
      |vpiParent:
      \_cont_assign: , line:18:24, endln:18:32
      |vpiName:y
      |vpiFullName:work@carryadd.STAGE[1].y
      |vpiIndex:
      \_ref_obj: (work@carryadd.STAGE[1].i), line:18:26, endln:18:27
        |vpiParent:
        \_bit_select: (work@carryadd.STAGE[1].y), line:18:24, endln:18:28
        |vpiName:i
        |vpiFullName:work@carryadd.STAGE[1].i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
    |vpiParent:
    \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
    |vpiName:genblk1
    |vpiFullName:work@carryadd.STAGE[1].genblk1
    |vpiGenScope:
    \_gen_scope: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
      |vpiParent:
      \_gen_scope_array: (work@carryadd.STAGE[1].genblk1), line:16:25, endln:17:61
      |vpiFullName:work@carryadd.STAGE[1].genblk1
      |vpiContAssign:
      \_cont_assign: , line:16:32, endln:17:60
      |vpiContAssign:
      \_cont_assign: , line:16:32, endln:17:60
\_gen_scope_array: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
  |vpiParent:
  \_module_inst: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
  |vpiName:STAGE[1]
  |vpiFullName:work@carryadd.STAGE[1]
  |vpiGenScope:
  \_gen_scope: (work@carryadd.STAGE[1]), line:10:41, endln:19:12
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
