

================================================================
== Synthesis Summary Report of 'example_acc'
================================================================
+ General Information: 
    * Date:           Sat Feb 15 22:02:42 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        example_acc
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ example_acc       |    II|  5.82|       13|  130.000|         -|       12|     -|    rewind|     -|   -|  70 (~0%)|  190 (~0%)|    -|
    | o VITIS_LOOP_14_1  |     -|  8.00|       11|  110.000|         3|        3|     4|       yes|     -|   -|         -|          -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 32       |
| data_out  | ap_hs   | out       | 32       |
| w1        | ap_none | in        | 32       |
| w2        | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| w1       | in        | int            |
| w2       | in        | int            |
| data_out | out       | directio<int>& |
| return   | out       | int            |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+-----------------+---------+
| Argument | HW Interface    | HW Type |
+----------+-----------------+---------+
| w1       | w1              | port    |
| w2       | w2              | port    |
| data_out | data_out_ap_ack | port    |
| data_out | data_out        | port    |
| data_out | data_out_ap_vld | port    |
| return   | ap_return       | port    |
+----------+-----------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------+-----+--------+--------------------+-------+--------+---------+
| Name                           | DSP | Pragma | Variable           | Op    | Impl   | Latency |
+--------------------------------+-----+--------+--------------------+-------+--------+---------+
| + example_acc                  | 0   |        |                    |       |        |         |
|   example_pkt_data_fu_99_p2    |     |        | example_pkt_data   | add   | fabric | 0       |
|   example_pkt_data_1_fu_114_p2 |     |        | example_pkt_data_1 | add   | fabric | 0       |
|   i_fu_129_p2                  |     |        | i                  | add   | fabric | 0       |
|   icmp_ln14_fu_135_p2          |     |        | icmp_ln14          | seteq | auto   | 0       |
+--------------------------------+-----+--------+--------------------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------+------------------------------------------------+
| Type      | Options             | Location                                       |
+-----------+---------------------+------------------------------------------------+
| interface | ap_hs port=data_out | ../example_acc.cpp:12 in example_acc, data_out |
| pipeline  | II=50               | ../example_acc.cpp:15 in example_acc           |
| interface | ap_hs port=data_out | ../send_data.cpp:12 in send_data, data_out     |
+-----------+---------------------+------------------------------------------------+


