Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 16:37:55 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 current_left_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            inst_update/left_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        10.312ns  (logic 7.059ns (68.451%)  route 3.253ns (31.549%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2929, unplaced)      0.584     2.920    clk_100mhz_IBUF_BUFG
                         FDRE                                         r  current_left_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  current_left_y_reg[3]/Q
                         net (fo=7, unplaced)         1.018     4.394    inst_update/left_address1_0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     5.091 r  inst_update/left_address0_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     5.100    inst_update/left_address0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  inst_update/left_address0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.214    inst_update/left_address0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.562 r  inst_update/left_address0_i_2/O[1]
                         net (fo=2, unplaced)         0.800     6.362    inst_update/A[9]
                         DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.020    10.382 r  inst_update/left_address1/P[2]
                         net (fo=2, unplaced)         0.800    11.181    inst_update/left_address1_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.855 r  inst_update/left_address0_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.864    inst_update/left_address0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.978 r  inst_update/left_address0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.978    inst_update/left_address0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.307 r  inst_update/left_address0_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.925    inst_update/left_address0__0[12]
                         LUT5 (Prop_lut5_I1_O)        0.307    13.232 r  inst_update/left_address[12]_i_1/O
                         net (fo=1, unplaced)         0.000    13.232    inst_update/p_0_in[12]
                         FDRE                                         r  inst_update/left_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2929, unplaced)      0.439    12.660    inst_update/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  inst_update/left_address_reg[12]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    inst_update/left_address_reg[12]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                 -0.464    




