module sequence_detector (
input logic clk,
input logic rst_n,
output logic detect,
output logic din
);

state_machine state_machine_inst(
.clk(clk),
.rst_n(rst_n),
.din(din),
.detect(detect)
);

logic [50:0] test_sequence= 50'b10101100101011001010001011011010100011010101010011;
logic [5:0] count = 0'b0;

always_ff @ (posedge clk or negedge rst_n) begin
if (!rst_n) begin
	
end
else begin

end
end

endmodule