// Seed: 1982073240
module module_0 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2
    , id_15,
    input supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    output wand id_9,
    output supply1 id_10,
    output wand id_11,
    output wire id_12,
    input wand id_13
);
  supply1 id_16 = 1'b0 ^ id_15;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input logic id_0,
    output wire id_1,
    output wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7
);
  reg id_9;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_1,
      id_7,
      id_3,
      id_3,
      id_3,
      id_1,
      id_7,
      id_2,
      id_1,
      id_3,
      id_2,
      id_6
  );
  initial id_9 <= id_0;
  assign id_2 = id_5 == 1'd0;
endmodule
