---
layout: page
permalink: /about/
---

**Hi, my name is Khanh!**<br>
<br>

_Present:_

I research about fault-tolerance techniques and their analytical models for [3D Integrated Circuits](https://en.wikipedia.org/wiki/Three-dimensional_integrated_circuit)/3D Network-on-Chips.



_Contact:_

Want to talk? Feel free to [email](mailto:khanh.n.dang@ieee.org) me.

_Past:_

2014-2017 | [Adaptive Systems Laboratory](http://adaptive.u-aizu.ac.jp)  
2011-2014 | [Smart Integrated Systems Laboratory](http://sis.uet.vnu.edu.vn/en)  
I received:  <br>
2017 | Ph.D. | [The University of Aizu](http://www.u-aizu.ac.jp/en/) <br> 
2014 | M.Sc. | [University of Paris-XI](http://www.u-psud.fr/en/index.html)     <br> 
2011  | B.Sc. | [VNU University of Engineering and Technology](http://e.uet.vnu.edu.vn/)     <br> 
