#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2746e10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2746fa0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x273d250 .functor NOT 1, L_0x2773850, C4<0>, C4<0>, C4<0>;
L_0x27735b0 .functor XOR 1, L_0x2773450, L_0x2773510, C4<0>, C4<0>;
L_0x2773740 .functor XOR 1, L_0x27735b0, L_0x2773670, C4<0>, C4<0>;
v0x27711e0_0 .net *"_ivl_10", 0 0, L_0x2773670;  1 drivers
v0x27712e0_0 .net *"_ivl_12", 0 0, L_0x2773740;  1 drivers
v0x27713c0_0 .net *"_ivl_2", 0 0, L_0x27733b0;  1 drivers
v0x2771480_0 .net *"_ivl_4", 0 0, L_0x2773450;  1 drivers
v0x2771560_0 .net *"_ivl_6", 0 0, L_0x2773510;  1 drivers
v0x2771690_0 .net *"_ivl_8", 0 0, L_0x27735b0;  1 drivers
v0x2771770_0 .var "clk", 0 0;
v0x2771810_0 .net "f_dut", 0 0, L_0x2773220;  1 drivers
v0x27718b0_0 .net "f_ref", 0 0, L_0x2772a20;  1 drivers
v0x27719e0_0 .var/2u "stats1", 159 0;
v0x2771a80_0 .var/2u "strobe", 0 0;
v0x2771b20_0 .net "tb_match", 0 0, L_0x2773850;  1 drivers
v0x2771be0_0 .net "tb_mismatch", 0 0, L_0x273d250;  1 drivers
v0x2771ca0_0 .net "wavedrom_enable", 0 0, v0x2770290_0;  1 drivers
v0x2771d40_0 .net "wavedrom_title", 511 0, v0x2770350_0;  1 drivers
v0x2771e10_0 .net "x1", 0 0, v0x2770410_0;  1 drivers
v0x2771eb0_0 .net "x2", 0 0, v0x27704b0_0;  1 drivers
v0x2772060_0 .net "x3", 0 0, v0x27705a0_0;  1 drivers
L_0x27733b0 .concat [ 1 0 0 0], L_0x2772a20;
L_0x2773450 .concat [ 1 0 0 0], L_0x2772a20;
L_0x2773510 .concat [ 1 0 0 0], L_0x2773220;
L_0x2773670 .concat [ 1 0 0 0], L_0x2772a20;
L_0x2773850 .cmp/eeq 1, L_0x27733b0, L_0x2773740;
S_0x2747130 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2746fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2733e70 .functor NOT 1, v0x27705a0_0, C4<0>, C4<0>, C4<0>;
L_0x2747850 .functor AND 1, L_0x2733e70, v0x27704b0_0, C4<1>, C4<1>;
L_0x273d2c0 .functor NOT 1, v0x2770410_0, C4<0>, C4<0>, C4<0>;
L_0x2772300 .functor AND 1, L_0x2747850, L_0x273d2c0, C4<1>, C4<1>;
L_0x27723d0 .functor NOT 1, v0x27705a0_0, C4<0>, C4<0>, C4<0>;
L_0x2772440 .functor AND 1, L_0x27723d0, v0x27704b0_0, C4<1>, C4<1>;
L_0x27724f0 .functor AND 1, L_0x2772440, v0x2770410_0, C4<1>, C4<1>;
L_0x27725b0 .functor OR 1, L_0x2772300, L_0x27724f0, C4<0>, C4<0>;
L_0x2772710 .functor NOT 1, v0x27704b0_0, C4<0>, C4<0>, C4<0>;
L_0x2772780 .functor AND 1, v0x27705a0_0, L_0x2772710, C4<1>, C4<1>;
L_0x27728a0 .functor AND 1, L_0x2772780, v0x2770410_0, C4<1>, C4<1>;
L_0x2772910 .functor OR 1, L_0x27725b0, L_0x27728a0, C4<0>, C4<0>;
L_0x2772a90 .functor AND 1, v0x27705a0_0, v0x27704b0_0, C4<1>, C4<1>;
L_0x2772b00 .functor AND 1, L_0x2772a90, v0x2770410_0, C4<1>, C4<1>;
L_0x2772a20 .functor OR 1, L_0x2772910, L_0x2772b00, C4<0>, C4<0>;
v0x273d4c0_0 .net *"_ivl_0", 0 0, L_0x2733e70;  1 drivers
v0x273d560_0 .net *"_ivl_10", 0 0, L_0x2772440;  1 drivers
v0x2733ee0_0 .net *"_ivl_12", 0 0, L_0x27724f0;  1 drivers
v0x276ebf0_0 .net *"_ivl_14", 0 0, L_0x27725b0;  1 drivers
v0x276ecd0_0 .net *"_ivl_16", 0 0, L_0x2772710;  1 drivers
v0x276ee00_0 .net *"_ivl_18", 0 0, L_0x2772780;  1 drivers
v0x276eee0_0 .net *"_ivl_2", 0 0, L_0x2747850;  1 drivers
v0x276efc0_0 .net *"_ivl_20", 0 0, L_0x27728a0;  1 drivers
v0x276f0a0_0 .net *"_ivl_22", 0 0, L_0x2772910;  1 drivers
v0x276f210_0 .net *"_ivl_24", 0 0, L_0x2772a90;  1 drivers
v0x276f2f0_0 .net *"_ivl_26", 0 0, L_0x2772b00;  1 drivers
v0x276f3d0_0 .net *"_ivl_4", 0 0, L_0x273d2c0;  1 drivers
v0x276f4b0_0 .net *"_ivl_6", 0 0, L_0x2772300;  1 drivers
v0x276f590_0 .net *"_ivl_8", 0 0, L_0x27723d0;  1 drivers
v0x276f670_0 .net "f", 0 0, L_0x2772a20;  alias, 1 drivers
v0x276f730_0 .net "x1", 0 0, v0x2770410_0;  alias, 1 drivers
v0x276f7f0_0 .net "x2", 0 0, v0x27704b0_0;  alias, 1 drivers
v0x276f8b0_0 .net "x3", 0 0, v0x27705a0_0;  alias, 1 drivers
S_0x276f9f0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x2746fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x27701d0_0 .net "clk", 0 0, v0x2771770_0;  1 drivers
v0x2770290_0 .var "wavedrom_enable", 0 0;
v0x2770350_0 .var "wavedrom_title", 511 0;
v0x2770410_0 .var "x1", 0 0;
v0x27704b0_0 .var "x2", 0 0;
v0x27705a0_0 .var "x3", 0 0;
E_0x2741cf0/0 .event negedge, v0x27701d0_0;
E_0x2741cf0/1 .event posedge, v0x27701d0_0;
E_0x2741cf0 .event/or E_0x2741cf0/0, E_0x2741cf0/1;
E_0x271cec0 .event negedge, v0x27701d0_0;
E_0x272d9f0 .event posedge, v0x27701d0_0;
S_0x276fcd0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x276f9f0;
 .timescale -12 -12;
v0x276fed0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x276ffd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x276f9f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27706a0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2746fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2772d30 .functor NOT 1, v0x2770410_0, C4<0>, C4<0>, C4<0>;
L_0x2772eb0 .functor AND 1, v0x27704b0_0, L_0x2772d30, C4<1>, C4<1>;
L_0x27730a0 .functor AND 1, v0x27705a0_0, v0x2770410_0, C4<1>, C4<1>;
L_0x2773220 .functor OR 1, L_0x2772eb0, L_0x27730a0, C4<0>, C4<0>;
v0x27708b0_0 .net *"_ivl_0", 0 0, L_0x2772d30;  1 drivers
v0x2770990_0 .net *"_ivl_2", 0 0, L_0x2772eb0;  1 drivers
v0x2770a70_0 .net *"_ivl_4", 0 0, L_0x27730a0;  1 drivers
v0x2770b60_0 .net "f", 0 0, L_0x2773220;  alias, 1 drivers
v0x2770c20_0 .net "x1", 0 0, v0x2770410_0;  alias, 1 drivers
v0x2770d60_0 .net "x2", 0 0, v0x27704b0_0;  alias, 1 drivers
v0x2770e50_0 .net "x3", 0 0, v0x27705a0_0;  alias, 1 drivers
S_0x2770fc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x2746fa0;
 .timescale -12 -12;
E_0x2741f40 .event anyedge, v0x2771a80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2771a80_0;
    %nor/r;
    %assign/vec4 v0x2771a80_0, 0;
    %wait E_0x2741f40;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x276f9f0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2770410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27704b0_0, 0;
    %assign/vec4 v0x27705a0_0, 0;
    %wait E_0x271cec0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x272d9f0;
    %load/vec4 v0x27705a0_0;
    %load/vec4 v0x27704b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2770410_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2770410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27704b0_0, 0;
    %assign/vec4 v0x27705a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x271cec0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x276ffd0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2741cf0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x2770410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27704b0_0, 0;
    %assign/vec4 v0x27705a0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2746fa0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2771770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2771a80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2746fa0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2771770_0;
    %inv;
    %store/vec4 v0x2771770_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2746fa0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27701d0_0, v0x2771be0_0, v0x2772060_0, v0x2771eb0_0, v0x2771e10_0, v0x27718b0_0, v0x2771810_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2746fa0;
T_7 ;
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2746fa0;
T_8 ;
    %wait E_0x2741cf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27719e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27719e0_0, 4, 32;
    %load/vec4 v0x2771b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27719e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27719e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27719e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27718b0_0;
    %load/vec4 v0x27718b0_0;
    %load/vec4 v0x2771810_0;
    %xor;
    %load/vec4 v0x27718b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27719e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27719e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27719e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/truthtable1/iter3/response4/top_module.sv";
