;redcode
;assert 1
	SPL 0, <-2
	SPL -117, @-28
	SUB @121, 103
	SUB @126, 9
	SPL -117, @-28
	SPL -117, @-28
	SPL -117, @-28
	MOV -41, <-20
	MOV -41, <-20
	MOV -41, <-20
	DJN -1, @-20
	SUB -0, -0
	SPL -117, @-28
	SUB @121, @106
	SUB 12, @10
	MOV -41, <-20
	MOV 194, <-20
	SUB @121, 103
	MOV -81, <-22
	JMN -81, @-22
	SUB @124, -6
	DJN -1, @-20
	MOV -81, <-22
	SUB @124, -6
	JMN 19, 2
	SUB @121, @106
	JMN 12, #10
	MOV 194, <-20
	MOV 194, <-20
	SUB @121, 103
	MOV -81, <-22
	SUB @122, @106
	SUB @121, @106
	SUB @121, 103
	JMN -81, @-22
	SPL 96, @-29
	ADD @19, @2
	ADD @121, <106
	ADD @121, <106
	SPL -491, 608
	JMN 1, #100
	SUB @121, 103
	SPL -491, 608
	SUB @126, -109
	SUB <0, @2
	SUB @121, 103
	SPL -117, @-28
	SUB @126, 9
	MOV 194, <-20
	SPL 0, <-2
	SUB @126, 9
	SPL 0, <-2
