# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../multiplicador.srcs/sources_1/new/mutiplicador.vhd" \
"../../../../multiplicador.srcs/sim_1/new/tb_mult.vhd" \

# Do not sort compile order
nosort
