read_verilog -sv ../top.v
design -save first
design -import first
