 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: P-2019.03
Date   : Sat Mar  6 00:32:50 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ispattern (input port clocked by clk)
  Endpoint: match_index_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SME                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  input external delay                     0.00      10.50 r
  ispattern (in)                           0.01      10.51 r
  U1060/Y (CLKINVX1)                       0.23      10.74 f
  U1043/Y (AOI2BB2X1)                      0.37      11.11 f
  U669/Y (OAI31XL)                         0.85      11.96 r
  U1041/Y (CLKINVX1)                       0.34      12.30 f
  U562/Y (AOI31X2)                         0.70      12.99 r
  U632/Y (AOI22X2)                         0.43      13.42 f
  U883/Y (CLKINVX1)                        0.28      13.70 r
  U2114/Y (NOR2BX1)                        0.20      13.90 f
  U2115/Y (OAI22XL)                        0.53      14.43 r
  U2117/Y (NAND3X1)                        0.25      14.68 f
  U1059/Y (OR4X1)                          0.54      15.22 f
  U877/Y (NAND2X1)                         0.21      15.43 r
  U875/Y (NAND4BXL)                        0.48      15.92 f
  U741/Y (NAND2X1)                         0.46      16.38 r
  U882/Y (OAI21XL)                         0.25      16.62 f
  U881/Y (OAI31XL)                         0.31      16.93 r
  U880/Y (CLKINVX1)                        0.24      17.18 f
  U879/Y (OA21X2)                          0.53      17.71 f
  U740/Y (NOR3BXL)                         0.90      18.61 r
  U878/Y (NAND2BX1)                        0.64      19.25 f
  U1056/Y (OAI211X1)                       0.43      19.68 r
  match_index_reg[0]/D (DFFRX1)            0.00      19.68 r
  data arrival time                                  19.68

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.50      20.50
  clock uncertainty                       -0.10      20.40
  match_index_reg[0]/CK (DFFRX1)           0.00      20.40 r
  library setup time                      -0.28      20.12
  data required time                                 20.12
  -----------------------------------------------------------
  data required time                                 20.12
  data arrival time                                 -19.68
  -----------------------------------------------------------
  slack (MET)                                         0.45


1
