#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Nov 17 19:22:21 2023
# Process ID: 13032
# Current directory: C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.runs/synth_1
# Command line: vivado.exe -log microIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microIO.tcl
# Log file: C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.runs/synth_1/microIO.vds
# Journal file: C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source microIO.tcl -notrace
Command: synth_design -top microIO -part xc7z010iclg400-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Device 21-403] Loading part xc7z010iclg400-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microIO' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/capitulo17/microIO.vhd:18]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter SYS_CLK bound to: 100000000 - type: integer 
	Parameter UART_BAUDRATE bound to: 1000000 - type: integer 
	Parameter UART_DATA_BITS bound to: 8 - type: integer 
	Parameter DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'pc' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/pc.vhd:35' bound to instance 'pcInst' of component 'pc' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/capitulo17/microIO.vhd:119]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/pc.vhd:45]
	Parameter DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.runs/synth_1/.Xil/Vivado-13032-DESKTOP-8GF2JHG/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'Inta_Blockram' of component 'blk_mem_gen_0' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/pc.vhd:62]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.runs/synth_1/.Xil/Vivado-13032-DESKTOP-8GF2JHG/realtime/blk_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'pc' (1#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/pc.vhd:45]
	Parameter DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'portIO' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/portlO.vhd:34' bound to instance 'portIOInst' of component 'portIO' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/capitulo17/microIO.vhd:129]
INFO: [Synth 8-638] synthesizing module 'portIO' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/portlO.vhd:45]
	Parameter DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'portIO' (2#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/portlO.vhd:45]
	Parameter DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/alu.vhd:34' bound to instance 'aluInst' of component 'alu' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/capitulo17/microIO.vhd:141]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/alu.vhd:48]
	Parameter DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'rotador' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/TD1/rotador.vhd:34' bound to instance 'Inta_rotador' of component 'rotador' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/alu.vhd:107]
INFO: [Synth 8-638] synthesizing module 'rotador' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/TD1/rotador.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'rotador' (3#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/TD1/rotador.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'alu' (4#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/alu.vhd:48]
	Parameter baudRate bound to: 1000000 - type: integer 
	Parameter sysClk bound to: 100000000 - type: integer 
	Parameter dataSize bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uart.vhd:34' bound to instance 'uartInst' of component 'uart' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/capitulo17/microIO.vhd:155]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uart.vhd:49]
	Parameter baudRate bound to: 1000000 - type: integer 
	Parameter sysClk bound to: 100000000 - type: integer 
	Parameter dataSize bound to: 8 - type: integer 
	Parameter baudRate bound to: 1000000 - type: integer 
	Parameter sysClk bound to: 100000000 - type: integer 
	Parameter dataSize bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'uartTx' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uartTx.vhd:34' bound to instance 'Inta_TX' of component 'uartTx' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uart.vhd:77]
INFO: [Synth 8-638] synthesizing module 'uartTx' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uartTx.vhd:46]
	Parameter baudRate bound to: 1000000 - type: integer 
	Parameter sysClk bound to: 100000000 - type: integer 
	Parameter dataSize bound to: 8 - type: integer 
	Parameter baudRate bound to: 1000000 - type: integer 
	Parameter sysClk bound to: 100000000 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myCntBiDir' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/myCntBiDir.vhd:33' bound to instance 'Inta_cont' of component 'myCntBiDir' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uartTx.vhd:70]
INFO: [Synth 8-638] synthesizing module 'myCntBiDir' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/myCntBiDir.vhd:44]
	Parameter baudRate bound to: 1000000 - type: integer 
	Parameter sysClk bound to: 100000000 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myCntBiDir' (5#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/myCntBiDir.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uartTx.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'uartTx' (6#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uartTx.vhd:46]
	Parameter baudRate bound to: 1000000 - type: integer 
	Parameter sysClk bound to: 100000000 - type: integer 
	Parameter dataSize bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'uartRx' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uartRx.vhd:34' bound to instance 'Inta_RX' of component 'uartRx' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uart.vhd:79]
INFO: [Synth 8-638] synthesizing module 'uartRx' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uartRx.vhd:45]
	Parameter baudRate bound to: 1000000 - type: integer 
	Parameter sysClk bound to: 100000000 - type: integer 
	Parameter dataSize bound to: 8 - type: integer 
	Parameter baudRate bound to: 1000000 - type: integer 
	Parameter sysClk bound to: 100000000 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myCntBiDir' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/myCntBiDir.vhd:33' bound to instance 'Inta_cont' of component 'myCntBiDir' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uartRx.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'uartRx' (7#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uartRx.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'uart' (8#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uart.vhd:49]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter UART_DATA_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'uc' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uc.vhd:34' bound to instance 'ucInst' of component 'uc' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/capitulo17/microIO.vhd:169]
INFO: [Synth 8-638] synthesizing module 'uc' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uc.vhd:60]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter UART_DATA_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ramMem' declared at 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.runs/synth_1/.Xil/Vivado-13032-DESKTOP-8GF2JHG/realtime/ramMem_stub.vhdl:5' bound to instance 'Inta_BlockMem' of component 'ramMem' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uc.vhd:88]
INFO: [Synth 8-638] synthesizing module 'ramMem' [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.runs/synth_1/.Xil/Vivado-13032-DESKTOP-8GF2JHG/realtime/ramMem_stub.vhdl:16]
INFO: [Synth 8-226] default block is never used [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uc.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'uc' (9#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/new/uc.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'microIO' (10#1) [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/sources_1/imports/capitulo17/microIO.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.840 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1015.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'pcInst/Inta_Blockram'
Finished Parsing XDC File [c:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'pcInst/Inta_Blockram'
Parsing XDC File [c:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.gen/sources_1/ip/ramMem/ramMem/ramMem_in_context.xdc] for cell 'ucInst/Inta_BlockMem'
Finished Parsing XDC File [c:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.gen/sources_1/ip/ramMem/ramMem/ramMem_in_context.xdc] for cell 'ucInst/Inta_BlockMem'
Parsing XDC File [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/constrs_1/imports/capitulo17/microIO.xdc]
Finished Parsing XDC File [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/constrs_1/imports/capitulo17/microIO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.srcs/constrs_1/imports/capitulo17/microIO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1063.781 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pcInst/Inta_Blockram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ucInst/Inta_BlockMem' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.711 ; gain = 55.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg400-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.711 ; gain = 55.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for pcInst/Inta_Blockram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ucInst/Inta_BlockMem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.711 ; gain = 55.871
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uartTx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uartRx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  strrst |                               00 |                               00
              enviostart |                               01 |                               01
               enviodata |                               10 |                               10
               enviostop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uartTx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  strrst |                            00001 |                              000
              llegostart |                            00010 |                              001
                leerdata |                            00100 |                              010
               llegostop |                            01000 |                              011
                  espera |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uartRx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 disable |                              000 |                              000
                     alu |                              001 |                              001
                     jmp |                              010 |                              010
                     mov |                              011 |                              011
                  stawea |                              100 |                              111
                     nop |                              101 |                              110
                   vacio |                              110 |                              100
                esperapc |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.711 ; gain = 55.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   9 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	  34 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1071.711 ; gain = 55.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.711 ; gain = 55.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1180.504 ; gain = 164.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1181.562 ; gain = 165.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1181.562 ; gain = 165.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1181.562 ; gain = 165.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1181.562 ; gain = 165.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1181.562 ; gain = 165.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1181.562 ; gain = 165.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1181.562 ; gain = 165.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |ramMem        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |ramMem_bbox        |     1|
|3     |BUFG               |     1|
|4     |CARRY4             |    10|
|5     |LUT1               |     1|
|6     |LUT2               |     8|
|7     |LUT3               |    34|
|8     |LUT4               |    71|
|9     |LUT5               |    67|
|10    |LUT6               |   166|
|11    |FDRE               |    70|
|12    |IBUF               |    18|
|13    |OBUF               |    17|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1181.562 ; gain = 165.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1181.562 ; gain = 109.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1181.562 ; gain = 165.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1193.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1193.441 ; gain = 177.602
INFO: [Common 17-1381] The checkpoint 'C:/UTN/3er/TD1/TP/TP_Final_Bank_Valeria/TP_Final_Bank_Valeria.runs/synth_1/microIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microIO_utilization_synth.rpt -pb microIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 19:23:21 2023...
