;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 121, @100
	SUB 0, 10
	SUB 12, @-10
	DJN 1, #82
	SUB -0, 709
	ADD 210, 31
	ADD 210, 31
	JMZ -7, @-20
	SLT 21, <-0
	MOV -2, <-0
	SUB 12, @-10
	ADD 210, 31
	ADD 211, 63
	DJN 1, #82
	ADD 210, 31
	SUB <0, 0
	JMN 12, #-10
	SPL 12, #-10
	JMN 12, #10
	SPL @112, #0
	CMP <0, @2
	DJN 1, #82
	SUB @0, -32
	SPL 122, 104
	SUB 122, 104
	SUB <0, 0
	ADD <300, 60
	DJN 121, 1
	SLT <0, @2
	SUB <0, 0
	SUB <0, 0
	CMP 1, <-1
	SUB 12, @-10
	JMN -7, #930
	ADD 210, 31
	SUB 12, @-10
	SLT 121, 1
	ADD 211, 63
	ADD 210, 31
	SLT 121, 2
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, #-502
	SLT <0, @2
	SUB 121, @100
	MOV -7, <-20
	SUB 121, @100
