// ============================================================
// File: main_tb.sv
// Testbench for Door Lock System
// ============================================================

`timescale 1ns / 1ps

module main_tb;
endmodule
