Xilinx_FPGA_OV7670
====
Verilog Vivado
------- 
# Code based on Vivado 2017.2

Board: XC7-A35TCSG324ABX1717 <br>
Camera: OV7670 without FIFO <br>
Display: VGA <br>

[IO_PORT_XDC](https://github.com/missdown/Xilinx_FPGA_OV7670/blob/master/project_3.srcs/constrs_1/imports/xdc/display_vga.xdc)
