<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::TargetRegisterClass Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;12.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1TargetRegisterClass-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::TargetRegisterClass Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::TargetRegisterClass:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterClass__coll__graph.png" border="0" usemap="#allvm_1_1TargetRegisterClass_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1TargetRegisterClass_coll__map" id="allvm_1_1TargetRegisterClass_coll__map">
<area shape="rect" title=" " alt="" coords="574,321,746,347"/>
<area shape="rect" href="classllvm_1_1MCRegisterClass.html" title="MCRegisterClass &#45; Base class of TargetRegisterClass." alt="" coords="274,203,431,228"/>
<area shape="poly" title=" " alt="" coords="423,230,486,249,551,273,598,296,638,318,636,323,596,301,549,278,484,254,421,235"/>
<area shape="rect" href="classuint16__t.html" title=" " alt="" coords="40,89,108,115"/>
<area shape="poly" title=" " alt="" coords="122,93,179,90,241,96,334,116,405,140,471,173,552,224,582,247,610,274,650,319,646,323,606,277,579,252,548,228,469,178,403,145,332,121,240,101,179,95,123,98"/>
<area shape="poly" title=" " alt="" coords="108,121,168,156,233,181,296,199,294,205,232,186,166,161,105,126"/>
<area shape="rect" title=" " alt="" coords="44,5,104,31"/>
<area shape="poly" title=" " alt="" coords="119,15,185,18,267,28,356,48,400,64,441,82,481,108,518,138,580,207,627,273,654,320,650,322,622,275,576,210,514,142,478,112,439,87,398,68,355,54,266,34,184,24,119,21"/>
<area shape="poly" title=" " alt="" coords="119,30,180,54,242,91,275,118,303,149,344,200,340,204,299,152,271,122,239,95,177,59,117,34"/>
<area shape="rect" href="classuint32__t.html" title=" " alt="" coords="40,267,108,292"/>
<area shape="poly" title=" " alt="" coords="122,281,574,324,573,329,122,287"/>
<area shape="poly" title=" " alt="" coords="121,266,293,226,294,231,122,271"/>
<area shape="rect" title=" " alt="" coords="47,192,101,218"/>
<area shape="poly" title=" " alt="" coords="116,204,273,210,273,215,116,209"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="51,331,97,356"/>
<area shape="poly" title=" " alt="" coords="111,343,265,351,352,353,440,351,574,341,574,346,440,356,352,358,265,356,111,349"/>
<area shape="poly" title=" " alt="" coords="110,329,171,306,239,276,329,226,331,231,242,281,173,311,112,334"/>
<area shape="rect" href="structllvm_1_1LaneBitmask.html" title=" " alt="" coords="288,421,417,447"/>
<area shape="poly" title=" " alt="" coords="431,429,490,420,549,404,602,376,642,346,645,350,604,380,551,409,491,426,432,434"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="51,421,97,447"/>
<area shape="poly" title=" " alt="" coords="112,432,287,432,287,437,112,437"/>
<area shape="rect" title=" " alt="" coords="293,471,412,496"/>
<area shape="poly" title=" " alt="" coords="426,478,488,468,519,459,549,446,581,423,609,396,648,346,652,349,613,399,584,427,551,450,521,464,489,473,427,484"/>
<area shape="rect" href="classllvm_1_1ArrayRef.html" title=" " alt="" coords="265,520,440,546"/>
<area shape="poly" title=" " alt="" coords="454,527,503,515,549,494,587,459,617,418,638,377,652,346,657,348,643,379,621,421,591,463,551,498,505,520,455,532"/>
<area shape="rect" href="classllvm_1_1ArrayRef.html" title="ArrayRef &#45; Represent a constant reference to an array (0 or more elements consecutively in memory),..." alt="" coords="5,520,143,546"/>
<area shape="poly" title=" " alt="" coords="158,530,264,530,264,536,158,536"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a54bad443892b02e3fc9ebd886e4e0110" id="r_a54bad443892b02e3fc9ebd886e4e0110"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54bad443892b02e3fc9ebd886e4e0110">iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> *</td></tr>
<tr class="separator:a54bad443892b02e3fc9ebd886e4e0110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4e9a74fe208e78ff5260dded00a286" id="r_abc4e9a74fe208e78ff5260dded00a286"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc4e9a74fe208e78ff5260dded00a286">const_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> *</td></tr>
<tr class="separator:abc4e9a74fe208e78ff5260dded00a286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ffdaac072d45ad155d59dab129d2311" id="r_a0ffdaac072d45ad155d59dab129d2311"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *</td></tr>
<tr class="separator:a0ffdaac072d45ad155d59dab129d2311"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a32a8b65536822d50171455a6baa81da7" id="r_a32a8b65536822d50171455a6baa81da7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32a8b65536822d50171455a6baa81da7">getID</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a32a8b65536822d50171455a6baa81da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class ID number.  <br /></td></tr>
<tr class="separator:a32a8b65536822d50171455a6baa81da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39f39f7451b8556a479efc27ad2a149" id="r_ae39f39f7451b8556a479efc27ad2a149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a54bad443892b02e3fc9ebd886e4e0110">iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae39f39f7451b8556a479efc27ad2a149">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae39f39f7451b8556a479efc27ad2a149"><td class="mdescLeft">&#160;</td><td class="mdescRight">begin/end - Return all of the registers in this class.  <br /></td></tr>
<tr class="separator:ae39f39f7451b8556a479efc27ad2a149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881bc79908403b2d42dc1c4377e5cbb6" id="r_a881bc79908403b2d42dc1c4377e5cbb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a54bad443892b02e3fc9ebd886e4e0110">iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a881bc79908403b2d42dc1c4377e5cbb6">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a881bc79908403b2d42dc1c4377e5cbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140a96e49ab5e53e99c3233291d98eb4" id="r_a140a96e49ab5e53e99c3233291d98eb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a140a96e49ab5e53e99c3233291d98eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers in this class.  <br /></td></tr>
<tr class="separator:a140a96e49ab5e53e99c3233291d98eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a294476bed6c7e58dfdcfb3c1e41c7dfb" id="r_a294476bed6c7e58dfdcfb3c1e41c7dfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;<a class="el" href="classSymbolMapType_1_1const__iterator.html">::const_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a294476bed6c7e58dfdcfb3c1e41c7dfb">getRegisters</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a294476bed6c7e58dfdcfb3c1e41c7dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4cd0fd35859157ba99c4206679d3824" id="r_ad4cd0fd35859157ba99c4206679d3824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4cd0fd35859157ba99c4206679d3824">getRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">i</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad4cd0fd35859157ba99c4206679d3824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the specified register in the class.  <br /></td></tr>
<tr class="separator:ad4cd0fd35859157ba99c4206679d3824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b6974966381f08079722f2258a0039" id="r_a60b6974966381f08079722f2258a0039"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60b6974966381f08079722f2258a0039">contains</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a60b6974966381f08079722f2258a0039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is included in this register class.  <br /></td></tr>
<tr class="separator:a60b6974966381f08079722f2258a0039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0ccc3903ae5fedb32c51eb99d479ca" id="r_aca0ccc3903ae5fedb32c51eb99d479ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca0ccc3903ae5fedb32c51eb99d479ca">contains</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Reg1, <a class="el" href="classllvm_1_1Register.html">Register</a> Reg2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca0ccc3903ae5fedb32c51eb99d479ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if both registers are in this class.  <br /></td></tr>
<tr class="separator:aca0ccc3903ae5fedb32c51eb99d479ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81039a93caf12aa52e19c054223cd13" id="r_ad81039a93caf12aa52e19c054223cd13"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad81039a93caf12aa52e19c054223cd13">getCopyCost</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad81039a93caf12aa52e19c054223cd13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of copying a value between two registers in this class.  <br /></td></tr>
<tr class="separator:ad81039a93caf12aa52e19c054223cd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b1cbd38847abc3e56eca6df316d5a1" id="r_a68b1cbd38847abc3e56eca6df316d5a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a68b1cbd38847abc3e56eca6df316d5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this register class may be used to create virtual registers.  <br /></td></tr>
<tr class="separator:a68b1cbd38847abc3e56eca6df316d5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5870d927668bd2f44e70afa77ffdd4" id="r_a9a5870d927668bd2f44e70afa77ffdd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a5870d927668bd2f44e70afa77ffdd4">hasSubClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9a5870d927668bd2f44e70afa77ffdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper sub-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>.  <br /></td></tr>
<tr class="separator:a9a5870d927668bd2f44e70afa77ffdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea8ce186fc4a70ad542e74d015d84ed" id="r_a8ea8ce186fc4a70ad542e74d015d84ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ea8ce186fc4a70ad542e74d015d84ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RC is a sub-class of or equal to this class.  <br /></td></tr>
<tr class="separator:a8ea8ce186fc4a70ad542e74d015d84ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75138bd1bc4e6051fde2290ee928d12" id="r_ac75138bd1bc4e6051fde2290ee928d12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac75138bd1bc4e6051fde2290ee928d12">hasSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac75138bd1bc4e6051fde2290ee928d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper super-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>.  <br /></td></tr>
<tr class="separator:ac75138bd1bc4e6051fde2290ee928d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee1c3236731101b249f6eeffd8cd7ba" id="r_abee1c3236731101b249f6eeffd8cd7ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abee1c3236731101b249f6eeffd8cd7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RC is a super-class of or equal to this class.  <br /></td></tr>
<tr class="separator:abee1c3236731101b249f6eeffd8cd7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5c67f9a17117f6971d4341ef5018bf" id="r_acf5c67f9a17117f6971d4341ef5018bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf5c67f9a17117f6971d4341ef5018bf">getSubClassMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acf5c67f9a17117f6971d4341ef5018bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit vector of subclasses, including this one.  <br /></td></tr>
<tr class="separator:acf5c67f9a17117f6971d4341ef5018bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed851e5969d93eb6c2ea438566f7a10" id="r_a2ed851e5969d93eb6c2ea438566f7a10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ed851e5969d93eb6c2ea438566f7a10">getSuperRegIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2ed851e5969d93eb6c2ea438566f7a10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 0-terminated list of sub-register indices that project some super-register class into this register class.  <br /></td></tr>
<tr class="separator:a2ed851e5969d93eb6c2ea438566f7a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeafc6368d78fec23ce328e7ecad4316" id="r_abeafc6368d78fec23ce328e7ecad4316"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abeafc6368d78fec23ce328e7ecad4316">getSuperClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abeafc6368d78fec23ce328e7ecad4316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a NULL-terminated list of super-classes.  <br /></td></tr>
<tr class="separator:abeafc6368d78fec23ce328e7ecad4316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace997e272fac89816c54b98c69b118ee" id="r_ace997e272fac89816c54b98c69b118ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace997e272fac89816c54b98c69b118ee">isASubClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ace997e272fac89816c54b98c69b118ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a subset class of at least one other <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>.  <br /></td></tr>
<tr class="separator:ace997e272fac89816c54b98c69b118ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf6359290d600a6fbc13f6370dc45ba" id="r_afbf6359290d600a6fbc13f6370dc45ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbf6359290d600a6fbc13f6370dc45ba">getRawAllocationOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afbf6359290d600a6fbc13f6370dc45ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the preferred order for allocating registers from this register class in MF.  <br /></td></tr>
<tr class="separator:afbf6359290d600a6fbc13f6370dc45ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b4e4e2660b0fcd4f92c1d35c29d1c0" id="r_ac4b4e4e2660b0fcd4f92c1d35c29d1c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">getLaneMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac4b4e4e2660b0fcd4f92c1d35c29d1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the combination of all lane masks of register in this class.  <br /></td></tr>
<tr class="separator:ac4b4e4e2660b0fcd4f92c1d35c29d1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ab67affb87d0ac718bdda5ebe40a7327d" id="r_ab67affb87d0ac718bdda5ebe40a7327d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab67affb87d0ac718bdda5ebe40a7327d">MC</a></td></tr>
<tr class="separator:ab67affb87d0ac718bdda5ebe40a7327d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73df27bcdf64385e1752f65741552fd" id="r_af73df27bcdf64385e1752f65741552fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af73df27bcdf64385e1752f65741552fd">SubClassMask</a></td></tr>
<tr class="separator:af73df27bcdf64385e1752f65741552fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d7f9c9e61be17dae283679fa67121a" id="r_ab5d7f9c9e61be17dae283679fa67121a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5d7f9c9e61be17dae283679fa67121a">SuperRegIndices</a></td></tr>
<tr class="separator:ab5d7f9c9e61be17dae283679fa67121a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0363c6cc08fe464f66f9e53239bb35e3" id="r_a0363c6cc08fe464f66f9e53239bb35e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a></td></tr>
<tr class="separator:a0363c6cc08fe464f66f9e53239bb35e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33e9f6afa3710617ba9cc7396209f4b" id="r_ad33e9f6afa3710617ba9cc7396209f4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad33e9f6afa3710617ba9cc7396209f4b">AllocationPriority</a></td></tr>
<tr class="memdesc:ad33e9f6afa3710617ba9cc7396209f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Classes with a higher priority value are assigned first by register allocators using a greedy heuristic.  <br /></td></tr>
<tr class="separator:ad33e9f6afa3710617ba9cc7396209f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f091eb46b984dbf525c6ac041f6af95" id="r_a5f091eb46b984dbf525c6ac041f6af95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f091eb46b984dbf525c6ac041f6af95">HasDisjunctSubRegs</a></td></tr>
<tr class="memdesc:a5f091eb46b984dbf525c6ac041f6af95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the class supports two (or more) disjunct subregister indices.  <br /></td></tr>
<tr class="separator:a5f091eb46b984dbf525c6ac041f6af95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf30ddf5feeccddcf0e890fc9022ec4d" id="r_abf30ddf5feeccddcf0e890fc9022ec4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf30ddf5feeccddcf0e890fc9022ec4d">CoveredBySubRegs</a></td></tr>
<tr class="memdesc:abf30ddf5feeccddcf0e890fc9022ec4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether a combination of subregisters can cover every register in the class.  <br /></td></tr>
<tr class="separator:abf30ddf5feeccddcf0e890fc9022ec4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d6a2e711761c45ec00b4768e2d575e" id="r_a67d6a2e711761c45ec00b4768e2d575e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67d6a2e711761c45ec00b4768e2d575e">SuperClasses</a></td></tr>
<tr class="separator:a67d6a2e711761c45ec00b4768e2d575e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e33895453deb02809a3219a325c2312" id="r_a7e33895453deb02809a3219a325c2312"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e33895453deb02809a3219a325c2312">OrderFunc</a> )(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="separator:a7e33895453deb02809a3219a325c2312"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00046">46</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="abc4e9a74fe208e78ff5260dded00a286" name="abc4e9a74fe208e78ff5260dded00a286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4e9a74fe208e78ff5260dded00a286">&#9670;&#160;</a></span>const_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a> <a class="el" href="#abc4e9a74fe208e78ff5260dded00a286">llvm::TargetRegisterClass::const_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00049">49</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a54bad443892b02e3fc9ebd886e4e0110" name="a54bad443892b02e3fc9ebd886e4e0110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bad443892b02e3fc9ebd886e4e0110">&#9670;&#160;</a></span>iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a> <a class="el" href="#a54bad443892b02e3fc9ebd886e4e0110">llvm::TargetRegisterClass::iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00048">48</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a0ffdaac072d45ad155d59dab129d2311" name="a0ffdaac072d45ad155d59dab129d2311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ffdaac072d45ad155d59dab129d2311">&#9670;&#160;</a></span>sc_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a> <a class="el" href="#a0ffdaac072d45ad155d59dab129d2311">llvm::TargetRegisterClass::sc_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00050">50</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ae39f39f7451b8556a479efc27ad2a149" name="ae39f39f7451b8556a479efc27ad2a149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39f39f7451b8556a479efc27ad2a149">&#9670;&#160;</a></span>begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a54bad443892b02e3fc9ebd886e4e0110">iterator</a> llvm::TargetRegisterClass::begin </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>begin/end - Return all of the registers in this class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00073">73</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00051">llvm::MCRegisterClass::begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01851">allocateSGPR32InputImpl()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02285">llvm::PPCInstrInfo::ClobbersPredicate()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00197">getRawAllocationOrder()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00085">getRegistersForValue()</a>, and <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08029">GetRegistersForValue()</a>.</p>

</div>
</div>
<a id="a60b6974966381f08079722f2258a0039" name="a60b6974966381f08079722f2258a0039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b6974966381f08079722f2258a0039">&#9670;&#160;</a></span>contains() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register is included in this register class. </p>
<p>This does not include virtual registers. </p>
<p>FIXME: Historically this function has returned false when given vregs but it should probably only receive physical registers</p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00091">91</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00067">llvm::MCRegisterClass::contains()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00059">addHints()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00444">canFoldCopy()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02285">llvm::PPCInstrInfo::ClobbersPredicate()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00767">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01520">estimateRSStackSizeLimit()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00885">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51181">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00520">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00339">llvm::SystemZRegisterInfo::shouldCoalesce()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03616">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="aca0ccc3903ae5fedb32c51eb99d479ca" name="aca0ccc3903ae5fedb32c51eb99d479ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0ccc3903ae5fedb32c51eb99d479ca">&#9670;&#160;</a></span>contains() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg2</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if both registers are in this class. </p>
<p>FIXME: Historically this function has returned false when given a vregs but it should probably only receive physical registers</p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00100">100</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00120">llvm::Register::asMCReg()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00067">llvm::MCRegisterClass::contains()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

</div>
</div>
<a id="a881bc79908403b2d42dc1c4377e5cbb6" name="a881bc79908403b2d42dc1c4377e5cbb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881bc79908403b2d42dc1c4377e5cbb6">&#9670;&#160;</a></span>end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a54bad443892b02e3fc9ebd886e4e0110">iterator</a> llvm::TargetRegisterClass::end </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">74</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00052">llvm::MCRegisterClass::end()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02285">llvm::PPCInstrInfo::ClobbersPredicate()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00085">getRegistersForValue()</a>, and <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08029">GetRegistersForValue()</a>.</p>

</div>
</div>
<a id="ad81039a93caf12aa52e19c054223cd13" name="ad81039a93caf12aa52e19c054223cd13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad81039a93caf12aa52e19c054223cd13">&#9670;&#160;</a></span>getCopyCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::TargetRegisterClass::getCopyCost </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the cost of copying a value between two registers in this class. </p>
<p>A negative number means the register class is very expensive to copy e.g. status flag register classes. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00111">111</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00084">llvm::MCRegisterClass::getCopyCost()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00111">CheckForPhysRegDependency()</a>.</p>

</div>
</div>
<a id="a32a8b65536822d50171455a6baa81da7" name="a32a8b65536822d50171455a6baa81da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a8b65536822d50171455a6baa81da7">&#9670;&#160;</a></span>getID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::TargetRegisterClass::getID </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class ID number. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00069">69</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00047">llvm::MCRegisterClass::getID()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00931">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02430">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00130">llvm::HexagonEvaluator::composeWithSubRegIndex()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00060">llvm::RegisterBank::covers()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02124">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00055">llvm::HexagonRegisterInfo::getCallerSavedRegs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00309">GetCostForDef()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00320">llvm::HexagonRegisterInfo::getHexagonSubRegIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00245">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00885">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00230">llvm::AArch64RegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00178">llvm::ARMRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00080">llvm::MipsRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00683">llvm::TargetRegisterInfo::getRegClassInfo()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00718">llvm::AArch64RegisterInfo::getRegPressureLimit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02068">llvm::SIRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00281">llvm::ARMBaseRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00067">llvm::MipsRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00413">llvm::PPCRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00256">llvm::X86RegisterInfo::getRegPressureLimit()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">hasSubClassEq()</a>, <a class="el" href="MVEVPTOptimisationsPass_8cpp_source.html#l00424">IsWritingToVCCR()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03826">llvm::X86InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00753">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00273">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00089">llvm::HexagonEvaluator::mask()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00074">maybeRewriteToFallthrough()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00464">llvm::ResourcePriorityQueue::scheduledNode()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00247">llvm::HexagonRegisterInfo::shouldCoalesce()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l03791">llvm::X86InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="ac4b4e4e2660b0fcd4f92c1d35c29d1c0" name="ac4b4e4e2660b0fcd4f92c1d35c29d1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">&#9670;&#160;</a></span>getLaneMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterClass::getLaneMask </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the combination of all lane masks of register in this class. </p>
<p>The lane masks of the registers are the combination of all lane masks of their subregisters. Returns 1 if there are no subregisters. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00204">204</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00056">LaneMask</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00368">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>.</p>

</div>
</div>
<a id="a140a96e49ab5e53e99c3233291d98eb4" name="a140a96e49ab5e53e99c3233291d98eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140a96e49ab5e53e99c3233291d98eb4">&#9670;&#160;</a></span>getNumRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::TargetRegisterClass::getNumRegs </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of registers in this class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00077">77</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00056">llvm::MCRegisterClass::getNumRegs()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00169">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">constrainRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00197">getRawAllocationOrder()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, and <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00339">llvm::SystemZRegisterInfo::shouldCoalesce()</a>.</p>

</div>
</div>
<a id="afbf6359290d600a6fbc13f6370dc45ba" name="afbf6359290d600a6fbc13f6370dc45ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf6359290d600a6fbc13f6370dc45ba">&#9670;&#160;</a></span>getRawAllocationOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; llvm::TargetRegisterClass::getRawAllocationOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the preferred order for allocating registers from this register class in MF. </p>
<p>The raw order comes directly from the .td file and may include reserved registers that are not allocatable. <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> allocators should also make sure to allocate callee-saved registers only after all the volatiles are used. The <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> class provides filtered allocation orders with callee-saved registers moved to the end.</p>
<p>The <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> argument can be used to tune the allocatable registers based on the characteristics of the function, subtarget, or other criteria.</p>
<p>By default, this method returns all registers in the class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00197">197</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00073">begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00077">getNumRegs()</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00066">OrderFunc</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00230">getAllocatableSetForRC()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00561">llvm::RegScavenger::scavengeRegisterBackwards()</a>.</p>

</div>
</div>
<a id="ad4cd0fd35859157ba99c4206679d3824" name="ad4cd0fd35859157ba99c4206679d3824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4cd0fd35859157ba99c4206679d3824">&#9670;&#160;</a></span>getRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::TargetRegisterClass::getRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>i</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the specified register in the class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00085">85</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00060">llvm::MCRegisterClass::getRegister()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l11229">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02493">llvm::tryFoldSPUpdateIntoPushPop()</a>.</p>

</div>
</div>
<a id="a294476bed6c7e58dfdcfb3c1e41c7dfb" name="a294476bed6c7e58dfdcfb3c1e41c7dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a294476bed6c7e58dfdcfb3c1e41c7dfb">&#9670;&#160;</a></span>getRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;<a class="el" href="classSymbolMapType_1_1const__iterator.html">::const_iterator</a> &gt; llvm::TargetRegisterClass::getRegisters </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00080">80</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00051">llvm::MCRegisterClass::begin()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00052">llvm::MCRegisterClass::end()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00355">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>.</p>

</div>
</div>
<a id="acf5c67f9a17117f6971d4341ef5018bf" name="acf5c67f9a17117f6971d4341ef5018bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5c67f9a17117f6971d4341ef5018bf">&#9670;&#160;</a></span>getSubClassMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * llvm::TargetRegisterClass::getSubClassMask </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a bit vector of subclasses, including this one. </p>
<p>The vector is indexed by class IDs.</p>
<p>To use it, consider the returned array as a chunk of memory that contains an array of bits of size NumRegClasses. Each 32-bit chunk contains a bitset of the ID of the subclasses in big-endian style. I.e., the representation of the memory from left to right at the bit level looks like: [31 30 ... 1 0] [ 63 62 ... 33 32] ... [ XXX NumRegClasses NumRegClasses - 1 ... ] Where the number represents the class ID and XXX bits that should be ignored.</p>
<p>See the implementation of hasSubClassEq for an example of how it can be used. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00156">156</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00054">SubClassMask</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00194">llvm::TargetRegisterInfo::getAllocatableClass()</a>.</p>

</div>
</div>
<a id="abeafc6368d78fec23ce328e7ecad4316" name="abeafc6368d78fec23ce328e7ecad4316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeafc6368d78fec23ce328e7ecad4316">&#9670;&#160;</a></span>getSuperClasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a> llvm::TargetRegisterClass::getSuperClasses </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a NULL-terminated list of super-classes. </p>
<p>The classes are ordered by ID which is also a topological ordering from large to small classes. The list does NOT include the current class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00174">174</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00065">SuperClasses</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00320">llvm::HexagonRegisterInfo::getHexagonSubRegIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00245">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass()</a>, and <a class="el" href="X86RegisterInfo_8cpp_source.html#l00108">llvm::X86RegisterInfo::getLargestLegalSuperClass()</a>.</p>

</div>
</div>
<a id="a2ed851e5969d93eb6c2ea438566f7a10" name="a2ed851e5969d93eb6c2ea438566f7a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed851e5969d93eb6c2ea438566f7a10">&#9670;&#160;</a></span>getSuperRegIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> * llvm::TargetRegisterClass::getSuperRegIndices </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a 0-terminated list of sub-register indices that project some super-register class into this register class. </p>
<p>The list has an entry for each Idx such that:</p>
<p>There exists SuperRC where: For all Reg in SuperRC: this-&gt;contains(Reg:Idx) </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00167">167</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00055">SuperRegIndices</a>.</p>

</div>
</div>
<a id="a9a5870d927668bd2f44e70afa77ffdd4" name="a9a5870d927668bd2f44e70afa77ffdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5870d927668bd2f44e70afa77ffdd4">&#9670;&#160;</a></span>hasSubClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::hasSubClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper sub-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00119">119</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">hasSubClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00131">hasSuperClass()</a>.</p>

</div>
</div>
<a id="a8ea8ce186fc4a70ad542e74d015d84ed" name="a8ea8ce186fc4a70ad542e74d015d84ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea8ce186fc4a70ad542e74d015d84ed">&#9670;&#160;</a></span>hasSubClassEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::hasSubClassEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RC is a sub-class of or equal to this class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">124</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00069">getID()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00054">SubClassMask</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00634">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00444">canFoldCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00119">hasSubClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00136">hasSuperClassEq()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07016">llvm::SIInstrInfo::isBufferSMRD()</a>, and <a class="el" href="RegisterBank_8cpp_source.html#l00031">llvm::RegisterBank::verify()</a>.</p>

</div>
</div>
<a id="ac75138bd1bc4e6051fde2290ee928d12" name="ac75138bd1bc4e6051fde2290ee928d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75138bd1bc4e6051fde2290ee928d12">&#9670;&#160;</a></span>hasSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::hasSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper super-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00131">131</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00119">hasSubClass()</a>.</p>

</div>
</div>
<a id="abee1c3236731101b249f6eeffd8cd7ba" name="abee1c3236731101b249f6eeffd8cd7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee1c3236731101b249f6eeffd8cd7ba">&#9670;&#160;</a></span>hasSuperClassEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::hasSuperClassEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RC is a super-class of or equal to this class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00136">136</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">hasSubClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07361">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51160">isFRClass()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51150">isGRClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04383">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51170">isVKClass()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00106">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, and <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00339">llvm::SystemZRegisterInfo::shouldCoalesce()</a>.</p>

</div>
</div>
<a id="a68b1cbd38847abc3e56eca6df316d5a1" name="a68b1cbd38847abc3e56eca6df316d5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b1cbd38847abc3e56eca6df316d5a1">&#9670;&#160;</a></span>isAllocatable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::isAllocatable </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this register class may be used to create virtual registers. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00115">115</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00088">llvm::MCRegisterClass::isAllocatable()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00092">llvm::constrainOperandRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00194">llvm::TargetRegisterInfo::getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00230">getAllocatableSetForRC()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">llvm::MachineRegisterInfo::setRegClass()</a>.</p>

</div>
</div>
<a id="ace997e272fac89816c54b98c69b118ee" name="ace997e272fac89816c54b98c69b118ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace997e272fac89816c54b98c69b118ee">&#9670;&#160;</a></span>isASubClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::isASubClass </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a subset class of at least one other <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00180">180</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00065">SuperClasses</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ad33e9f6afa3710617ba9cc7396209f4b" name="ad33e9f6afa3710617ba9cc7396209f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33e9f6afa3710617ba9cc7396209f4b">&#9670;&#160;</a></span>AllocationPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t llvm::TargetRegisterClass::AllocationPriority</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Classes with a higher priority value are assigned first by register allocators using a greedy heuristic. </p>
<p>The value is in the range [0,63]. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00059">59</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="abf30ddf5feeccddcf0e890fc9022ec4d" name="abf30ddf5feeccddcf0e890fc9022ec4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf30ddf5feeccddcf0e890fc9022ec4d">&#9670;&#160;</a></span>CoveredBySubRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::CoveredBySubRegs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether a combination of subregisters can cover every register in the class. </p>
<p>See also the CoveredBySubRegs description in Target.td. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">64</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a5f091eb46b984dbf525c6ac041f6af95" name="a5f091eb46b984dbf525c6ac041f6af95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f091eb46b984dbf525c6ac041f6af95">&#9670;&#160;</a></span>HasDisjunctSubRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a> llvm::TargetRegisterClass::HasDisjunctSubRegs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether the class supports two (or more) disjunct subregister indices. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00061">61</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00368">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00214">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a0363c6cc08fe464f66f9e53239bb35e3" name="a0363c6cc08fe464f66f9e53239bb35e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0363c6cc08fe464f66f9e53239bb35e3">&#9670;&#160;</a></span>LaneMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterClass::LaneMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00056">56</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00204">getLaneMask()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00230">llvm::rdf::PhysicalRegisterInfo::mapTo()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>, and <a class="el" href="RDFCopy_8cpp_source.html#l00101">llvm::rdf::CopyPropagation::run()</a>.</p>

</div>
</div>
<a id="ab67affb87d0ac718bdda5ebe40a7327d" name="ab67affb87d0ac718bdda5ebe40a7327d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab67affb87d0ac718bdda5ebe40a7327d">&#9670;&#160;</a></span>MC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>* llvm::TargetRegisterClass::MC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">53</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00073">begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00091">contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00100">contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">end()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00111">getCopyCost()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00069">getID()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00546">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00077">getNumRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00085">getRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00080">getRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02011">llvm::SIRegisterInfo::getRegSplitParts()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00115">isAllocatable()</a>.</p>

</div>
</div>
<a id="a7e33895453deb02809a3219a325c2312" name="a7e33895453deb02809a3219a325c2312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e33895453deb02809a3219a325c2312">&#9670;&#160;</a></span>OrderFunc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;(* llvm::TargetRegisterClass::OrderFunc) (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00065">65</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00197">getRawAllocationOrder()</a>.</p>

</div>
</div>
<a id="af73df27bcdf64385e1752f65741552fd" name="af73df27bcdf64385e1752f65741552fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73df27bcdf64385e1752f65741552fd">&#9670;&#160;</a></span>SubClassMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a>* llvm::TargetRegisterClass::SubClassMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00054">54</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00156">getSubClassMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">hasSubClassEq()</a>.</p>

</div>
</div>
<a id="a67d6a2e711761c45ec00b4768e2d575e" name="a67d6a2e711761c45ec00b4768e2d575e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d6a2e711761c45ec00b4768e2d575e">&#9670;&#160;</a></span>SuperClasses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a> llvm::TargetRegisterClass::SuperClasses</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00065">65</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00174">getSuperClasses()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00180">isASubClass()</a>.</p>

</div>
</div>
<a id="ab5d7f9c9e61be17dae283679fa67121a" name="ab5d7f9c9e61be17dae283679fa67121a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5d7f9c9e61be17dae283679fa67121a">&#9670;&#160;</a></span>SuperRegIndices</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a>* llvm::TargetRegisterClass::SuperRegIndices</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00055">55</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00167">getSuperRegIndices()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/llvm/CodeGen/<a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:07:55 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
