
---------- Begin Simulation Statistics ----------
final_tick                                 1079903200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172080                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402808                       # Number of bytes of host memory used
host_op_rate                                   299404                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.83                       # Real time elapsed on the host
host_tick_rate                               91278008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2035851                       # Number of instructions simulated
sim_ops                                       3542217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001080                       # Number of seconds simulated
sim_ticks                                  1079903200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430692                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            457972                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             235198                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          430692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195494                       # Number of indirect misses.
system.cpu.branchPred.lookups                  484079                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11248                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12241                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2338045                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1903532                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24223                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341319                       # Number of branches committed
system.cpu.commit.bw_lim_events                589157                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          875003                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2035851                       # Number of instructions committed
system.cpu.commit.committedOps                3542217                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2310360                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.533188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725414                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1156541     50.06%     50.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       171232      7.41%     57.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165933      7.18%     64.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227497      9.85%     74.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       589157     25.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2310360                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      84176                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9334                       # Number of function calls committed.
system.cpu.commit.int_insts                   3479999                       # Number of committed integer instructions.
system.cpu.commit.loads                        487259                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20067      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2781632     78.53%     79.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36453      1.03%     80.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3625      0.10%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6208      0.18%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12456      0.35%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12098      0.34%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7015      0.20%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1143      0.03%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         1215      0.03%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         1792      0.05%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         2048      0.06%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465537     13.14%     94.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155910      4.40%     99.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21722      0.61%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3542217                       # Class of committed instruction
system.cpu.commit.refs                         655238                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2035851                       # Number of Instructions Simulated
system.cpu.committedOps                       3542217                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.326108                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.326108                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7702                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33000                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47600                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4180                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022330                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4633115                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   290100                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1126968                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24275                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85849                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      570100                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2065                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      187292                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.fetch.Branches                      484079                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    237475                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2199403                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4583                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2798801                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           733                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48550                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179305                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             324964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             246446                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.036685                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2549522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.925111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1220634     47.88%     47.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72134      2.83%     50.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57928      2.27%     52.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75182      2.95%     55.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1123644     44.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2549522                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    137089                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    74957                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213668000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8080800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8080400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       635600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       635600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       635600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       635600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5232800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5197600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5057200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5088400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77261600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77228000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77189200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77189600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1630154000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          150237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28619                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   370983                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.506419                       # Inst execution rate
system.cpu.iew.exec_refs                       759127                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     187282                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691072                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                602386                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                933                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               573                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               197718                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4417161                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                571845                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34444                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4066968                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3279                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8938                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24275                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15030                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           604                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39404                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115125                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29738                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20452                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8167                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5694419                       # num instructions consuming a value
system.cpu.iew.wb_count                       4044598                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567827                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3233445                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.498133                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4051774                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6276327                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3482775                       # number of integer regfile writes
system.cpu.ipc                               0.754086                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.754086                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26027      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3205016     78.14%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   50      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40353      0.98%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5128      0.13%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6781      0.17%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16213      0.40%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13646      0.33%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7539      0.18%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2117      0.05%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            1256      0.03%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1808      0.04%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           2080      0.05%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554701     13.52%     94.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176447      4.30%     99.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27595      0.67%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13430      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4101415                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  100614                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              202510                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        97158                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             141360                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3974774                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10568102                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3947440                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5150798                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4416036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4101415                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1125                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          874933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18263                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            393                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1304994                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2549522                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.608700                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1167304     45.79%     45.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              167509      6.57%     52.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              294992     11.57%     63.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              334946     13.14%     77.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              584771     22.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2549522                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.519178                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      237598                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              6779                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1476                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               602386                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              197718                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1538877                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2699759                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  840173                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4845659                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               24                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339004                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15205                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5207                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11908341                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4558156                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6222450                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1155896                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76491                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24275                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170915                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1376768                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            171447                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7209072                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19259                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                868                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    197888                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            917                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6138423                       # The number of ROB reads
system.cpu.rob.rob_writes                     9074512                       # The number of ROB writes
system.cpu.timesIdled                            1510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          429                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37380                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              429                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          627                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            627                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              113                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11980                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1303                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7909                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1348                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1348                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11980                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       936384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       936384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  936384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13328                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11122090                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28927010                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17252                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4044                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23292                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                914                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2078                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2078                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17252                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7813                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        48896                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56709                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       172096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1240384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1412480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10201                       # Total snoops (count)
system.l2bus.snoopTraffic                       83456                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29530                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014832                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120884                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29092     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      438      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29530                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            19968798                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18498884                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3228399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       234130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           234130                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       234130                       # number of overall hits
system.cpu.icache.overall_hits::total          234130                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3344                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3344                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3344                       # number of overall misses
system.cpu.icache.overall_misses::total          3344                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164506000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164506000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164506000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164506000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       237474                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       237474                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       237474                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       237474                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49194.377990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49194.377990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49194.377990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49194.377990                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          654                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          654                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          654                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          654                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2690                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2690                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2690                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2690                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133002400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133002400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133002400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133002400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49443.271375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49443.271375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49443.271375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49443.271375                       # average overall mshr miss latency
system.cpu.icache.replacements                   2434                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       234130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          234130                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       237474                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       237474                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49194.377990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49194.377990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133002400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133002400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49443.271375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49443.271375                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.455660                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              211110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2434                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.733772                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.455660                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            477638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           477638                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       662805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           662805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       662805                       # number of overall hits
system.cpu.dcache.overall_hits::total          662805                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34719                       # number of overall misses
system.cpu.dcache.overall_misses::total         34719                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1703889600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1703889600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1703889600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1703889600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       697524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       697524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       697524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       697524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049775                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049775                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049775                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049775                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49076.574786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49076.574786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49076.574786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49076.574786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30075                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          442                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               733                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.030014                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   110.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1636                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2741                       # number of writebacks
system.cpu.dcache.writebacks::total              2741                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22192                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22192                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581420000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241236016                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    822656016                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023856                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46413.347170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46413.347170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46413.347170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58652.082665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49438.462500                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15616                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       496927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          496927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1599353600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1599353600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       529539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       529539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49041.874157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49041.874157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    479777200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    479777200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45916.087664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45916.087664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104536000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104536000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49613.668723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49613.668723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101642800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101642800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48913.763234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48913.763234                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4113                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4113                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241236016                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241236016                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58652.082665                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58652.082665                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.495467                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              629853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15616                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.333824                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   755.287219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   220.208248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.215047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952632                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1411688                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1411688                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             880                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4868                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          769                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6517                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            880                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4868                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          769                       # number of overall hits
system.l2cache.overall_hits::total               6517                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1809                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7659                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3344                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12812                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1809                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7659                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3344                       # number of overall misses
system.l2cache.overall_misses::total            12812                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122358800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    525215200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    232584938                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    880158938                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122358800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    525215200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    232584938                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    880158938                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2689                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12527                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4113                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19329                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2689                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12527                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4113                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19329                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.672741                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.611399                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.813032                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.662838                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.672741                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.611399                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.813032                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.662838                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67638.916528                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68574.905340                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69552.912081                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68698.012644                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67638.916528                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68574.905340                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69552.912081                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68698.012644                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1303                       # number of writebacks
system.l2cache.writebacks::total                 1303                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1809                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7648                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3330                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12787                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1809                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7648                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3330                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          541                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13328                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107886800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    463738800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    205288952                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    776914552                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107886800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    463738800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    205288952                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32425115                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    809339667                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.672741                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.610521                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.809628                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.661545                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.672741                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.610521                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.809628                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.689534                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59638.916528                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60635.303347                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61648.333934                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60758.156878                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59638.916528                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60635.303347                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61648.333934                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59935.517560                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60724.764931                       # average overall mshr miss latency
system.l2cache.replacements                      9286                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2741                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2741                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2741                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2741                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32425115                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32425115                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59935.517560                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59935.517560                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          728                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              728                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1350                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1350                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92980000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92980000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649663                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649663                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68874.074074                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68874.074074                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1348                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1348                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82161600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82161600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648701                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648701                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60950.741840                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60950.741840                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          880                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4140                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          769                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5789                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1809                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6309                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3344                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11462                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122358800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    432235200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    232584938                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    787178938                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2689                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10449                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4113                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17251                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.672741                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.603790                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.813032                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.664425                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67638.916528                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68510.889206                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69552.912081                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68677.276043                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1809                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6300                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3330                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11439                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107886800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    381577200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    205288952                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694752952                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.672741                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.602929                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.809628                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.663092                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59638.916528                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60567.809524                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61648.333934                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60735.462191                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3700.313331                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25102                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9286                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.703209                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.611955                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   277.461883                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2403.017142                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   869.809543                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.412808                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003079                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067740                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.586674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.212356                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033548                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.903397                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1153                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2943                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          140                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          989                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281494                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718506                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               312350                       # Number of tag accesses
system.l2cache.tags.data_accesses              312350                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       213120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              852992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        83392                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            83392                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1809                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7648                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3330                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          541                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13328                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1303                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1303                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107209609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          453255440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    197351022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32062133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              789878204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107209609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107209609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77221736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77221736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77221736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107209609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         453255440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    197351022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32062133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             867099940                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1118076800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4327146                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403832                       # Number of bytes of host memory used
host_op_rate                                  7446159                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.50                       # Real time elapsed on the host
host_tick_rate                               76138477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2169159                       # Number of instructions simulated
sim_ops                                       3733179                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000038                       # Number of seconds simulated
sim_ticks                                    38173600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9694                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               814                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10775                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6885                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2809                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10907                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      55                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          427                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    132154                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   136958                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               814                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8583                       # Number of branches committed
system.cpu.commit.bw_lim_events                 29337                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           15023                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               133308                       # Number of instructions committed
system.cpu.commit.committedOps                 190962                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        88779                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.150982                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.593823                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        19107     21.52%     21.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        20412     22.99%     44.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6567      7.40%     51.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13356     15.04%     66.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        29337     33.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        88779                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   26                       # Number of function calls committed.
system.cpu.commit.int_insts                    189447                       # Number of committed integer instructions.
system.cpu.commit.loads                         19367                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1121      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           151172     79.16%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            8192      4.29%     84.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.03%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.01%     84.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.02%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.01%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.02%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.03%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.01%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            20      0.01%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           19251     10.08%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          10787      5.65%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.06%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            190962                       # Class of committed instruction
system.cpu.commit.refs                          30226                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      133308                       # Number of Instructions Simulated
system.cpu.committedOps                        190962                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.715891                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.715891                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           19                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           19                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             1                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 26129                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 214479                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11237                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     42225                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    829                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 12491                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       20341                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       11223                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       10907                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     13369                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         77639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   127                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         153555                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1658                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.114288                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              14443                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6940                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.609018                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              92911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.381193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.890622                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    33756     36.33%     36.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2390      2.57%     38.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2881      3.10%     42.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2449      2.64%     44.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    51435     55.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                92911                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       971                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      604                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     10502400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     10502800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     10502800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     10502800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     10502800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     10502400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1650000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1650000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      3222000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      3219600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      3216000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      3221600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       79380400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  867                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8859                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.081533                       # Inst execution rate
system.cpu.iew.exec_refs                        31559                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      11223                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7701                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 21423                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                73                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                12273                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              205986                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 20336                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1224                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                198649                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     76                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    829                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    85                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1081                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2056                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1415                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          600                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            267                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    318789                       # num instructions consuming a value
system.cpu.iew.wb_count                        198190                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.495585                       # average fanout of values written-back
system.cpu.iew.wb_producers                    157987                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.076723                       # insts written-back per cycle
system.cpu.iew.wb_sent                         198330                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   365400                       # number of integer regfile reads
system.cpu.int_regfile_writes                  184578                       # number of integer regfile writes
system.cpu.ipc                               1.396861                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.396861                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1422      0.71%      0.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                157542     78.82%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 8199      4.10%     83.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.03%     83.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  57      0.03%     83.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.02%     83.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   47      0.02%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  114      0.06%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  110      0.06%     83.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.02%     83.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 63      0.03%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                20483     10.25%     94.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               11365      5.69%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             266      0.13%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             82      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 199873                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     813                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1651                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          744                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1652                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 197638                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             491790                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       197446                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            219381                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     205965                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    199873                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           15023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               784                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         92911                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.151231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.446101                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               16769     18.05%     18.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               15480     16.66%     34.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               22990     24.74%     59.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               12275     13.21%     72.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               25397     27.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           92911                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.094358                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       13369                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              7546                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7599                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                21423                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               12273                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   49309                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            95434                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    9204                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                312303                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   9566                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    18347                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                585183                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 211602                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              339362                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     47430                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1142                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    829                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 16756                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    27057                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1621                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           388792                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     35661                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       265427                       # The number of ROB reads
system.cpu.rob.rob_writes                      416112                       # The number of ROB writes
system.cpu.timesIdled                              24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            240                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           19                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             19                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                1                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           96                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           193                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 94                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               93                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            94                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                97                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      97    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  97                       # Request fanout histogram
system.membus.reqLayer2.occupancy               83594                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             210606                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 116                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            24                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               193                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 19                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            116                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          255                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     360                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         6784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               116                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                236                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004237                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.065094                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      235     99.58%     99.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  236                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              102000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               117585                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        38173600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        13318                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13318                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        13318                       # number of overall hits
system.cpu.icache.overall_hits::total           13318                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2620400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2620400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2620400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2620400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        13369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        13369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        13369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        13369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003815                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003815                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003815                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003815                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51380.392157                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51380.392157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51380.392157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51380.392157                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1913600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1913600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1913600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1913600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002693                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002693                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002693                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002693                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53155.555556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53155.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53155.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53155.555556                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        13318                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13318                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2620400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2620400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        13369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        13369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003815                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003815                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51380.392157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51380.392157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1913600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1913600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53155.555556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53155.555556                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 994                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             26773                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            26773                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        30019                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            30019                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        30019                       # number of overall hits
system.cpu.dcache.overall_hits::total           30019                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           97                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           97                       # number of overall misses
system.cpu.dcache.overall_misses::total            97                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5421200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5421200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5421200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5421200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        30116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        30116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        30116                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        30116                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003221                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003221                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55888.659794                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55888.659794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55888.659794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55888.659794                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           21                       # number of writebacks
system.cpu.dcache.writebacks::total                21                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           28                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           69                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           69                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           16                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3940800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3940800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3940800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       389585                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4330385                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002291                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002291                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002822                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57113.043478                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57113.043478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57113.043478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24349.062500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50945.705882                       # average overall mshr miss latency
system.cpu.dcache.replacements                     85                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        19164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           19164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5198400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5198400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        19257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        19257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55896.774194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55896.774194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           65                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3721200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3721200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57249.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57249.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        10855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          10855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       222800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       222800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        10859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        10859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        55700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        55700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       219600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       219600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        54900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54900                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       389585                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       389585                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24349.062500                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 24349.062500                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.600000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   807.335604                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   216.664396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.788414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.211586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             60317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            60317                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  35                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                 35                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            27                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            54                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                85                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           27                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           54                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               85                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1804000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      3732000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       272800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      5808800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1804000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      3732000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       272800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      5808800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           69                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           16                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             120                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           69                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           16                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            120                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.771429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.782609                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.708333                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.771429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.782609                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.708333                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66814.814815                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69111.111111                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        68200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68338.823529                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66814.814815                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69111.111111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        68200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68338.823529                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           27                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           54                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           27                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           54                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           97                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1588000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      3300000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       240800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      5128800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1588000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      3300000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       240800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       658383                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      5787183                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.771429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.782609                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.708333                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.771429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.782609                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.808333                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58814.814815                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61111.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60200                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60338.823529                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58814.814815                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61111.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54865.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59661.680412                       # average overall mshr miss latency
system.l2cache.replacements                        97                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           12                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           12                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       658383                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       658383                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54865.250000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54865.250000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            3                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              3                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       206400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       206400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        68800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        68800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       182400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       182400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        60800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        60800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           27                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           51                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           82                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1804000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      3525600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       272800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      5602400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          116                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.771429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.784615                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.706897                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66814.814815                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69129.411765                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        68200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68321.951220                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           27                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           51                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           82                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1588000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      3117600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       240800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      4946400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.771429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.784615                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.706897                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58814.814815                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61129.411765                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60321.951220                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    364                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   97                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.752577                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.057652                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   931.048148                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1994.727424                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   993.333445                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.833330                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008071                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.227307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.486994                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242513                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035116                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1136                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2960                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          129                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1006                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          751                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277344                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2017                       # Number of tag accesses
system.l2cache.tags.data_accesses                2017                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     38173600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            3456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                6208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               27                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               54                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   97                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           45266886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           90533772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      6706205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     20118616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              162625479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      45266886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          45266886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5029654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5029654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5029654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          45266886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          90533772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      6706205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     20118616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             167655133                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1375932800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 784696                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413048                       # Number of bytes of host memory used
host_op_rate                                  1398353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.68                       # Real time elapsed on the host
host_tick_rate                               70061145                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2887969                       # Number of instructions simulated
sim_ops                                       5146539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000258                       # Number of seconds simulated
sim_ticks                                   257856000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               143200                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4594                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            146257                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              70607                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          143200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            72593                       # Number of indirect misses.
system.cpu.branchPred.lookups                  170662                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12007                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2923                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    853658                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   457109                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4649                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     156266                       # Number of branches committed
system.cpu.commit.bw_lim_events                223234                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           67924                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               718810                       # Number of instructions committed
system.cpu.commit.committedOps                1413360                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       591285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.390319                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.538487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       101720     17.20%     17.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       101019     17.08%     34.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        76531     12.94%     47.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        88781     15.01%     62.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       223234     37.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       591285                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      51936                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11483                       # Number of function calls committed.
system.cpu.commit.int_insts                   1369687                       # Number of committed integer instructions.
system.cpu.commit.loads                        177013                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5967      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1079419     76.37%     76.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2952      0.21%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              219      0.02%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2199      0.16%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.02%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             122      0.01%     77.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            8388      0.59%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            8472      0.60%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          18643      1.32%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           111      0.01%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          171029     12.10%     91.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108013      7.64%     99.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5984      0.42%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1602      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1413360                       # Class of committed instruction
system.cpu.commit.refs                         286628                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      718810                       # Number of Instructions Simulated
system.cpu.committedOps                       1413360                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.896816                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.896816                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           83                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          203                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          361                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            15                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 28931                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1521195                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   150252                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    422093                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4677                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4617                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      184770                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      112493                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                      170662                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    126922                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        464912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1072                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         786780                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           345                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9354                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.264740                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             140571                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              82614                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.220495                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             610570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.522545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.798219                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   176433     28.90%     28.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    40205      6.58%     35.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    23306      3.82%     39.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29131      4.77%     44.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   341495     55.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               610570                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     88930                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46463                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     74382400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     74382000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     74382000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     74382000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     74382000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     74382400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       646000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       646000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       258000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      3680400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      3681200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      3682400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      3405600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     29951600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     29977200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     29920400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     29948800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      582863200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           34070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5790                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   159749                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.259601                       # Inst execution rate
system.cpu.iew.exec_refs                       297183                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     112431                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   19505                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                188038                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                224                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               771                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               115257                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1481273                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                184752                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7651                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1456629                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    98                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4677                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   155                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            14752                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        11027                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5642                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4734                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1056                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1600538                       # num instructions consuming a value
system.cpu.iew.wb_count                       1453495                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.632447                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1012256                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.254739                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1454543                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2159744                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1134431                       # number of integer regfile writes
system.cpu.ipc                               1.115056                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.115056                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              7122      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1115729     76.20%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2954      0.20%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   276      0.02%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2311      0.16%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.02%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  152      0.01%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 8535      0.58%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 8563      0.58%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               18670      1.28%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                204      0.01%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               179846     12.28%     91.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              111571      7.62%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6358      0.43%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1720      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1464277                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   52962                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              105959                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        52680                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              55040                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1404193                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3434253                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1400815                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1494187                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1480924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1464277                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 349                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           67924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1085                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            211                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        82252                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        610570                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.398213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.423855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               94526     15.48%     15.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               77904     12.76%     28.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              112329     18.40%     46.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              141529     23.18%     69.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              184282     30.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          610570                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.271465                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      126981                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           104                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              3456                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2901                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               188038                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              115257                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  621332                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           644640                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   21243                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1591761                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    541                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   154249                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    563                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   175                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3866234                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1507606                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1694486                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    422579                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3454                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4677                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4925                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   102750                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             90673                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2241490                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2897                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                159                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3477                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            173                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1849335                       # The number of ROB reads
system.cpu.rob.rob_writes                     2981917                       # The number of ROB writes
system.cpu.timesIdled                             351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2059                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               53                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              9                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                546                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           57                       # Transaction distribution
system.membus.trans_dist::CleanEvict              561                       # Transaction distribution
system.membus.trans_dist::ReadExReq                98                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        44864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        44864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               644                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     644    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 644                       # Request fanout histogram
system.membus.reqLayer2.occupancy              596829                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1392671                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 927                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           196                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1489                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                102                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               102                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            928                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1768                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1320                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3088                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        37696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    74752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               666                       # Total snoops (count)
system.l2bus.snoopTraffic                        3648                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1696                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033019                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.178739                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1640     96.70%     96.70% # Request fanout histogram
system.l2bus.snoop_fanout::1                       56      3.30%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1696                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              528399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               952743                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              706800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       257856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       126205                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           126205                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       126205                       # number of overall hits
system.cpu.icache.overall_hits::total          126205                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          717                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            717                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          717                       # number of overall misses
system.cpu.icache.overall_misses::total           717                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34415200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34415200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34415200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34415200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       126922                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       126922                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       126922                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       126922                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005649                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005649                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005649                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005649                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47998.884240                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47998.884240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47998.884240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47998.884240                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          128                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27571600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27571600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27571600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27571600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004641                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004641                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46810.865874                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46810.865874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46810.865874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46810.865874                       # average overall mshr miss latency
system.cpu.icache.replacements                    589                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       126205                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          126205                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          717                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           717                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34415200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34415200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       126922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       126922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005649                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005649                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47998.884240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47998.884240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27571600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27571600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46810.865874                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46810.865874                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              164863                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            195.104142                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            254433                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           254433                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       278938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           278938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       278938                       # number of overall hits
system.cpu.dcache.overall_hits::total          278938                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          685                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            685                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          685                       # number of overall misses
system.cpu.dcache.overall_misses::total           685                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30646800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30646800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30646800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30646800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       279623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       279623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       279623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       279623                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002450                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002450                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002450                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002450                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44739.854015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44739.854015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44739.854015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44739.854015                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                41                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          139                       # number of writebacks
system.cpu.dcache.writebacks::total               139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           56                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          440                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17378800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17378800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17378800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2819942                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20198742                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001373                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001373                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001373                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45257.291667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45257.291667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45257.291667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50356.107143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45906.231818                       # average overall mshr miss latency
system.cpu.dcache.replacements                    440                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       169363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          169363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23878400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23878400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       169946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       169946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40957.804460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40957.804460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37914.893617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37914.893617                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6768400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6768400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       109677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       109677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66356.862745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66356.862745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6686800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6686800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65556.862745                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65556.862745                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2819942                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2819942                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50356.107143                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50356.107143                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              355878                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1464                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            243.086066                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   832.092635                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   191.907365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.812590                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.187410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          862                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          687                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.158203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            559686                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           559686                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             223                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             148                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 389                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            223                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            148                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           18                       # number of overall hits
system.l2cache.overall_hits::total                389                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           367                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           236                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               641                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          367                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          236                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           38                       # number of overall misses
system.l2cache.overall_misses::total              641                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     24986000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     15664000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2632365                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     43282365                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     24986000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     15664000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2632365                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     43282365                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          590                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          384                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1030                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          590                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          384                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1030                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.622034                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.614583                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.678571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.622330                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.622034                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.614583                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.678571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.622330                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68081.743869                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66372.881356                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69272.763158                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67523.190328                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68081.743869                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66372.881356                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69272.763158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67523.190328                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             57                       # number of writebacks
system.l2cache.writebacks::total                   57                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              2                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             2                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          367                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          235                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          639                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          367                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          235                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          645                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     22058000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     13727600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2306766                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     38092366                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     22058000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     13727600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2306766                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       385192                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     38477558                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.622034                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.611979                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.660714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.620388                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.622034                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.611979                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.660714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.626214                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60103.542234                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58415.319149                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62345.027027                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59612.466354                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60103.542234                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58415.319149                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62345.027027                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 64198.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59655.128682                       # average overall mshr miss latency
system.l2cache.replacements                       656                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          139                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          139                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          139                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          139                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       385192                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       385192                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 64198.666667                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 64198.666667                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           98                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             98                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      6529200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      6529200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          102                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.960784                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.960784                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66624.489796                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66624.489796                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           98                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           98                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5745200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      5745200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.960784                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.960784                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58624.489796                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58624.489796                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          223                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          144                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          385                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          367                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          138                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          543                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     24986000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9134800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2632365                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     36753165                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          590                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          282                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          928                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.622034                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.489362                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.678571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.585129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68081.743869                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66194.202899                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69272.763158                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67685.386740                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          367                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          137                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          541                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     22058000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7982400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2306766                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     32347166                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.622034                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485816                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.660714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.582974                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60103.542234                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58265.693431                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62345.027027                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59791.434381                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14363                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4752                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.022517                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.776709                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1090.887960                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1924.897170                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   899.247449                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.190711                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008490                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.266330                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.469946                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219543                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          958                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3138                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          927                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2662                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.233887                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.766113                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                17112                       # Number of tag accesses
system.l2cache.tags.data_accesses               17112                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    257856000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           23424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               41216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        23424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3648                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3648                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              366                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              235                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  644                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            57                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  57                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           90841400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           58327128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      9183420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1489203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              159841152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      90841400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          90841400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        14147431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              14147431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        14147431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          90841400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          58327128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      9183420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1489203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             173988583                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
