// Seed: 2461481300
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wor id_3,
    output wor id_4#(.id_18(1)),
    input supply1 id_5,
    output supply1 id_6,
    output tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    output wor id_10,
    output wand id_11,
    input supply1 id_12,
    input supply0 id_13,
    input uwire id_14,
    output tri0 id_15,
    input supply1 id_16
);
  logic id_19 = id_16 == -1, id_20;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output logic id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wire id_7,
    input wor id_8,
    output wand id_9,
    output supply0 id_10,
    output wand id_11,
    output tri id_12,
    input tri1 id_13
);
  always id_3 = 1 && ~1;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_6,
      id_9,
      id_5,
      id_8,
      id_11,
      id_5,
      id_6,
      id_6,
      id_10,
      id_2,
      id_13,
      id_13,
      id_0,
      id_4,
      id_6
  );
  assign modCall_1.id_7 = 0;
  assign id_10 = id_0;
endmodule
