Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Apr  3 20:44:24 2018
| Host             : Saldytuvas running 64-bit major release  (build 9200)
| Command          : report_power -file zose_wrapper_power_routed.rpt -pb zose_wrapper_power_summary_routed.pb -rpx zose_wrapper_power_routed.rpx
| Design           : zose_wrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Preliminary
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.181        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.119        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 99.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |       10 |       --- |             --- |
| Slice Logic    |    <0.001 |      321 |       --- |             --- |
|   LUT as Logic |    <0.001 |      119 |     20800 |            0.57 |
|   Register     |    <0.001 |      144 |     41600 |            0.35 |
|   CARRY4       |    <0.001 |       13 |      8150 |            0.16 |
|   Others       |     0.000 |       14 |       --- |             --- |
| Signals        |    <0.001 |      220 |       --- |             --- |
| Block RAM      |    <0.001 |      0.5 |        50 |            1.00 |
| MMCM           |     0.103 |        1 |         5 |           20.00 |
| I/O            |     0.012 |       11 |       210 |            5.24 |
| Static Power   |     0.062 |          |           |                 |
| Total          |     0.181 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.010 |       0.004 |      0.006 |
| Vccaux    |       1.800 |     0.069 |       0.058 |      0.011 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                      | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------+--------------------------------------------------+-----------------+
| Clock                        | Domain                                           | Constraint (ns) |
+------------------------------+--------------------------------------------------+-----------------+
| clk_100_zose_clk_wiz_0_0     | zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0   |            10.0 |
| clk_100_zose_clk_wiz_0_0_1   | zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0   |            10.0 |
| clk_12288_zose_clk_wiz_0_0   | zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0 |            81.4 |
| clk_12288_zose_clk_wiz_0_0_1 | zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0 |            81.4 |
| clkfbout_zose_clk_wiz_0_0    | zose_i/clk_wiz_0/inst/clkfbout_zose_clk_wiz_0_0  |            10.0 |
| clkfbout_zose_clk_wiz_0_0_1  | zose_i/clk_wiz_0/inst/clkfbout_zose_clk_wiz_0_0  |            10.0 |
| sys_clk_pin                  | sys_clock                                        |            10.0 |
| sys_clock                    | sys_clock                                        |            10.0 |
+------------------------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| zose_wrapper           |     0.119 |
|   zose_i               |     0.107 |
|     clk_wiz_0          |     0.104 |
|       inst             |     0.104 |
|     clocker_0          |    <0.001 |
|       inst             |    <0.001 |
|     driver_output_0    |     0.001 |
|       inst             |     0.001 |
|     sinus_sampler_0    |    <0.001 |
|       inst             |    <0.001 |
|     square_sampler_0   |    <0.001 |
|       inst             |    <0.001 |
|     switcher_0         |    <0.001 |
|       inst             |    <0.001 |
|     triangle_sampler_0 |    <0.001 |
|       inst             |    <0.001 |
+------------------------+-----------+


