

================================================================
== Vitis HLS Report for 'notification_handler'
================================================================
* Date:           Tue Jul 19 22:46:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        echo_server_application_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  1.409 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_lengthFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_lengthFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_lengthFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_lengthFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_read_package_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %s_axis_notifications_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:146]   --->   Operation 10 'specpipeline' 'specpipeline_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i96P128A, i96 %s_axis_notifications_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 11 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp_i, void %notification_handler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:154]   --->   Operation 12 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%s_axis_notifications_V_read = read i96 @_ssdm_op_Read.axis.volatile.i96P128A, i96 %s_axis_notifications_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 's_axis_notifications_V_read' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%notification_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %s_axis_notifications_V_read, i32 16, i32 31" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'partselect' 'notification_length_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln874 = icmp_eq  i16 %notification_length_V, i16 0"   --->   Operation 15 'icmp' 'icmp_ln874' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln874, void, void %notification_handler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:158]   --->   Operation 16 'br' 'br_ln158' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i96 %s_axis_notifications_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 17 'trunc' 'trunc_ln174' <Predicate = (tmp_i & !icmp_ln874)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_read_package_V, i32 %trunc_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 18 'write' 'write_ln174' <Predicate = (tmp_i & !icmp_ln874)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %esa_lengthFifo, i16 %notification_length_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 19 'write' 'write_ln174' <Predicate = (tmp_i & !icmp_ln874)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 64> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_read_package_V, i32 %trunc_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'write' 'write_ln174' <Predicate = (tmp_i & !icmp_ln874)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln162 = br void %notification_handler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:162]   --->   Operation 21 'br' 'br_ln162' <Predicate = (tmp_i & !icmp_ln874)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_notifications_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_read_package_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ esa_lengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specpipeline_ln146          (specpipeline ) [ 0000]
tmp_i                       (nbreadreq    ) [ 0111]
br_ln154                    (br           ) [ 0000]
s_axis_notifications_V_read (read         ) [ 0000]
notification_length_V       (partselect   ) [ 0110]
icmp_ln874                  (icmp         ) [ 0111]
br_ln158                    (br           ) [ 0000]
trunc_ln174                 (trunc        ) [ 0111]
write_ln174                 (write        ) [ 0000]
write_ln174                 (write        ) [ 0000]
br_ln162                    (br           ) [ 0000]
ret_ln0                     (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_notifications_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_notifications_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_read_package_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_read_package_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="esa_lengthFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="esa_lengthFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_i_nbreadreq_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="96" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="s_axis_notifications_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="96" slack="0"/>
<pin id="48" dir="0" index="1" bw="96" slack="0"/>
<pin id="49" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_notifications_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="1"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="write_ln174_write_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="16" slack="0"/>
<pin id="62" dir="0" index="2" bw="16" slack="1"/>
<pin id="63" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="notification_length_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="96" slack="0"/>
<pin id="69" dir="0" index="2" bw="6" slack="0"/>
<pin id="70" dir="0" index="3" bw="6" slack="0"/>
<pin id="71" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="notification_length_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln874_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="trunc_ln174_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="96" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="tmp_i_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="90" class="1005" name="notification_length_V_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="1"/>
<pin id="92" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="notification_length_V "/>
</bind>
</comp>

<comp id="95" class="1005" name="icmp_ln874_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln874 "/>
</bind>
</comp>

<comp id="99" class="1005" name="trunc_ln174_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="22" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="16" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="36" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="46" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="80"><net_src comp="66" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="46" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="38" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="66" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="98"><net_src comp="76" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="82" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_read_package_V | {3 }
	Port: esa_lengthFifo | {2 }
 - Input state : 
	Port: notification_handler : s_axis_notifications_V | {1 }
  - Chain level:
	State 1
		icmp_ln874 : 1
		br_ln158 : 2
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln874_fu_76            |    0    |    13   |
|----------|----------------------------------------|---------|---------|
| nbreadreq|          tmp_i_nbreadreq_fu_38         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   read   | s_axis_notifications_V_read_read_fu_46 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |             grp_write_fu_52            |    0    |    0    |
|          |         write_ln174_write_fu_59        |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|partselect|       notification_length_V_fu_66      |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |            trunc_ln174_fu_82           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    13   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      icmp_ln874_reg_95     |    1   |
|notification_length_V_reg_90|   16   |
|        tmp_i_reg_86        |    1   |
|     trunc_ln174_reg_99     |   32   |
+----------------------------+--------+
|            Total           |   50   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   13   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   50   |    -   |
+-----------+--------+--------+
|   Total   |   50   |   13   |
+-----------+--------+--------+
