module top_module( 
    input wire a, 
    input wire b, 
    output  out );
    assign out=a&b;

endmodule
