$date
	Sat Oct 22 23:09:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#514534
b11010 &
b11010 %
1$
b11010 !
1"
#514535
0"
#514538
b1101 &
b1101 %
#514542
b101000 &
b101000 %
#514546
b10100 &
b10100 %
#514550
b1010 &
b1010 %
#514554
b101 &
b101 %
#514558
b10000 &
b10000 %
#514562
b1000 &
b1000 %
#514566
b100 &
b100 %
#514570
b10 &
b10 %
#514574
b1 &
1#
b1 %
#514578
b0 &
b0 %
0#
0$
#1563685
b10101 !
1"
#1563686
b10101 &
b10101 %
1$
#1563687
0"
#1563690
b1000000 &
b1000000 %
#1563694
b100000 &
b100000 %
#1563698
b10000 &
b10000 %
#1563702
b1000 &
b1000 %
#1563706
b100 &
b100 %
#1563710
b10 &
b10 %
#1563714
b1 &
b1 %
1#
#1563718
b0 &
0#
b0 %
0$
#2550934
b1011 &
b1011 %
1$
b1011 !
1"
#2550935
0"
#2550938
b100010 &
b100010 %
#2550942
b10001 &
b10001 %
#2550946
b110100 &
b110100 %
#2550950
b11010 &
b11010 %
#2550954
b1101 &
b1101 %
#2550958
b101000 &
b101000 %
#2550962
b10100 &
b10100 %
#2550966
b1010 &
b1010 %
#2550970
b101 &
b101 %
#2550974
b10000 &
b10000 %
#2550978
b1000 &
b1000 %
#2550982
b100 &
b100 %
#2550986
b10 &
b10 %
#2550990
b1 &
1#
b1 %
#2550994
b0 &
b0 %
0#
0$
#4500012
