{
  "exploitdb": [],
  "itw": [
    {
      "id": "CVE-2010-0928",
      "description": "OpenSSL 0.9.8i on the Gaisler Research LEON3 SoC on the Xilinx Virtex-II Pro FPGA uses a Fixed Width Exponentiation (FWE) algorithm for certain signature calculations, and does not verify the signature before providing it to a caller, which makes it easier for physically proximate attackers to determine the private key via a modified supply voltage for the microprocessor, related to a \"fault-based attack.\"",
      "referenceURL": "https://nvd.nist.gov/vuln/detail/CVE-2010-0928",
      "reportURL": "https://www.eecs.umich.edu/%7Evaleria/research/publications/DATE10RSA.pdf",
      "timeStamp": "2017-08-17T01:32:00Z"
    }
  ],
  "trickest": [
    {
      "id": "CVE-2010-0928",
      "url": "https://www.eecs.umich.edu/%7Evaleria/research/publications/DATE10RSA.pdf",
      "added_at": "1970-01-01T00:00:00Z"
    },
    {
      "id": "CVE-2010-0928",
      "url": "https://www.theregister.co.uk/2010/03/04/severe_openssl_vulnerability/",
      "added_at": "1970-01-01T00:00:00Z"
    }
  ],
  "nomisec": [],
  "nuclei": [],
  "metasploit": [],
  "holloways": [],
  "openpoc": [
    {
      "cve": "CVE-2010-0928",
      "url": "https://www.eecs.umich.edu/%7Evaleria/research/publications/DATE10RSA.pdf",
      "added_at": "2017-08-17T01:32:00Z",
      "score": 0,
      "template_for": ""
    },
    {
      "cve": "CVE-2010-0928",
      "url": "https://www.theregister.co.uk/2010/03/04/severe_openssl_vulnerability/",
      "added_at": "1970-01-01T00:00:00Z",
      "score": 0,
      "template_for": ""
    }
  ]
}
