m255
K3
13
cModel Technology
dC:\altera\11.1\modelsim_ase
Ede1_disp
Z0 w1404475668
Z1 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 dC:\Users\rr\Documents\GitHub\fpga_experiments\small_board\LABS\digital_logic\vhdl\lab1\part6
Z4 8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd
Z5 FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd
l0
L4
VU^W;@KWDH`GbCOLQN?V]k0
Z6 OV;C;10.0c;49
32
Z7 !s108 1404479511.639000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd|
Z9 !s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 39DmgYNS?8AN2<1Z4R0kz1
Abehavior
R1
R2
DEx4 work 8 de1_disp 0 22 U^W;@KWDH`GbCOLQN?V]k0
l19
L10
V[9Ge2]hlfVC71gUjoGgT^2
!s100 ]`XTcT6dk`<hXmB3MnFUT3
R6
32
R7
R8
R9
R10
R11
Esweep
Z12 w1404295464
Z13 DPx4 ieee 11 numeric_std 0 22 k7B<7GmYYYmX;0X]XHFD10
R1
R2
R3
Z14 8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd
Z15 FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd
l0
L5
VziE2[A>3XC9nbfPQYHFaj2
!s100 8C]NeM5j<SiZS]Q?aB9[=0
R6
32
Z16 !s108 1404479511.966000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd|
Z18 !s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd|
R10
R11
Aarch
R13
R1
R2
Z19 DEx4 work 5 sweep 0 22 ziE2[A>3XC9nbfPQYHFaj2
l12
L10
Z20 VNU4ERe5X6Ao>lM4aFIL4O0
Z21 !s100 l]5fF51WfBd_E_l[Ne7h82
R6
32
R16
R17
R18
R10
R11
