// Seed: 3748781269
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 : 1 'd0] id_4;
  wire \id_5 ;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd35,
    parameter id_3 = 32'd37,
    parameter id_4 = 32'd91,
    parameter id_5 = 32'd53,
    parameter id_7 = 32'd43
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    _id_5
);
  output wire _id_5;
  output wire _id_4;
  output wire _id_3;
  input wire _id_2;
  output wire id_1;
  wire id_6;
  wire _id_7;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6
  );
  logic [id_3 : -1] id_8;
  ;
  logic [1 : id_2  ==  id_4] id_9[id_7 : id_5  ==  1];
  ;
  wire id_10;
endmodule
