###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       206910   # Number of WRITE/WRITEP commands
num_reads_done                 =       858840   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       636349   # Number of read row buffer hits
num_read_cmds                  =       858839   # Number of READ/READP commands
num_writes_done                =       206926   # Number of read requests issued
num_write_row_hits             =       155391   # Number of write row buffer hits
num_act_cmds                   =       275391   # Number of ACT commands
num_pre_cmds                   =       275365   # Number of PRE commands
num_ondemand_pres              =       251085   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9476643   # Cyles of rank active rank.0
rank_active_cycles.1           =      9285473   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       523357   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       714527   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1011275   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13996   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7628   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1437   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1001   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1398   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1653   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1913   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3335   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1113   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21063   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          235   # Write cmd latency (cycles)
write_latency[40-59]           =          273   # Write cmd latency (cycles)
write_latency[60-79]           =          565   # Write cmd latency (cycles)
write_latency[80-99]           =         1144   # Write cmd latency (cycles)
write_latency[100-119]         =         2185   # Write cmd latency (cycles)
write_latency[120-139]         =         3663   # Write cmd latency (cycles)
write_latency[140-159]         =         5158   # Write cmd latency (cycles)
write_latency[160-179]         =         6512   # Write cmd latency (cycles)
write_latency[180-199]         =         7527   # Write cmd latency (cycles)
write_latency[200-]            =       179622   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       287403   # Read request latency (cycles)
read_latency[40-59]            =        95360   # Read request latency (cycles)
read_latency[60-79]            =       123043   # Read request latency (cycles)
read_latency[80-99]            =        60637   # Read request latency (cycles)
read_latency[100-119]          =        45657   # Read request latency (cycles)
read_latency[120-139]          =        36759   # Read request latency (cycles)
read_latency[140-159]          =        25165   # Read request latency (cycles)
read_latency[160-179]          =        19595   # Read request latency (cycles)
read_latency[180-199]          =        15861   # Read request latency (cycles)
read_latency[200-]             =       149355   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.03289e+09   # Write energy
read_energy                    =  3.46284e+09   # Read energy
act_energy                     =   7.5347e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.51211e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.42973e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91343e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79414e+09   # Active standby energy rank.1
average_read_latency           =      138.312   # Average read request latency (cycles)
average_interarrival           =      9.38251   # Average request interarrival latency (cycles)
total_energy                   =  1.82556e+10   # Total energy (pJ)
average_power                  =      1825.56   # Average power (mW)
average_bandwidth              =      9.09454   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       228195   # Number of WRITE/WRITEP commands
num_reads_done                 =       852734   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       624371   # Number of read row buffer hits
num_read_cmds                  =       852735   # Number of READ/READP commands
num_writes_done                =       228204   # Number of read requests issued
num_write_row_hits             =       167151   # Number of write row buffer hits
num_act_cmds                   =       290832   # Number of ACT commands
num_pre_cmds                   =       290804   # Number of PRE commands
num_ondemand_pres              =       266107   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9404633   # Cyles of rank active rank.0
rank_active_cycles.1           =      9360231   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       595367   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       639769   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1026175   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14455   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7455   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1399   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1017   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1428   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1644   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1928   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3361   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1095   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20998   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           23   # Write cmd latency (cycles)
write_latency[20-39]           =          308   # Write cmd latency (cycles)
write_latency[40-59]           =          367   # Write cmd latency (cycles)
write_latency[60-79]           =          683   # Write cmd latency (cycles)
write_latency[80-99]           =         1499   # Write cmd latency (cycles)
write_latency[100-119]         =         2589   # Write cmd latency (cycles)
write_latency[120-139]         =         4584   # Write cmd latency (cycles)
write_latency[140-159]         =         6638   # Write cmd latency (cycles)
write_latency[160-179]         =         8152   # Write cmd latency (cycles)
write_latency[180-199]         =         9504   # Write cmd latency (cycles)
write_latency[200-]            =       193848   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       282636   # Read request latency (cycles)
read_latency[40-59]            =        94237   # Read request latency (cycles)
read_latency[60-79]            =       129973   # Read request latency (cycles)
read_latency[80-99]            =        61534   # Read request latency (cycles)
read_latency[100-119]          =        45462   # Read request latency (cycles)
read_latency[120-139]          =        36569   # Read request latency (cycles)
read_latency[140-159]          =        23930   # Read request latency (cycles)
read_latency[160-179]          =        18403   # Read request latency (cycles)
read_latency[180-199]          =        14869   # Read request latency (cycles)
read_latency[200-]             =       145118   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.13915e+09   # Write energy
read_energy                    =  3.43823e+09   # Read energy
act_energy                     =  7.95716e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.85776e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.07089e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86849e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84078e+09   # Active standby energy rank.1
average_read_latency           =      136.905   # Average read request latency (cycles)
average_interarrival           =      9.25108   # Average request interarrival latency (cycles)
total_energy                   =  1.83799e+10   # Total energy (pJ)
average_power                  =      1837.99   # Average power (mW)
average_bandwidth              =        9.224   # Average bandwidth
