// Seed: 3624933810
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output id_4,
    input id_5
);
  assign id_4[1] = 1'b0 == id_5 ? 1 : 1 * 1;
  type_8(
      ~id_5, 1'd0
  );
  type_9 id_6 (
      1,
      id_2,
      id_2,
      id_1
  );
endmodule
