{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720133411275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720133411275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  4 18:50:11 2024 " "Processing started: Thu Jul  4 18:50:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720133411275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133411275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab6_VHDL_Adder -c MTran_Lab6_VHDL_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab6_VHDL_Adder -c MTran_Lab6_VHDL_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133411275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720133411476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720133411476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_vhdl_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab6_vhdl_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab6_VHDL_Adder-Behavioral " "Found design unit 1: MTran_Lab6_VHDL_Adder-Behavioral" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418037 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_VHDL_Adder " "Found entity 1: MTran_Lab6_VHDL_Adder" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_vhdl_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab6_vhdl_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab6_VHDL_FullAdder-Behavioral " "Found design unit 1: MTran_Lab6_VHDL_FullAdder-Behavioral" {  } { { "MTran_Lab6_VHDL_FullAdder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_FullAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418037 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_VHDL_FullAdder " "Found entity 1: MTran_Lab6_VHDL_FullAdder" {  } { { "MTran_Lab6_VHDL_FullAdder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_vhdl_halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab6_vhdl_halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab6_VHDL_HalfAdder-Behavioral " "Found design unit 1: MTran_Lab6_VHDL_HalfAdder-Behavioral" {  } { { "MTran_Lab6_VHDL_HalfAdder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_HalfAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418038 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_VHDL_HalfAdder " "Found entity 1: MTran_Lab6_VHDL_HalfAdder" {  } { { "MTran_Lab6_VHDL_HalfAdder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_vhdl_halfsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab6_vhdl_halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab6_VHDL_HalfSubtractor-Behavioral " "Found design unit 1: MTran_Lab6_VHDL_HalfSubtractor-Behavioral" {  } { { "MTran_Lab6_VHDL_HalfSubtractor.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_HalfSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418039 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_VHDL_HalfSubtractor " "Found entity 1: MTran_Lab6_VHDL_HalfSubtractor" {  } { { "MTran_Lab6_VHDL_HalfSubtractor.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_HalfSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab6_VHDL_Adder " "Elaborating entity \"MTran_Lab6_VHDL_Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720133418057 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum_HA MTran_Lab6_VHDL_Adder.vhd(138) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(138): signal \"Sum_HA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418058 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry_HA MTran_Lab6_VHDL_Adder.vhd(139) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(139): signal \"Carry_HA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Difference_HS MTran_Lab6_VHDL_Adder.vhd(141) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(141): signal \"Difference_HS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Borrow_HS MTran_Lab6_VHDL_Adder.vhd(142) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(142): signal \"Borrow_HS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum_FA MTran_Lab6_VHDL_Adder.vhd(145) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(145): signal \"Sum_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry_FA MTran_Lab6_VHDL_Adder.vhd(146) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(146): signal \"Carry_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry_FA MTran_Lab6_VHDL_Adder.vhd(148) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(148): signal \"Carry_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum_FA MTran_Lab6_VHDL_Adder.vhd(148) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(148): signal \"Sum_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TotalSum MTran_Lab6_VHDL_Adder.vhd(149) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(149): signal \"TotalSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TotalSum MTran_Lab6_VHDL_Adder.vhd(150) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(150): signal \"TotalSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tenth MTran_Lab6_VHDL_Adder.vhd(152) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(152): signal \"tenth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unit MTran_Lab6_VHDL_Adder.vhd(153) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(153): signal \"unit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum_FA MTran_Lab6_VHDL_Adder.vhd(156) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(156): signal \"Sum_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry_FA MTran_Lab6_VHDL_Adder.vhd(157) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(157): signal \"Carry_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry_FA MTran_Lab6_VHDL_Adder.vhd(159) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(159): signal \"Carry_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418059 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum_FA MTran_Lab6_VHDL_Adder.vhd(159) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(159): signal \"Sum_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418060 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TotalSum MTran_Lab6_VHDL_Adder.vhd(160) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(160): signal \"TotalSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418060 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TotalSum MTran_Lab6_VHDL_Adder.vhd(161) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(161): signal \"TotalSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418060 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tenth MTran_Lab6_VHDL_Adder.vhd(163) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(163): signal \"tenth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418060 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unit MTran_Lab6_VHDL_Adder.vhd(164) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(164): signal \"unit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720133418060 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cin_FA MTran_Lab6_VHDL_Adder.vhd(129) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(129): inferring latch(es) for signal or variable \"Cin_FA\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720133418061 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TotalSum MTran_Lab6_VHDL_Adder.vhd(129) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(129): inferring latch(es) for signal or variable \"TotalSum\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720133418061 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tenth MTran_Lab6_VHDL_Adder.vhd(129) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(129): inferring latch(es) for signal or variable \"tenth\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720133418061 "|MTran_Lab6_VHDL_Adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "unit MTran_Lab6_VHDL_Adder.vhd(129) " "VHDL Process Statement warning at MTran_Lab6_VHDL_Adder.vhd(129): inferring latch(es) for signal or variable \"unit\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720133418061 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[0\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[0\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[1\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[1\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[2\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[2\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[3\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[3\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[4\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[4\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[5\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[5\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[6\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[6\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[7\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[7\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[8\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[8\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[9\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[9\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[10\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[10\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[11\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[11\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[12\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[12\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[13\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[13\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[14\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[14\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[15\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[15\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[16\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[16\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[17\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[17\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[18\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[18\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[19\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[19\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[20\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[20\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[21\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[21\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[22\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[22\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418063 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[23\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[23\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[24\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[24\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[25\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[25\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[26\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[26\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[27\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[27\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[28\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[28\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[29\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[29\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[30\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[30\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unit\[31\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"unit\[31\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[0\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[0\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[1\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[1\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[2\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[2\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[3\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[3\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[4\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[4\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[5\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[5\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[6\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[6\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[7\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[7\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[8\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[8\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[9\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[9\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[10\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[10\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[11\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[11\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[12\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[12\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[13\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[13\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[14\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[14\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[15\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[15\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418064 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[16\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[16\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[17\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[17\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[18\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[18\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[19\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[19\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[20\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[20\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[21\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[21\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[22\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[22\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[23\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[23\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[24\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[24\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[25\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[25\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[26\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[26\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[27\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[27\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[28\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[28\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[29\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[29\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[30\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[30\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tenth\[31\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"tenth\[31\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[0\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[0\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[1\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[1\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[2\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[2\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[3\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[3\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[4\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[4\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[5\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[5\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[6\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[6\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418065 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[7\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[7\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[8\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[8\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[9\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[9\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[10\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[10\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[11\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[11\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[12\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[12\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[13\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[13\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[14\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[14\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[15\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[15\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[16\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[16\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[17\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[17\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[18\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[18\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[19\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[19\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[20\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[20\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[21\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[21\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[22\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[22\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[23\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[23\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[24\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[24\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[25\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[25\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[26\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[26\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[27\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[27\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[28\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[28\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[29\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[29\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[30\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[30\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418066 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalSum\[31\] MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"TotalSum\[31\]\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418067 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin_FA MTran_Lab6_VHDL_Adder.vhd(129) " "Inferred latch for \"Cin_FA\" at MTran_Lab6_VHDL_Adder.vhd(129)" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418067 "|MTran_Lab6_VHDL_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab6_VHDL_HalfAdder MTran_Lab6_VHDL_HalfAdder:HalfAdder " "Elaborating entity \"MTran_Lab6_VHDL_HalfAdder\" for hierarchy \"MTran_Lab6_VHDL_HalfAdder:HalfAdder\"" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "HalfAdder" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720133418080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab6_VHDL_HalfSubtractor MTran_Lab6_VHDL_HalfSubtractor:HalfSubtractor " "Elaborating entity \"MTran_Lab6_VHDL_HalfSubtractor\" for hierarchy \"MTran_Lab6_VHDL_HalfSubtractor:HalfSubtractor\"" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "HalfSubtractor" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720133418081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab6_VHDL_FullAdder MTran_Lab6_VHDL_FullAdder:FullAdder " "Elaborating entity \"MTran_Lab6_VHDL_FullAdder\" for hierarchy \"MTran_Lab6_VHDL_FullAdder:FullAdder\"" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "FullAdder" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720133418082 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "Div0" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720133418302 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "Mod0" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720133418302 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720133418302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720133418324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418325 ""}  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720133418325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720133418390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720133418390 ""}  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720133418390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133418461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133418461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720133418792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720133419034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720133419034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720133419056 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720133419056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720133419056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720133419056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720133419067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  4 18:50:19 2024 " "Processing ended: Thu Jul  4 18:50:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720133419067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720133419067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720133419067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133419067 ""}
