{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573639291676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573639291686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 11:01:31 2019 " "Processing started: Wed Nov 13 11:01:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573639291686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573639291686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sender_sf -c sender_sf " "Command: quartus_map --read_settings_files=on --write_settings_files=off sender_sf -c sender_sf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573639291686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573639292172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573639292172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sender_sf.vhd 2 1 " "Using design file sender_sf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sender_sf-rtl " "Found design unit 1: sender_sf-rtl" {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573639302861 ""} { "Info" "ISGN_ENTITY_NAME" "1 sender_sf " "Found entity 1: sender_sf" {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573639302861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573639302861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sender_sf " "Elaborating entity \"sender_sf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573639302861 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG sender_sf.vhd(12) " "VHDL Signal Declaration warning at sender_sf.vhd(12): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573639302861 "|sender_sf"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start_teller sender_sf.vhd(51) " "VHDL Signal Declaration warning at sender_sf.vhd(51): used implicit default value for signal \"start_teller\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573639302861 "|sender_sf"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_bit sender_sf.vhd(53) " "VHDL Signal Declaration warning at sender_sf.vhd(53): used explicit default value for signal \"start_bit\" because signal was never assigned a value" {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1573639302861 "|sender_sf"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stop_bit sender_sf.vhd(54) " "VHDL Signal Declaration warning at sender_sf.vhd(54): used explicit default value for signal \"stop_bit\" because signal was never assigned a value" {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1573639302861 "|sender_sf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "baud_enable_m sender_sf.vhd(57) " "Verilog HDL or VHDL warning at sender_sf.vhd(57): object \"baud_enable_m\" assigned a value but never read" {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573639302861 "|sender_sf"}
{ "Error" "EVRFX_VHDL_OTHERS_ILLEGAL_AGGREGATE_CHOICE_UNCONST_TARGET" "sender_sf.vhd(87) " "VHDL aggregate error at sender_sf.vhd(87): OTHERS choice used in aggregate for unconstrained record or array type is not supported" {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 87 0 0 } }  } 0 10427 "VHDL aggregate error at %1!s!: OTHERS choice used in aggregate for unconstrained record or array type is not supported" 0 0 "Analysis & Synthesis" 0 -1 1573639302861 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE sender_sf.vhd(87) " "VHDL warning at sender_sf.vhd(87): comparison between unequal length operands always returns FALSE" {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 87 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573639302861 "|sender_sf"}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"=\" sender_sf.vhd(87) " "VHDL Operator error at sender_sf.vhd(87): failed to evaluate call to operator \"\"=\"\"" {  } { { "sender_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/sender_sf/sender_sf.vhd" 87 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573639302873 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573639302873 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573639303060 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 13 11:01:43 2019 " "Processing ended: Wed Nov 13 11:01:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573639303060 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573639303060 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573639303060 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573639303060 ""}
