\hypertarget{struct_d_c_m_i___type_def}{\section{D\-C\-M\-I\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_c_m_i___type_def}\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}}
}


D\-C\-M\-I.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{R\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}{M\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}{E\-S\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}{E\-S\-U\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}{C\-W\-S\-T\-R\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}{C\-W\-S\-I\-Z\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{D\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\-C\-M\-I. 

\subsection{Field Documentation}
\hypertarget{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-R}}\label{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
D\-C\-M\-I control register 1, Address offset\-: 0x00 \hypertarget{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!C\-W\-S\-I\-Z\-E\-R@{C\-W\-S\-I\-Z\-E\-R}}
\index{C\-W\-S\-I\-Z\-E\-R@{C\-W\-S\-I\-Z\-E\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-W\-S\-I\-Z\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-W\-S\-I\-Z\-E\-R}}\label{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}
D\-C\-M\-I crop window size, Address offset\-: 0x24 \hypertarget{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!C\-W\-S\-T\-R\-T\-R@{C\-W\-S\-T\-R\-T\-R}}
\index{C\-W\-S\-T\-R\-T\-R@{C\-W\-S\-T\-R\-T\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-W\-S\-T\-R\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-W\-S\-T\-R\-T\-R}}\label{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}
D\-C\-M\-I crop window start, Address offset\-: 0x20 \hypertarget{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-R}}\label{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
D\-C\-M\-I data register, Address offset\-: 0x28 \hypertarget{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!E\-S\-C\-R@{E\-S\-C\-R}}
\index{E\-S\-C\-R@{E\-S\-C\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{E\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t E\-S\-C\-R}}\label{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}
D\-C\-M\-I embedded synchronization code register, Address offset\-: 0x18 \hypertarget{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!E\-S\-U\-R@{E\-S\-U\-R}}
\index{E\-S\-U\-R@{E\-S\-U\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{E\-S\-U\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t E\-S\-U\-R}}\label{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}
D\-C\-M\-I embedded synchronization unmask register, Address offset\-: 0x1\-C \hypertarget{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-C\-R}}\label{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}
D\-C\-M\-I interrupt clear register, Address offset\-: 0x14 \hypertarget{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!I\-E\-R@{I\-E\-R}}
\index{I\-E\-R@{I\-E\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-E\-R}}\label{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}
D\-C\-M\-I interrupt enable register, Address offset\-: 0x0\-C \hypertarget{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!M\-I\-S\-R@{M\-I\-S\-R}}
\index{M\-I\-S\-R@{M\-I\-S\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{M\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t M\-I\-S\-R}}\label{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}
D\-C\-M\-I masked interrupt status register, Address offset\-: 0x10 \hypertarget{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!R\-I\-S\-R@{R\-I\-S\-R}}
\index{R\-I\-S\-R@{R\-I\-S\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t R\-I\-S\-R}}\label{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}
D\-C\-M\-I raw interrupt status register, Address offset\-: 0x08 \hypertarget{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-R}}\label{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
D\-C\-M\-I status register, Address offset\-: 0x04 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
