[{"DBLP title": "Design and Implementation of a 4Kb STT-MRAM with Innovative 200nm Nano-ring Shaped MTJ.", "DBLP authors": ["Zheng Li", "Xiuyuan Bi", "Hai (Helen) Li", "Yiran Chen", "Jianying Qin", "Peng Guo", "Wenjie Kong", "Wenshan Zhan", "Xiufeng Han", "Hong Zhang", "Lingling Wang", "Guanping Wu", "Hanming Wu"], "year": 2016, "MAG papers": [{"PaperId": 2490184523, "PaperTitle": "design and implementation of a 4kb stt mram with innovative 200nm nano ring shaped mtj", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["chinese academy of sciences", "university of pittsburgh", "semiconductor manufacturing international corporation", "chinese academy of sciences", "university of pittsburgh", "semiconductor manufacturing international corporation", "semiconductor manufacturing international corporation", "university of pittsburgh", "university of pittsburgh", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "semiconductor manufacturing international corporation"]}], "source": "ES"}, {"DBLP title": "Ferroelectric Transistor based Non-Volatile Flip-Flop.", "DBLP authors": ["Danni Wang", "Sumitha George", "Ahmedullah Aziz", "Suman Datta", "Vijaykrishnan Narayanan", "Sumeet Kumar Gupta"], "year": 2016, "MAG papers": [{"PaperId": 2492987453, "PaperTitle": "ferroelectric transistor based non volatile flip flop", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of notre dame", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Low Area, Low Power, Robust, Highly Sensitive Error Detecting Latch for Resilient Architectures.", "DBLP authors": ["Weizhe Hua", "Ramy N. Tadros", "Peter A. Beerel"], "year": 2016, "MAG papers": [{"PaperId": 2480822929, "PaperTitle": "low area low power robust highly sensitive error detecting latch for resilient architectures", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Comprehensive Analysis, Modeling and Design for Hold-Timing Resiliency in Voltage Scalable Design.", "DBLP authors": ["Huanyu Wang", "Geng Xie", "Jie Gu"], "year": 2016, "MAG papers": [{"PaperId": 2485647991, "PaperTitle": "comprehensive analysis modeling and design for hold timing resiliency in voltage scalable design", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "TeleProbe: Zero-power Contactless Probing for Implantable Medical Devices.", "DBLP authors": ["Woo Suk Lee", "Younghyun Kim", "Vijay Raghunathan"], "year": 2016, "MAG papers": [{"PaperId": 2481448237, "PaperTitle": "teleprobe zero power contactless probing for implantable medical devices", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "SocialHBC: Social Networking and Secure Authentication using Interference-Robust Human Body Communication.", "DBLP authors": ["Shreyas Sen"], "year": 2016, "MAG papers": [{"PaperId": 2432249638, "PaperTitle": "socialhbc social networking and secure authentication using interference robust human body communication", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "A Li-Ion Battery Charge Protocol with Optimal Aging-Quality of Service Trade-off.", "DBLP authors": ["Yukai Chen", "Alberto Bocca", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2016, "MAG papers": [{"PaperId": 2491411033, "PaperTitle": "a li ion battery charge protocol with optimal aging quality of service trade off", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Computational Model for Uncertainty Management in Dynamically Changing Networked Wearables.", "DBLP authors": ["Ramyar Saeedi", "Ramin Fallahzadeh", "Parastoo Alinia", "Hassan Ghasemzadeh"], "year": 2016, "MAG papers": [{"PaperId": 2504958336, "PaperTitle": "an energy efficient computational model for uncertainty management in dynamically changing networked wearables", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["washington state university", "washington state university", "washington state university", "washington state university"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Adaptive Classifier Design for Mobile Systems.", "DBLP authors": ["Zafar Takhirov", "Joseph Wang", "Venkatesh Saligrama", "Ajay Joshi"], "year": 2016, "MAG papers": [{"PaperId": 2495826591, "PaperTitle": "energy efficient adaptive classifier design for mobile systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["boston university", "boston university", "boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Speeding up Convolutional Neural Network Training with Dynamic Precision Scaling and Flexible Multiplier-Accumulator.", "DBLP authors": ["Taesik Na", "Saibal Mukhopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2475884125, "PaperTitle": "speeding up convolutional neural network training with dynamic precision scaling and flexible multiplier accumulator", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A Robust and Energy-Efficient Classifier Using Brain-Inspired Hyperdimensional Computing.", "DBLP authors": ["Abbas Rahimi", "Pentti Kanerva", "Jan M. Rabaey"], "year": 2016, "MAG papers": [{"PaperId": 2476008461, "PaperTitle": "a robust and energy efficient classifier using brain inspired hyperdimensional computing", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Four-tier Monolithic 3D ICs: Tier Partitioning Methodology and Power Benefit Study.", "DBLP authors": ["Kwang Min Kim", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2016, "MAG papers": [{"PaperId": 2501416023, "PaperTitle": "four tier monolithic 3d ics tier partitioning methodology and power benefit study", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "georgia institute of technology", null, "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Physical Design Solutions to Tackle FEOL/BEOL Degradation in Gate-level Monolithic 3D ICs.", "DBLP authors": ["Bon Woong Ku", "Peter Debacker", "Dragomir Milojevic", "Praveen Raghavan", "Diederik Verkest", "Aaron Thean", "Sung Kyu Lim"], "year": 2016, "MAG papers": [{"PaperId": 2484447298, "PaperTitle": "physical design solutions to tackle feol beol degradation in gate level monolithic 3d ics", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "georgia institute of technology", "georgia institute of technology", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Voltage Noise Induced DRAM Soft Error Reduction Technique for 3D-CPUs.", "DBLP authors": ["Tiantao Lu", "Caleb Serafy", "Zhiyuan Yang", "Ankur Srivastava"], "year": 2016, "MAG papers": [{"PaperId": 2496375231, "PaperTitle": "voltage noise induced dram soft error reduction technique for 3d cpus", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Modeling and implementation of a fully-digital integrated per-core voltage regulation system in a 28nm high performance 64-bit processor.", "DBLP authors": ["Ravinder Rachala", "Miguel Rodriguez", "Stephen Kosonocky", "Milos Trajkovic"], "year": 2016, "MAG papers": [{"PaperId": 2479199128, "PaperTitle": "modeling and implementation of a fully digital integrated per core voltage regulation system in a 28nm high performance 64 bit processor", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Regenerative Breaking: Recovering Stored Energy from Inactive Voltage Domains for Energy-efficient Systems-on-Chip.", "DBLP authors": ["Ali Najafi", "Jacques C. Rudell", "Visvesh Sathe"], "year": 2016, "MAG papers": [{"PaperId": 2485740502, "PaperTitle": "regenerative breaking recovering stored energy from inactive voltage domains for energy efficient systems on chip", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of washington", "university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "Analysis and Design of Energy Efficient Time Domain Signal Processing.", "DBLP authors": ["Zhengyu Chen", "Jie Gu"], "year": 2016, "MAG papers": [{"PaperId": 2498189503, "PaperTitle": "analysis and design of energy efficient time domain signal processing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "SATS: An Ultra-Low Power Time Synchronization for Solar Energy Harvesting WSNs.", "DBLP authors": ["Tongda Wu", "Yongpan Liu", "Hehe Li", "Chun Jason Xue", "Hyung Gyu Lee", "Huazhong Yang"], "year": 2016, "MAG papers": [{"PaperId": 2487253912, "PaperTitle": "sats an ultra low power time synchronization for solar energy harvesting wsns", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "daegu university", "tsinghua university", null, "tsinghua university"]}], "source": "ES"}, {"DBLP title": "DeLight: Adding Energy Dimension To Deep Neural Networks.", "DBLP authors": ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Farinaz Koushanfar"], "year": 2016, "MAG papers": [{"PaperId": 2488255893, "PaperTitle": "delight adding energy dimension to deep neural networks", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["rice university", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "A Light-powered, \"Always-On\", Smart Camera with Compressed Domain Gesture Detection.", "DBLP authors": ["Amaravati Anvesha", "Shaojie Xu", "Ningyuan Cao", "Justin Romberg", "Arijit Raychowdhury"], "year": 2016, "MAG papers": [{"PaperId": 2404793574, "PaperTitle": "a light powered always on smart camera with compressed domain gesture detection", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Soft Response Generation and Thresholding Strategies for Linear and Feed-Forward MUX PUFs.", "DBLP authors": ["Chen Zhou", "Saroj Satapathy", "Yingjie Lao", "Keshab K. Parhi", "Chris H. Kim"], "year": 2016, "MAG papers": [{"PaperId": 2503423162, "PaperTitle": "soft response generation and thresholding strategies for linear and feed forward mux pufs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Exploiting Fully Integrated Inductive Voltage Regulators to Improve Side Channel Resistance of Encryption Engines.", "DBLP authors": ["Monodeep Kar", "Arvind Singh", "Sanu Mathew", "Anand Rajan", "Vivek De", "Saibal Mukhopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2484552527, "PaperTitle": "exploiting fully integrated inductive voltage regulators to improve side channel resistance of encryption engines", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "intel", "georgia institute of technology", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Performance Impact of Magnetic and Thermal Attack on STTRAM and Low-Overhead Mitigation Techniques.", "DBLP authors": ["Jae-Won Jang", "Swaroop Ghosh"], "year": 2016, "MAG papers": [{"PaperId": 2505596360, "PaperTitle": "performance impact of magnetic and thermal attack on sttram and low overhead mitigation techniques", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of south florida", "university of south florida"]}], "source": "ES"}, {"DBLP title": "An Energy-Efficient PUF Design: Computing While Racing.", "DBLP authors": ["Hongxiang Gu", "Teng Xu", "Miodrag Potkonjak"], "year": 2016, "MAG papers": [{"PaperId": 2490688601, "PaperTitle": "an energy efficient puf design computing while racing", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "On Effective and Efficient Quality Management for Approximate Computing.", "DBLP authors": ["Ting Wang", "Qian Zhang", "Nam Sung Kim", "Qiang Xu"], "year": 2016, "MAG papers": [{"PaperId": 2501850293, "PaperTitle": "on effective and efficient quality management for approximate computing", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["the chinese university of hong kong", "university of illinois at urbana champaign", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "ACAM: Approximate Computing Based on Adaptive Associative Memory with Online Learning.", "DBLP authors": ["Mohsen Imani", "Yeseong Kim", "Abbas Rahimi", "Tajana Rosing"], "year": 2016, "MAG papers": [{"PaperId": 2499900168, "PaperTitle": "acam approximate computing based on adaptive associative memory with online learning", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of california san diego", "university of california san diego", "university of california berkeley", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Dynamic Approximation with Feedback Control for Energy-Efficient Recurrent Neural Network Hardware.", "DBLP authors": ["Jaeha Kung", "Duckhwan Kim", "Saibal Mukhopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2481166585, "PaperTitle": "dynamic approximation with feedback control for energy efficient recurrent neural network hardware", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Unified Power Frequency Model Framework.", "DBLP authors": ["Sriram Sundaram", "Warren He", "Sriram Sambamurthy", "Aaron Grenat", "Steven Liepe", "Samuel Naffziger"], "year": 2016, "MAG papers": [{"PaperId": 2479895302, "PaperTitle": "unified power frequency model framework", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Scalable Auto-Tuning of Synthesis Parameters for Optimizing High-Performance Processors.", "DBLP authors": ["Matthew M. Ziegler", "Hung-Yi Liu", "Luca P. Carloni"], "year": 2016, "MAG papers": [{"PaperId": 2485968118, "PaperTitle": "scalable auto tuning of synthesis parameters for optimizing high performance processors", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["columbia university", "columbia university", "ibm"]}], "source": "ES"}, {"DBLP title": "Data-Driven Low-Cost On-Chip Memory with Adaptive Power-Quality Trade-off for Mobile Video Streaming.", "DBLP authors": ["Dongliang Chen", "Jonathon Edstrom", "Xiaowei Chen", "Wei Jin", "Jinhui Wang", "Na Gong"], "year": 2016, "MAG papers": [{"PaperId": 2493507645, "PaperTitle": "data driven low cost on chip memory with adaptive power quality trade off for mobile video streaming", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["north dakota state university", "north dakota state university", "north dakota state university", "north dakota state university", "north dakota state university", "north dakota state university"]}], "source": "ES"}, {"DBLP title": "An Energy-Aware Approach to Noise-Robust Moving Object Detection for Low-Power Wireless Image Sensor Platforms.", "DBLP authors": ["Jong Hwan Ko", "Saibal Mukhopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2496887605, "PaperTitle": "an energy aware approach to noise robust moving object detection for low power wireless image sensor platforms", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Bit Serializing a Microprocessor for Ultra-low-power.", "DBLP authors": ["Matthew Tomei", "Henry Duwe", "Nam Sung Kim", "Rakesh Kumar"], "year": 2016, "MAG papers": [{"PaperId": 2494318014, "PaperTitle": "bit serializing a microprocessor for ultra low power", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "A Programmable Analog-to-Information Converter for Agile Biosensing.", "DBLP authors": ["Aosen Wang", "Zhanpeng Jin", "Wenyao Xu"], "year": 2016, "MAG papers": [{"PaperId": 2496066283, "PaperTitle": "a programmable analog to information converter for agile biosensing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university at buffalo", "binghamton university", "university at buffalo"]}], "source": "ES"}, {"DBLP title": "DynSleep: Fine-grained Power Management for a Latency-Critical Data Center Application.", "DBLP authors": ["Chih-Hsun Chou", "Daniel Wong", "Laxmi N. Bhuyan"], "year": 2016, "MAG papers": [{"PaperId": 2488753447, "PaperTitle": "dynsleep fine grained power management for a latency critical data center application", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "HiCAP: Hierarchical FSM-based Dynamic Integrated CPU-GPU Frequency Capping Governor for Energy-Efficient Mobile Gaming.", "DBLP authors": ["Jurn-Gyu Park", "Nikil D. Dutt", "Hoyeonjiki Kim", "Sung-Soo Lim"], "year": 2016, "MAG papers": [{"PaperId": 2482017438, "PaperTitle": "hicap hierarchical fsm based dynamic integrated cpu gpu frequency capping governor for energy efficient mobile gaming", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["kookmin university", "kookmin university", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Prediction-Guided Performance-Energy Trade-off with Continuous Run-Time Adaptation.", "DBLP authors": ["Taejoon Song", "Daniel Lo", "G. Edward Suh"], "year": 2016, "MAG papers": [{"PaperId": 2494332138, "PaperTitle": "prediction guided performance energy trade off with continuous run time adaptation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["cornell university", "microsoft", "cornell university"]}], "source": "ES"}, {"DBLP title": "Therma: Thermal-aware Run-time Thread Migration for Nanophotonic Interconnects.", "DBLP authors": ["Majed Valad Beigi", "Gokhan Memik"], "year": 2016, "MAG papers": [{"PaperId": 2497360813, "PaperTitle": "therma thermal aware run time thread migration for nanophotonic interconnects", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Normally-OFF STT-MRAM Cache with Zero-Byte Compression for Energy Efficient Last-Level Caches.", "DBLP authors": ["Fabian Oboril", "Fazal Hameed", "Rajendra Bishnoi", "Ali Ahari", "Helia Naeimi", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2494774881, "PaperTitle": "normally off stt mram cache with zero byte compression for energy efficient last level caches", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "intel", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells.", "DBLP authors": ["Chang-Hung Yu", "Pin Su", "Ching-Te Chuang"], "year": 2016, "MAG papers": [{"PaperId": 2479248329, "PaperTitle": "benchmarking of monolayer and bilayer two dimensional transition metal dichalcogenide tmd based logic circuits and 6t sram cells", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "T-DVS: Temperature-aware DVS based on Temperature Inversion Phenomenon.", "DBLP authors": ["Jinsoo Park", "Hojung Cha"], "year": 2016, "MAG papers": [{"PaperId": 2489707270, "PaperTitle": "t dvs temperature aware dvs based on temperature inversion phenomenon", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Enhancing DRAM Self-Refresh for Idle Power Reduction.", "DBLP authors": ["Byoungchan Oh", "Nilmini Abeyratne", "Jeongseob Ahn", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2016, "MAG papers": [{"PaperId": 2501173683, "PaperTitle": "enhancing dram self refresh for idle power reduction", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "FVCAG: A framework for formal verification driven power modeling and verification.", "DBLP authors": ["Arun Joseph", "Spandana Rachamalla", "Rahul M. Rao", "Anand Haridass", "Pradeep Kumar Nalla"], "year": 2016, "MAG papers": [{"PaperId": 2496696154, "PaperTitle": "fvcag a framework for formal verification driven power modeling and verification", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "STOCK: Stochastic Checkers for Low-overhead Approximate Error Detection.", "DBLP authors": ["Neel Gala", "Swagath Venkataramani", "Anand Raghunathan", "V. Kamakoti"], "year": 2016, "MAG papers": [{"PaperId": 2480795097, "PaperTitle": "stock stochastic checkers for low overhead approximate error detection", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "purdue university", "indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Maximizing Energy Efficiency in NTC by Variation-Aware Microprocessor Pipeline Optimization.", "DBLP authors": ["Anteneh Gebregiorgis", "Mohammad Saber Golanbari", "Saman Kiamehr", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2490957679, "PaperTitle": "maximizing energy efficiency in ntc by variation aware microprocessor pipeline optimization", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A 386-\u03bcW, 15.2-bit Programmable-Gain Embedded Delta-Sigma ADC for Sensor Applications.", "DBLP authors": ["Jaehoon Jun", "Cyuyeol Rhee", "Suhwan Kim"], "year": 2016, "MAG papers": [{"PaperId": 2493330223, "PaperTitle": "a 386 \u03bcw 15 2 bit programmable gain embedded delta sigma adc for sensor applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Measurement-Driven Methodology for Evaluating Processor Heterogeneity Options for Power-Performance Efficiency.", "DBLP authors": ["William J. Song", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Pradip Bose"], "year": 2016, "MAG papers": [{"PaperId": 2506905538, "PaperTitle": "measurement driven methodology for evaluating processor heterogeneity options for power performance efficiency", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "georgia institute of technology", "ibm"]}], "source": "ES"}, {"DBLP title": "A Thermal-Aware Physical Space Allocation Strategy for 3D Flash Memory Storage Systems.", "DBLP authors": ["Yi Wang", "Mingxu Zhang", "Lisha Dong", "Xuan Yang"], "year": 2016, "MAG papers": [{"PaperId": 2493127070, "PaperTitle": "a thermal aware physical space allocation strategy for 3d flash memory storage systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["shenzhen university", "shenzhen university", "shenzhen university", "shenzhen university"]}], "source": "ES"}, {"DBLP title": "OS-based Resource Accounting for Asynchronous Resource Use in Mobile Systems.", "DBLP authors": ["Farshad Ghanei", "Pranav Tipnis", "Kyle Marcus", "Karthik Dantu", "Steven Y. Ko", "Lukasz Ziarek"], "year": 2016, "MAG papers": [{"PaperId": 2485746204, "PaperTitle": "os based resource accounting for asynchronous resource use in mobile systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["state university of new york system", "state university of new york system", "state university of new york system", "state university of new york system", "state university of new york system", "state university of new york system"]}], "source": "ES"}, {"DBLP title": "Dynamic Voltage Scaling Using Scene Change Detection for Video Playback on Mobile AMOLED Displays.", "DBLP authors": ["Byung-Hoon Lee", "Young-Jin Kim"], "year": 2016, "MAG papers": [{"PaperId": 2480828171, "PaperTitle": "dynamic voltage scaling using scene change detection for video playback on mobile amoled displays", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ajou university", "ajou university"]}], "source": "ES"}, {"DBLP title": "Can We Guarantee Performance Requirements under Workload and Process Variations?", "DBLP authors": ["Dimitrios Stamoulis", "Diana Marculescu"], "year": 2016, "MAG papers": [{"PaperId": 2486475928, "PaperTitle": "can we guarantee performance requirements under workload and process variations", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "A Low Power Current-Mode Flash ADC with Spin Hall Effect based Multi-Threshold Comparator.", "DBLP authors": ["Zhezhi He", "Deliang Fan"], "year": 2016, "MAG papers": [{"PaperId": 2505622901, "PaperTitle": "a low power current mode flash adc with spin hall effect based multi threshold comparator", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of central florida", "university of central florida"]}], "source": "ES"}, {"DBLP title": "How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs: Design Studies and CAD Solutions.", "DBLP authors": ["Sandeep Kumar Samal", "Deepak Nayak", "Motoi Ichihashi", "Srinivasa Banna", "Sung Kyu Lim"], "year": 2016, "MAG papers": [{"PaperId": 2487973819, "PaperTitle": "how to cope with slow transistors in the top tier of monolithic 3d ics design studies and cad solutions", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["georgia institute of technology", "globalfoundries", "globalfoundries", "globalfoundries", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient CNN Implementation on a Deeply Pipelined FPGA Cluster.", "DBLP authors": ["Chen Zhang", "Di Wu", "Jiayu Sun", "Guangyu Sun", "Guojie Luo", "Jason Cong"], "year": 2016, "MAG papers": [{"PaperId": 2475840367, "PaperTitle": "energy efficient cnn implementation on a deeply pipelined fpga cluster", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["peking university", "peking university", "peking university", "university of california los angeles", "university of california los angeles", "peking university"]}], "source": "ES"}, {"DBLP title": "Domain Wall Memory based Convolutional Neural Networks for Bit-width Extendability and Energy-Efficiency.", "DBLP authors": ["Jinil Chung", "Jongsun Park", "Swaroop Ghosh"], "year": 2016, "MAG papers": [{"PaperId": 2490216016, "PaperTitle": "domain wall memory based convolutional neural networks for bit width extendability and energy efficiency", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["korea university", "university of south florida", "korea university"]}], "source": "ES"}, {"DBLP title": "Design and implementation of nonvolatile power-gating SRAM using SOTB technology.", "DBLP authors": ["Yusuke Shuto", "Shuu'ichirou Yamamoto", "Satoshi Sugahara"], "year": 2016, "MAG papers": [{"PaperId": 2480382655, "PaperTitle": "design and implementation of nonvolatile power gating sram using sotb technology", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tokyo institute of technology", "tokyo institute of technology", "tokyo institute of technology"]}], "source": "ES"}, {"DBLP title": "An Efficient Parallel Scheduling Scheme on Multi-partition PCM Architecture.", "DBLP authors": ["Wen Zhou", "Dan Feng", "Yu Hua", "Jingning Liu", "Fangting Huang", "Yu Chen"], "year": 2016, "MAG papers": [{"PaperId": 2485260130, "PaperTitle": "an efficient parallel scheduling scheme on multi partition pcm architecture", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "In-place Repair for Resistive Memories Utilizing Complementary Resistive Switches.", "DBLP authors": ["Amirali Ghofrani", "Miguel Angel Lastras-Monta\u00f1o", "Yuyang Wang", "Kwang-Ting Cheng"], "year": 2016, "MAG papers": [{"PaperId": 2491616039, "PaperTitle": "in place repair for resistive memories utilizing complementary resistive switches", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Reducing Power Consumption of GPGPUs Through Instruction Reordering.", "DBLP authors": ["Homa Aghilinasab", "Mohammad Sadrosadati", "Mohammad Hossein Samavatian", "Hamid Sarbazi-Azad"], "year": 2016, "MAG papers": [{"PaperId": 2492295191, "PaperTitle": "reducing power consumption of gpgpus through instruction reordering", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques.", "DBLP authors": ["Ivan Ratkovic", "Oscar Palomar", "Milan Stanic", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2016, "MAG papers": [{"PaperId": 2497255926, "PaperTitle": "a fully parameterizable low power design of vector fused multiply add using active clock gating techniques", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "barcelona supercomputing center", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Power-Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems.", "DBLP authors": ["Ali Aalsaud", "Rishad A. Shafik", "Ashur Rafiev", "Fei Xia", "Sheng Yang", "Alex Yakovlev"], "year": 2016, "MAG papers": [{"PaperId": 2492251521, "PaperTitle": "power aware performance adaptation of concurrent applications in heterogeneous many core systems", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["newcastle university", "newcastle university", "university of southampton", "newcastle university", "newcastle university", "newcastle university"]}], "source": "ES"}]