[Data config set] lib = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lib/merged.lib
[Data config set] sdc = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/ex7_yosys/ps2_top.sdc
[Data config set] tech lef = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
Read LEF file : /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
[Data config set] lef = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Read LEF file : /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[Data config set] verilog = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/result/ps2_top-500MHz/ps2_top.netlist.syn.v
Read Verilog file success : /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/result/ps2_top-500MHz/ps2_top.netlist.syn.v
WARNING: Logging before InitGoogleLogging() is written to STDERR
I20250227 14:39:43.460569 1105468 VerilogParserRustC.cc:41] load verilog file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/result/ps2_top-500MHz/ps2_top.netlist.syn.v
r str /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/result/ps2_top-500MHz/ps2_top.netlist.syn.v
flatten module ps2_top  start
flatten module ps2_keyboard inst u0_ps2_kb
flatten module ps2_distinguish inst u1_ps2_dsh
flatten module \$paramod\MuxKeyWithDefault\NR_KEY=36\KEY_LEN=8\DATA_LEN=8 inst key_ascii
flatten module \$paramod\MuxKeyInternal\NR_KEY=36\KEY_LEN=8\DATA_LEN=8\HAS_DEFAULT=1 inst i0
flatten module ps2_counter inst u2_ps2_cer
flatten module seg_h inst u3_seg_h_0
flatten module seg_h inst u4_seg_h_1
flatten module seg_h inst u5_seg_h_2
flatten module seg_h inst u6_seg_h_3
flatten module seg_h inst u7_seg_h_4
flatten module seg_h inst u8_seg_h_5
flatten module ps2_top end
Processed 1000 pins...
Processed 2000 pins...
Processed 1000 nets...
Processed 2000 nets...
Processed 1000 components...
Processed 2000 components...
I20250227 14:39:43.675931 1105468 Sta.cc:298] load lib start
I20250227 14:39:43.679487 1105471 LibParserRustC.cc:1269] load liberty file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lib/merged.lib
rust read lib file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lib/merged.lib
I20250227 14:39:44.224315 1105471 LibParserRustC.cc:1278] load liberty file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lib/merged.lib success.
I20250227 14:39:44.225687 1105468 Sta.cc:317] load lib end
I20250227 14:39:44.230034 1105520 LibParserRustC.cc:1289] link liberty file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lib/merged.lib start.
I20250227 14:39:44.565378 1105520 LibParserRustC.cc:1295] link liberty file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/scripts/../nangate45/lib/merged.lib success.
I20250227 14:39:44.567149 1105468 TimingIDBAdapter.cc:738] core area width -0um height -0um
I20250227 14:39:44.693506 1105468 Sta.cc:172] read sdc /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/ex7_yosys/ps2_top.sdc start 
I20250227 14:39:44.694183 1105468 CmdCreateClock.cc:116] create clock core_clock for pin/port: clk
I20250227 14:39:44.694233 1105468 Sta.cc:185] read sdc end
I20250227 14:39:44.694262 1105468 StaBuildGraph.cc:310] build graph start
I20250227 14:39:44.816514 1105468 StaBuildGraph.cc:327] build graph end
I20250227 14:39:44.824874 1105468 Sta.cc:2287] update timing start
I20250227 14:39:44.827502 1105468 StaApplySdc.cc:694] apply sdc start
I20250227 14:39:44.827589 1105468 StaApplySdc.cc:725] apply sdc end
I20250227 14:39:44.831461 1105468 StaClockPropagation.cc:320] ideal clock propagation start
I20250227 14:39:44.831522 1105468 StaClockPropagation.cc:203] clock propagate end to vertex _239_:CK
I20250227 14:39:44.832517 1105468 StaClockPropagation.cc:416] ideal clock propagation end
I20250227 14:39:44.832551 1105468 StaCheck.cc:129] found loop fwd start
I20250227 14:39:44.834538 1105468 StaCheck.cc:148] found loop fwd end
I20250227 14:39:44.834565 1105468 StaCheck.cc:150] found loop bwd start
I20250227 14:39:44.836939 1105468 StaCheck.cc:172] found loop bwd end
I20250227 14:39:44.836971 1105468 StaSlewPropagation.cc:266] slew propagation start
E20250227 14:39:44.839509 1105574 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20250227 14:39:44.839576 1105584 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20250227 14:39:44.839509 1105572 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20250227 14:39:44.839509 1105571 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20250227 14:39:44.839516 1105583 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20250227 14:39:44.839509 1105573 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20250227 14:39:44.839541 1105578 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20250227 14:39:44.839538 1105582 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20250227 14:39:44.839579 1105587 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20250227 14:39:44.839509 1105570 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
I20250227 14:39:44.877399 1105468 StaSlewPropagation.cc:305] slew propagation end
I20250227 14:39:44.877441 1105468 StaDelayPropagation.cc:268] delay propagation start
I20250227 14:39:44.905772 1105468 StaDelayPropagation.cc:309] delay propagation end
I20250227 14:39:44.905817 1105468 StaClockPropagation.cc:322] propagated(kNormal) clock propagation start
I20250227 14:39:44.905829 1105468 StaClockPropagation.cc:418] propagated(kNormal) clock propagation end
I20250227 14:39:44.905838 1105468 StaApplySdc.cc:694] apply sdc start
I20250227 14:39:44.905845 1105468 StaApplySdc.cc:725] apply sdc end
I20250227 14:39:44.905853 1105468 StaClockPropagation.cc:324] propagated(kGenerated) clock propagation start
I20250227 14:39:44.905860 1105468 StaClockPropagation.cc:420] propagated(kGenerated) clock propagation end
I20250227 14:39:44.905869 1105468 StaApplySdc.cc:694] apply sdc start
I20250227 14:39:44.905876 1105468 StaApplySdc.cc:725] apply sdc end
I20250227 14:39:44.908913 1105468 StaBuildPropTag.cc:325] build propagation tag start
I20250227 14:39:44.908974 1105468 StaDataPropagation.cc:589] data fwd propagation start
I20250227 14:39:44.911733 1105670 StaDataPropagation.cc:529] Thread 127718060459584 date fwd propagate found start vertex._248_:CK
I20250227 14:39:44.911837 1105689 StaDataPropagation.cc:529] Thread 127718375032384 date fwd propagate found start vertex._256_:CK
I20250227 14:39:44.911785 1105678 StaDataPropagation.cc:529] Thread 127718490375744 date fwd propagate found start vertex._254_:CK
I20250227 14:39:44.911752 1105676 StaDataPropagation.cc:529] Thread 127718511347264 date fwd propagate found start vertex._250_:CK
I20250227 14:39:44.911711 1105671 StaDataPropagation.cc:529] Thread 127718070945344 date fwd propagate found start vertex.u0_ps2_kb/_1042_:CK
I20250227 14:39:44.911814 1105680 StaDataPropagation.cc:529] Thread 127718469404224 date fwd propagate found start vertex._255_:CK
I20250227 14:39:44.911742 1105673 StaDataPropagation.cc:529] Thread 127718091916864 date fwd propagate found start vertex._251_:CK
I20250227 14:39:44.911839 1105688 StaDataPropagation.cc:529] Thread 127718385518144 date fwd propagate found start vertex._259_:CK
I20250227 14:39:44.911783 1105685 StaDataPropagation.cc:529] Thread 127718416975424 date fwd propagate found start vertex._252_:CK
I20250227 14:39:44.911742 1105674 StaDataPropagation.cc:529] Thread 127718532318784 date fwd propagate found start vertex._264_:CK
I20250227 14:39:44.937675 1105468 StaDataPropagation.cc:632] data fwd propagation end
I20250227 14:39:44.937717 1105468 StaDataPropagation.cc:589] data fwd propagation start
I20250227 14:39:44.942934 1105468 StaDataPropagation.cc:632] data fwd propagation end
I20250227 14:39:44.942984 1105468 StaAnalyze.cc:539] analyze timing path start
E20250227 14:39:44.943032 1105468 StaAnalyze.cc:324] The output port overflow is not constrained
E20250227 14:39:44.943058 1105468 StaAnalyze.cc:324] The output port overflow is not constrained
E20250227 14:39:44.943073 1105468 StaAnalyze.cc:324] The output port seg_out_0[0] is not constrained
E20250227 14:39:44.943087 1105468 StaAnalyze.cc:324] The output port seg_out_0[0] is not constrained
E20250227 14:39:44.943101 1105468 StaAnalyze.cc:324] The output port seg_out_0[1] is not constrained
E20250227 14:39:44.943142 1105468 StaAnalyze.cc:324] The output port seg_out_0[1] is not constrained
E20250227 14:39:44.943161 1105468 StaAnalyze.cc:324] The output port seg_out_0[2] is not constrained
E20250227 14:39:44.943177 1105468 StaAnalyze.cc:324] The output port seg_out_0[2] is not constrained
E20250227 14:39:44.943192 1105468 StaAnalyze.cc:324] The output port seg_out_0[3] is not constrained
E20250227 14:39:44.943207 1105468 StaAnalyze.cc:324] The output port seg_out_0[3] is not constrained
I20250227 14:39:44.949525 1105468 StaAnalyze.cc:577] analyze timing path end
I20250227 14:39:44.949560 1105468 StaApplySdc.cc:694] apply sdc start
I20250227 14:39:44.949571 1105468 StaApplySdc.cc:725] apply sdc end
I20250227 14:39:44.949579 1105468 StaDataPropagation.cc:635] data bwd propagation start
I20250227 14:39:44.951995 1105770 StaDataPropagation.cc:171] Thread 127718060459584 data bwd propagate found end vertex._249_:D
I20250227 14:39:44.952008 1105772 StaDataPropagation.cc:171] Thread 127718081431104 data bwd propagate found end vertex._239_:D
I20250227 14:39:44.952020 1105774 StaDataPropagation.cc:171] Thread 127718532318784 data bwd propagate found end vertex._240_:D
I20250227 14:39:44.952067 1105775 StaDataPropagation.cc:171] Thread 127718521833024 data bwd propagate found end vertex._243_:D
I20250227 14:39:44.952102 1105770 StaDataPropagation.cc:171] Thread 127718060459584 data bwd propagate found end vertex.seg_out_0[1]
I20250227 14:39:44.952092 1105780 StaDataPropagation.cc:171] Thread 127718469404224 data bwd propagate found end vertex._245_:D
I20250227 14:39:44.952023 1105771 StaDataPropagation.cc:171] Thread 127718070945344 data bwd propagate found end vertex._242_:D
I20250227 14:39:44.952013 1105773 StaDataPropagation.cc:171] Thread 127718091916864 data bwd propagate found end vertex._241_:D
I20250227 14:39:44.952076 1105776 StaDataPropagation.cc:171] Thread 127718511347264 data bwd propagate found end vertex._244_:D
I20250227 14:39:44.952102 1105781 StaDataPropagation.cc:171] Thread 127718458918464 data bwd propagate found end vertex._246_:D
I20250227 14:39:44.959883 1105468 StaDataPropagation.cc:670] data bwd propagation end
I20250227 14:39:44.959934 1105468 Sta.cc:2316] update timing end
[1;31m
  _____       _ _     _____        _         
 |_   _|     (_) |   |  __ \      | |        
   | |  _ __  _| |_  | |  | | __ _| |_ __ _  
   | | | '_ \| | __| | |  | |/ _` | __/ _` | 
  _| |_| | | | | |_  | |__| | (_| | || (_| | 
 |_____|_| |_|_|\__| |_____/ \__,_|\__\__,_| 
                                             
[0m
[1;35m
  ______ _        ______                      _    
 |  ____(_)      |  ____|                    | |   
 | |__   ___  __ | |__ __ _ _ __   ___  _   _| |_  
 |  __| | \ \/ / |  __/ _` | '_ \ / _ \| | | | __| 
 | |    | |>  <  | | | (_| | | | | (_) | |_| | |_  
 |_|    |_/_/\_\ |_|  \__,_|_| |_|\___/ \__,_|\__| 
                                                   
[0m
I20250227 14:39:44.963743 1105468 FixFanout.cpp:55] [Result: ] Find 11 Net with fanout violation.
I20250227 14:39:44.963775 1105468 FixFanout.cpp:56] [Result: ] Insert 28 Buffers.
iNO fixfanout run successfully.
I20250227 14:39:44.963951 1105468 verilog_write.cpp:55] start write verilog file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/result/ps2_top-500MHz/ps2_top.netlist.fixed.v
I20250227 14:39:44.981823 1105468 verilog_write.cpp:73] finish write verilog file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys-sta/result/ps2_top-500MHz/ps2_top.netlist.fixed.v
