{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626394892702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626394892703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 20:21:32 2021 " "Processing started: Thu Jul 15 20:21:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626394892703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394892703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394892703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626394893820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626394893820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CONT-Behavioral " "Found design unit 1: VGA_CONT-Behavioral" {  } { { "vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/vga_controller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908404 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONT " "Found entity 1: VGA_CONT" {  } { { "vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/vga_controller.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavioral " "Found design unit 1: top-Behavioral" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/top.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908410 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behavior " "Found design unit 1: test-behavior" {  } { { "test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/test.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908415 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/test.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceship4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spaceship4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spaceship4-Behavioral " "Found design unit 1: spaceship4-Behavioral" {  } { { "spaceship4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/spaceship4.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908428 ""} { "Info" "ISGN_ENTITY_NAME" "1 spaceship4 " "Found entity 1: spaceship4" {  } { { "spaceship4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/spaceship4.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceship3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spaceship3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spaceship3-Behavioral " "Found design unit 1: spaceship3-Behavioral" {  } { { "spaceship3.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/spaceship3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908439 ""} { "Info" "ISGN_ENTITY_NAME" "1 spaceship3 " "Found entity 1: spaceship3" {  } { { "spaceship3.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/spaceship3.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceship2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spaceship2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spaceship2-Behavioral " "Found design unit 1: spaceship2-Behavioral" {  } { { "spaceship2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/spaceship2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908449 ""} { "Info" "ISGN_ENTITY_NAME" "1 spaceship2 " "Found entity 1: spaceship2" {  } { { "spaceship2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/spaceship2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceship_second_colour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spaceship_second_colour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spaceship_second_colour-Behavioral " "Found design unit 1: spaceship_second_colour-Behavioral" {  } { { "spaceship_second_colour.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/spaceship_second_colour.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908460 ""} { "Info" "ISGN_ENTITY_NAME" "1 spaceship_second_colour " "Found entity 1: spaceship_second_colour" {  } { { "spaceship_second_colour.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/spaceship_second_colour.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shoot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shoot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shoot_ROM-Behavioral " "Found design unit 1: shoot_ROM-Behavioral" {  } { { "shoot_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/shoot_ROM.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908479 ""} { "Info" "ISGN_ENTITY_NAME" "1 shoot_ROM " "Found entity 1: shoot_ROM" {  } { { "shoot_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/shoot_ROM.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 screen-Behavioral " "Found design unit 1: screen-Behavioral" {  } { { "screen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/screen.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908488 ""} { "Info" "ISGN_ENTITY_NAME" "1 screen " "Found entity 1: screen" {  } { { "screen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/screen.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_rom4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_rom4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_ROM4-Behavioral " "Found design unit 1: score_ROM4-Behavioral" {  } { { "score_ROM4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score_ROM4.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908498 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_ROM4 " "Found entity 1: score_ROM4" {  } { { "score_ROM4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score_ROM4.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_rom3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_rom3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_ROM3-Behavioral " "Found design unit 1: score_ROM3-Behavioral" {  } { { "score_ROM3.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score_ROM3.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908509 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_ROM3 " "Found entity 1: score_ROM3" {  } { { "score_ROM3.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score_ROM3.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_ROM2-Behavioral " "Found design unit 1: score_ROM2-Behavioral" {  } { { "score_ROM2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score_ROM2.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908516 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_ROM2 " "Found entity 1: score_ROM2" {  } { { "score_ROM2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score_ROM2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_ROM1-Behavioral " "Found design unit 1: score_ROM1-Behavioral" {  } { { "score_ROM1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score_ROM1.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908523 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_ROM1 " "Found entity 1: score_ROM1" {  } { { "score_ROM1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score_ROM1.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCORE_ROM-Behavioral " "Found design unit 1: SCORE_ROM-Behavioral" {  } { { "SCORE_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/SCORE_ROM.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908530 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCORE_ROM " "Found entity 1: SCORE_ROM" {  } { { "SCORE_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/SCORE_ROM.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-Behavioral " "Found design unit 1: score-Behavioral" {  } { { "score.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908537 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/score.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_laser_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_laser_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom_laser_text-Behavioral " "Found design unit 1: Rom_laser_text-Behavioral" {  } { { "rom_laser_text.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/rom_laser_text.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom_laser_text " "Found entity 1: Rom_laser_text" {  } { { "rom_laser_text.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/rom_laser_text.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refresh_clock2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refresh_clock2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refresh_clock2-Behavioral " "Found design unit 1: refresh_clock2-Behavioral" {  } { { "refresh_clock2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/refresh_clock2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908548 ""} { "Info" "ISGN_ENTITY_NAME" "1 refresh_clock2 " "Found entity 1: refresh_clock2" {  } { { "refresh_clock2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/refresh_clock2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacles2_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obstacles2_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obstacles2_ROM-Behavioral " "Found design unit 1: obstacles2_ROM-Behavioral" {  } { { "obstacles2_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacles2_ROM.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908554 ""} { "Info" "ISGN_ENTITY_NAME" "1 obstacles2_ROM " "Found entity 1: obstacles2_ROM" {  } { { "obstacles2_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacles2_ROM.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacles1_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obstacles1_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obstacles1_ROM-Behavioral " "Found design unit 1: obstacles1_ROM-Behavioral" {  } { { "obstacles1_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacles1_ROM.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908559 ""} { "Info" "ISGN_ENTITY_NAME" "1 obstacles1_ROM " "Found entity 1: obstacles1_ROM" {  } { { "obstacles1_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacles1_ROM.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacles_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obstacles_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obstacles3_ROM-Behavioral " "Found design unit 1: obstacles3_ROM-Behavioral" {  } { { "obstacles_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacles_ROM.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908564 ""} { "Info" "ISGN_ENTITY_NAME" "1 obstacles3_ROM " "Found entity 1: obstacles3_ROM" {  } { { "obstacles_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacles_ROM.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacles_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obstacles_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obstacles_control-Behavioral " "Found design unit 1: obstacles_control-Behavioral" {  } { { "obstacles_control.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacles_control.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908572 ""} { "Info" "ISGN_ENTITY_NAME" "1 obstacles_control " "Found entity 1: obstacles_control" {  } { { "obstacles_control.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacles_control.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacle_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obstacle_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obstacle_collision-Behavioral " "Found design unit 1: obstacle_collision-Behavioral" {  } { { "obstacle_collision.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacle_collision.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908583 ""} { "Info" "ISGN_ENTITY_NAME" "1 obstacle_collision " "Found entity 1: obstacle_collision" {  } { { "obstacle_collision.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/obstacle_collision.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_rom-Behavioral " "Found design unit 1: my_rom-Behavioral" {  } { { "my_rom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/my_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908592 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_rom " "Found entity 1: my_rom" {  } { { "my_rom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/my_rom.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mitra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mitra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mitra-Behavioral " "Found design unit 1: mitra-Behavioral" {  } { { "mitra.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/mitra.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908598 ""} { "Info" "ISGN_ENTITY_NAME" "1 mitra " "Found entity 1: mitra" {  } { { "mitra.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/mitra.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file laser_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 laser_timer-Behavioral " "Found design unit 1: laser_timer-Behavioral" {  } { { "laser_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/laser_timer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908606 ""} { "Info" "ISGN_ENTITY_NAME" "1 laser_timer " "Found entity 1: laser_timer" {  } { { "laser_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/laser_timer.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_controll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file laser_controll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 laser_controll-Behavioral " "Found design unit 1: laser_controll-Behavioral" {  } { { "laser_controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/laser_controll.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908612 ""} { "Info" "ISGN_ENTITY_NAME" "1 laser_controll " "Found entity 1: laser_controll" {  } { { "laser_controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/laser_controll.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_generator-Behavioral " "Found design unit 1: imm_generator-Behavioral" {  } { { "imm_generator.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/imm_generator.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908617 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "imm_generator.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/imm_generator.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file heart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spaceship1-Behavioral " "Found design unit 1: spaceship1-Behavioral" {  } { { "heart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/heart.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908623 ""} { "Info" "ISGN_ENTITY_NAME" "1 spaceship1 " "Found entity 1: spaceship1" {  } { { "heart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/heart.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_over_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_over_ROM-Behavioral " "Found design unit 1: game_over_ROM-Behavioral" {  } { { "game_over_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/game_over_ROM.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908629 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_over_ROM " "Found entity 1: game_over_ROM" {  } { { "game_over_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/game_over_ROM.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_over_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_over_display-Behavioral " "Found design unit 1: game_over_display-Behavioral" {  } { { "game_over_display.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/game_over_display.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908634 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_over_display " "Found entity 1: game_over_display" {  } { { "game_over_display.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/game_over_display.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_controll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_controll-Behavioral " "Found design unit 1: game_controll-Behavioral" {  } { { "game_controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/game_controll.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908640 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_controll " "Found entity 1: game_controll" {  } { { "game_controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/game_controll.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_shoot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enemy_shoot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enemy_shoot-Behavioral " "Found design unit 1: enemy_shoot-Behavioral" {  } { { "enemy_shoot.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/enemy_shoot.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908646 ""} { "Info" "ISGN_ENTITY_NAME" "1 enemy_shoot " "Found entity 1: enemy_shoot" {  } { { "enemy_shoot.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/enemy_shoot.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_destruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enemy_destruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enemy_destruction-Behavioral " "Found design unit 1: enemy_destruction-Behavioral" {  } { { "enemy_destruction.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/enemy_destruction.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908652 ""} { "Info" "ISGN_ENTITY_NAME" "1 enemy_destruction " "Found entity 1: enemy_destruction" {  } { { "enemy_destruction.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/enemy_destruction.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enemy_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enemy_control-Behavioral " "Found design unit 1: enemy_control-Behavioral" {  } { { "enemy_control.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/enemy_control.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908662 ""} { "Info" "ISGN_ENTITY_NAME" "1 enemy_control " "Found entity 1: enemy_control" {  } { { "enemy_control.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/enemy_control.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mitra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mitra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mitra-Behavioral " "Found design unit 1: counter_mitra-Behavioral" {  } { { "counter_mitra.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/counter_mitra.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908670 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mitra " "Found entity 1: counter_mitra" {  } { { "counter_mitra.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/counter_mitra.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controll-Behavioral " "Found design unit 1: controll-Behavioral" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908676 ""} { "Info" "ISGN_ENTITY_NAME" "1 controll " "Found entity 1: controll" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-Behavioral " "Found design unit 1: clk_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/clock_divider.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908682 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/clock_divider.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_collision-Behavioral " "Found design unit 1: ball_collision-Behavioral" {  } { { "ball_collision.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/ball_collision.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908689 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_collision " "Found entity 1: ball_collision" {  } { { "ball_collision.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/ball_collision.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-Behavioral " "Found design unit 1: ball-Behavioral" {  } { { "ball.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/ball.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908695 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/ball.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file animation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 animation-Behavioral " "Found design unit 1: animation-Behavioral" {  } { { "animation.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/animation.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908700 ""} { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "animation.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/animation.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626394908700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626394908797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:A " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:A\"" {  } { { "top.vhd" "A" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626394908819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CONT VGA_CONT:B " "Elaborating entity \"VGA_CONT\" for hierarchy \"VGA_CONT:B\"" {  } { { "top.vhd" "B" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/top.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626394908842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen screen:C " "Elaborating entity \"screen\" for hierarchy \"screen:C\"" {  } { { "top.vhd" "C" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/top.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626394908864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_clock2 screen:C\|refresh_clock2:D " "Elaborating entity \"refresh_clock2\" for hierarchy \"screen:C\|refresh_clock2:D\"" {  } { { "screen.vhd" "D" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/screen.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626394908904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controll screen:C\|controll:E " "Elaborating entity \"controll\" for hierarchy \"screen:C\|controll:E\"" {  } { { "screen.vhd" "E" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/screen.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626394908922 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HminHe_next controll.vhd(83) " "VHDL Process Statement warning at controll.vhd(83): signal \"HminHe_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626394908923 "|top|screen:C|controll:E"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VminHe_next controll.vhd(84) " "VHDL Process Statement warning at controll.vhd(84): signal \"VminHe_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626394908923 "|top|screen:C|controll:E"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HminHe controll.vhd(101) " "VHDL Process Statement warning at controll.vhd(101): signal \"HminHe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626394908925 "|top|screen:C|controll:E"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VminHe controll.vhd(102) " "VHDL Process Statement warning at controll.vhd(102): signal \"VminHe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626394908925 "|top|screen:C|controll:E"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VminHe_next controll.vhd(104) " "VHDL Process Statement warning at controll.vhd(104): signal \"VminHe_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626394908926 "|top|screen:C|controll:E"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HminHe_next controll.vhd(105) " "VHDL Process Statement warning at controll.vhd(105): signal \"HminHe_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626394908926 "|top|screen:C|controll:E"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HminHe controll.vhd(69) " "VHDL Process Statement warning at controll.vhd(69): inferring latch(es) for signal or variable \"HminHe\", which holds its previous value in one or more paths through the process" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626394908927 "|top|screen:C|controll:E"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VminHe controll.vhd(69) " "VHDL Process Statement warning at controll.vhd(69): inferring latch(es) for signal or variable \"VminHe\", which holds its previous value in one or more paths through the process" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626394908927 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[0\] controll.vhd(69) " "Inferred latch for \"VminHe\[0\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908930 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[1\] controll.vhd(69) " "Inferred latch for \"VminHe\[1\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908930 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[2\] controll.vhd(69) " "Inferred latch for \"VminHe\[2\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908930 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[3\] controll.vhd(69) " "Inferred latch for \"VminHe\[3\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908930 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[4\] controll.vhd(69) " "Inferred latch for \"VminHe\[4\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908930 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[5\] controll.vhd(69) " "Inferred latch for \"VminHe\[5\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908930 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[6\] controll.vhd(69) " "Inferred latch for \"VminHe\[6\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[7\] controll.vhd(69) " "Inferred latch for \"VminHe\[7\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[8\] controll.vhd(69) " "Inferred latch for \"VminHe\[8\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe\[9\] controll.vhd(69) " "Inferred latch for \"VminHe\[9\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[0\] controll.vhd(69) " "Inferred latch for \"HminHe\[0\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[1\] controll.vhd(69) " "Inferred latch for \"HminHe\[1\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[2\] controll.vhd(69) " "Inferred latch for \"HminHe\[2\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[3\] controll.vhd(69) " "Inferred latch for \"HminHe\[3\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[4\] controll.vhd(69) " "Inferred latch for \"HminHe\[4\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[5\] controll.vhd(69) " "Inferred latch for \"HminHe\[5\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[6\] controll.vhd(69) " "Inferred latch for \"HminHe\[6\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[7\] controll.vhd(69) " "Inferred latch for \"HminHe\[7\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908931 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[8\] controll.vhd(69) " "Inferred latch for \"HminHe\[8\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[9\] controll.vhd(69) " "Inferred latch for \"HminHe\[9\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 "|top|screen:C|controll:E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe\[10\] controll.vhd(69) " "Inferred latch for \"HminHe\[10\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[0\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[0\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[0\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[0\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[1\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[1\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[1\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[1\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[2\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[2\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[2\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[2\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[3\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[3\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[3\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[3\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908932 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[4\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[4\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[4\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[4\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[5\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[5\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[5\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[5\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[6\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[6\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[6\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[6\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[7\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[7\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[7\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[7\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[8\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[8\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[8\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[8\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "VminHe_next\[9\] controll.vhd(86) " "Can't infer register for \"VminHe_next\[9\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VminHe_next\[9\] controll.vhd(69) " "Inferred latch for \"VminHe_next\[9\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HminHe_next\[0\] controll.vhd(86) " "Can't infer register for \"HminHe_next\[0\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908933 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe_next\[0\] controll.vhd(69) " "Inferred latch for \"HminHe_next\[0\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908934 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HminHe_next\[1\] controll.vhd(86) " "Can't infer register for \"HminHe_next\[1\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908934 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe_next\[1\] controll.vhd(69) " "Inferred latch for \"HminHe_next\[1\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908934 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HminHe_next\[2\] controll.vhd(86) " "Can't infer register for \"HminHe_next\[2\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908934 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe_next\[2\] controll.vhd(69) " "Inferred latch for \"HminHe_next\[2\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908934 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HminHe_next\[3\] controll.vhd(86) " "Can't infer register for \"HminHe_next\[3\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908934 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe_next\[3\] controll.vhd(69) " "Inferred latch for \"HminHe_next\[3\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908934 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HminHe_next\[4\] controll.vhd(86) " "Can't infer register for \"HminHe_next\[4\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908934 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe_next\[4\] controll.vhd(69) " "Inferred latch for \"HminHe_next\[4\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908934 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HminHe_next\[5\] controll.vhd(86) " "Can't infer register for \"HminHe_next\[5\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908935 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe_next\[5\] controll.vhd(69) " "Inferred latch for \"HminHe_next\[5\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908935 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HminHe_next\[6\] controll.vhd(86) " "Can't infer register for \"HminHe_next\[6\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908935 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe_next\[6\] controll.vhd(69) " "Inferred latch for \"HminHe_next\[6\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908935 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HminHe_next\[7\] controll.vhd(86) " "Can't infer register for \"HminHe_next\[7\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908935 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe_next\[7\] controll.vhd(69) " "Inferred latch for \"HminHe_next\[7\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908935 "|top|screen:C|controll:E"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HminHe_next\[8\] controll.vhd(86) " "Can't infer register for \"HminHe_next\[8\]\" at controll.vhd(86) because it does not hold its value outside the clock edge" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 86 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1626394908936 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HminHe_next\[8\] controll.vhd(69) " "Inferred latch for \"HminHe_next\[8\]\" at controll.vhd(69)" {  } { { "controll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/controll.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394908936 "|top|screen:C|controll:E"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "screen:C\|controll:E " "Can't elaborate user hierarchy \"screen:C\|controll:E\"" {  } { { "screen.vhd" "E" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Games/FPGA-Game-master/screen.vhd" 449 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626394908938 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626394909124 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 15 20:21:49 2021 " "Processing ended: Thu Jul 15 20:21:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626394909124 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626394909124 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626394909124 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626394909124 ""}
