$date
	Tue Apr 22 12:08:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$var wire 1 ! xff $end
$var wire 1 " xfe $end
$var reg 1 # clk $end
$var reg 32 $ errors [31:0] $end
$var reg 1 % s0 $end
$var reg 1 & s1 $end
$var reg 32 ' vectornum [31:0] $end
$var reg 1 ( x1 $end
$var reg 1 ) x2 $end
$var reg 1 * x3 $end
$scope module dut $end
$var wire 1 % s0 $end
$var wire 1 & s1 $end
$var wire 1 ( x1 $end
$var wire 1 ) x2 $end
$var wire 1 * x3 $end
$var wire 1 ! xff $end
$var wire 1 " xfe $end
$scope module dute $end
$var wire 1 % s0 $end
$var wire 1 & s1 $end
$var wire 1 ( x1 $end
$var wire 1 ) x2 $end
$var wire 1 * x3 $end
$var wire 1 + g $end
$var wire 1 " f $end
$scope module f1 $end
$var wire 1 % s $end
$var wire 1 * x2 $end
$var wire 1 + x1 $end
$var wire 1 " f $end
$upscope $end
$scope module g1 $end
$var wire 1 & s $end
$var wire 1 ( x1 $end
$var wire 1 ) x2 $end
$var wire 1 + f $end
$upscope $end
$upscope $end
$scope module dutf $end
$var wire 1 % s0 $end
$var wire 1 & s1 $end
$var wire 1 ( x1 $end
$var wire 1 ) x2 $end
$var wire 1 * x3 $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
b0 '
x&
x%
b0 $
1#
x"
x!
$end
#5
b1 '
0#
#10
1"
1!
1+
0&
0%
0*
0)
1(
1#
#15
b10 '
0#
#20
0"
0!
0+
1)
0(
1#
#25
b11 '
0#
#30
1"
1!
1+
1(
1#
#35
b100 '
0#
#40
0"
0!
0+
1*
0)
0(
1#
#45
b101 '
0#
#50
1"
1!
1+
1(
1#
#55
b110 '
0#
#60
0"
0!
0+
1)
0(
1#
#65
b111 '
0#
#70
1"
1!
1+
1(
1#
#75
b1000 '
0#
#80
0"
0!
0+
1%
0*
0)
0(
1#
#85
b1001 '
0#
#90
1+
1(
1#
#95
b1010 '
0#
#100
0+
1)
0(
1#
#105
b1011 '
0#
#110
1+
1(
1#
#115
b1100 '
0#
#120
1"
1!
0+
1*
0)
0(
1#
#125
b1101 '
0#
#130
1+
1(
1#
#135
b1110 '
0#
#140
0+
1)
0(
1#
#145
b1111 '
0#
#150
1+
1(
1#
#155
b10000 '
0#
#160
0"
0!
0+
1&
0%
0*
0)
0(
1#
#165
b10001 '
0#
#170
1(
1#
#175
b10010 '
0#
#180
1"
1!
1+
1)
0(
1#
#185
b10011 '
0#
#190
1(
1#
#195
b10100 '
0#
#200
0"
0!
0+
1*
0)
0(
1#
#205
b10101 '
0#
#210
1(
1#
#215
b10110 '
0#
#220
1"
1!
1+
1)
0(
1#
#225
b10111 '
0#
#230
1(
1#
#235
b11000 '
0#
#240
0"
0!
0+
1%
0*
0)
0(
1#
#245
b11001 '
0#
#250
1(
1#
#255
b11010 '
0#
#260
1+
1)
0(
1#
#265
b11011 '
0#
#270
1(
1#
#275
b11100 '
0#
#280
1"
1!
0+
1*
0)
0(
1#
#285
b11101 '
0#
#290
1(
1#
#295
b11110 '
0#
#300
1+
1)
0(
1#
#305
b11111 '
0#
#310
1(
1#
#315
b100000 '
0#
