# Reading pref.tcl
# do arithmeticunit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/dev/Quartus/LabC/arithmeticunit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:29 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/arithmeticunit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmeticunit
# -- Compiling architecture behavioral of arithmeticunit
# End time: 14:33:29 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/Quartus/LabC/half_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:29 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture structural of half_adder
# End time: 14:33:29 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/Quartus/LabC/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:29 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# End time: 14:33:29 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/Quartus/LabC/adder_subtractor_4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:29 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/adder_subtractor_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_subtractor_4bits
# -- Compiling architecture behavioral of adder_subtractor_4bits
# End time: 14:33:30 on Oct 31,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/Quartus/LabC/inner_arithmetic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:30 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/inner_arithmetic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity inner_arithmetic
# -- Compiling architecture behavioral of inner_arithmetic
# End time: 14:33:30 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/Quartus/LabC/flags.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:30 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/flags.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags
# -- Compiling architecture behavioral of flags
# End time: 14:33:30 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.arithmeticunit
# vsim work.arithmeticunit 
# Start time: 14:33:41 on Oct 31,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.arithmeticunit(behavioral)
# Loading work.inner_arithmetic(behavioral)
# Loading work.adder_subtractor_4bits(behavioral)
# Loading work.full_adder(behavioral)
# Loading work.half_adder(structural)
# Loading work.flags(behavioral)
add wave -position insertpoint  \
sim:/arithmeticunit/A \
sim:/arithmeticunit/B \
sim:/arithmeticunit/carry_in \
sim:/arithmeticunit/carry_out \
sim:/arithmeticunit/operation_bit \
sim:/arithmeticunit/result \
sim:/arithmeticunit/overflow \
sim:/arithmeticunit/out_inner_arithmetic \
sim:/arithmeticunit/carry_inner_arithmetic \
sim:/arithmeticunit/B3_xor
force -freeze sim:/arithmeticunit/A 0000 0
force -freeze sim:/arithmeticunit/B 0000 0
force -freeze sim:/arithmeticunit/carry_in 0 0
force -freeze sim:/arithmeticunit/operation_bit 1 0
run
