

================================================================
== Synthesis Summary Report of 'drive_group_head_phase'
================================================================
+ General Information: 
    * Date:           Thu Nov 27 09:35:06 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        drive_group_head_phase
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |          Modules         | Issue|      |      Latency     | Iteration|         | Trip |          |      |    |           |           |     |
    |          & Loops         | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ drive_group_head_phase  |     -|  2.95|        7|  70.000|         -|        8|     -|        no|     -|   -|  216 (~0%)|  4799 (4%)|    -|
    | + run_single_head        |     -|  2.95|        3|  30.000|         -|        3|     -|        no|     -|   -|  117 (~0%)|  4549 (3%)|    -|
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------------+-----------+----------+
| Port                  | Direction | Bitwidth |
+-----------------------+-----------+----------+
| head_ctx_ref_address0 | out       | 2        |
| head_ctx_ref_d0       | out       | 52       |
| head_ctx_ref_q0       | in        | 52       |
+-----------------------+-----------+----------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 1        |
| group_idx | ap_none | in        | 32       |
| layer_idx | ap_none | in        | 32       |
| start_r   | ap_none | in        | 1        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------+
| Argument     | Direction | Datatype |
+--------------+-----------+----------+
| head_ctx_ref | inout     | HeadCtx& |
| group_idx    | in        | int      |
| layer_idx    | in        | int      |
| start        | in        | bool     |
| return       | out       | bool     |
+--------------+-----------+----------+

* SW-to-HW Mapping
+--------------+-----------------------+---------+----------+
| Argument     | HW Interface          | HW Type | HW Usage |
+--------------+-----------------------+---------+----------+
| head_ctx_ref | head_ctx_ref_address0 | port    | offset   |
| head_ctx_ref | head_ctx_ref_ce0      | port    |          |
| head_ctx_ref | head_ctx_ref_we0      | port    |          |
| head_ctx_ref | head_ctx_ref_d0       | port    |          |
| head_ctx_ref | head_ctx_ref_q0       | port    |          |
| group_idx    | group_idx             | port    |          |
| layer_idx    | layer_idx             | port    |          |
| start        | start_r               | port    |          |
| return       | ap_return             | port    |          |
+--------------+-----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+------------+-------+-----------+---------+
| Name                     | DSP | Pragma | Variable   | Op    | Impl      | Latency |
+--------------------------+-----+--------+------------+-------+-----------+---------+
| + drive_group_head_phase | 0   |        |            |       |           |         |
|   icmp_ln199_fu_169_p2   |     |        | icmp_ln199 | setgt | auto      | 0       |
|   icmp_ln203_fu_200_p2   |     |        | icmp_ln203 | seteq | auto      | 0       |
|   icmp_ln207_fu_237_p2   |     |        | icmp_ln207 | seteq | auto      | 0       |
|   icmp_ln208_fu_243_p2   |     |        | icmp_ln208 | seteq | auto      | 0       |
|   and_ln208_fu_249_p2    |     |        | and_ln208  | and   | auto      | 0       |
|  + run_single_head       | 0   |        |            |       |           |         |
|    lshr_ln42_fu_2077_p2  |     |        | lshr_ln42  | lshr  | auto_pipe | 0       |
|    shl_ln43_fu_2105_p2   |     |        | shl_ln43   | shl   | auto_pipe | 0       |
|    icmp_ln46_fu_2116_p2  |     |        | icmp_ln46  | seteq | auto      | 0       |
|    shl_ln11_fu_2159_p2   |     |        | shl_ln11   | shl   | auto_pipe | 0       |
|    shl_ln168_fu_2361_p2  |     |        | shl_ln168  | shl   | auto_pipe | 0       |
|    xor_ln158_fu_2215_p2  |     |        | xor_ln158  | xor   | auto      | 0       |
|    or_ln158_fu_2221_p2   |     |        | or_ln158   | or    | auto      | 0       |
|    shl_ln160_fu_2381_p2  |     |        | shl_ln160  | shl   | auto_pipe | 0       |
|    shl_ln163_fu_2401_p2  |     |        | shl_ln163  | shl   | auto_pipe | 0       |
|    xor_ln148_fu_2235_p2  |     |        | xor_ln148  | xor   | auto      | 0       |
|    or_ln148_fu_2241_p2   |     |        | or_ln148   | or    | auto      | 0       |
|    shl_ln150_fu_2421_p2  |     |        | shl_ln150  | shl   | auto_pipe | 0       |
|    shl_ln153_fu_2441_p2  |     |        | shl_ln153  | shl   | auto_pipe | 0       |
|    xor_ln138_fu_2255_p2  |     |        | xor_ln138  | xor   | auto      | 0       |
|    or_ln138_fu_2261_p2   |     |        | or_ln138   | or    | auto      | 0       |
|    shl_ln140_fu_2461_p2  |     |        | shl_ln140  | shl   | auto_pipe | 0       |
|    shl_ln143_fu_2481_p2  |     |        | shl_ln143  | shl   | auto_pipe | 0       |
|    xor_ln128_fu_2275_p2  |     |        | xor_ln128  | xor   | auto      | 0       |
|    or_ln128_fu_2281_p2   |     |        | or_ln128   | or    | auto      | 0       |
|    shl_ln130_fu_2501_p2  |     |        | shl_ln130  | shl   | auto_pipe | 0       |
|    shl_ln133_fu_2521_p2  |     |        | shl_ln133  | shl   | auto_pipe | 0       |
|    shl_ln125_fu_2541_p2  |     |        | shl_ln125  | shl   | auto_pipe | 0       |
|    shl_ln122_fu_2561_p2  |     |        | shl_ln122  | shl   | auto_pipe | 0       |
|    shl_ln119_fu_2581_p2  |     |        | shl_ln119  | shl   | auto_pipe | 0       |
|    xor_ln108_fu_2295_p2  |     |        | xor_ln108  | xor   | auto      | 0       |
|    or_ln108_fu_2301_p2   |     |        | or_ln108   | or    | auto      | 0       |
|    shl_ln110_fu_2601_p2  |     |        | shl_ln110  | shl   | auto_pipe | 0       |
|    shl_ln114_fu_2621_p2  |     |        | shl_ln114  | shl   | auto_pipe | 0       |
|    shl_ln105_fu_2641_p2  |     |        | shl_ln105  | shl   | auto_pipe | 0       |
|    shl_ln102_fu_2661_p2  |     |        | shl_ln102  | shl   | auto_pipe | 0       |
|    xor_ln91_fu_2315_p2   |     |        | xor_ln91   | xor   | auto      | 0       |
|    or_ln91_fu_2321_p2    |     |        | or_ln91    | or    | auto      | 0       |
|    shl_ln93_fu_2681_p2   |     |        | shl_ln93   | shl   | auto_pipe | 0       |
|    shl_ln97_fu_2701_p2   |     |        | shl_ln97   | shl   | auto_pipe | 0       |
|    xor_ln80_fu_2335_p2   |     |        | xor_ln80   | xor   | auto      | 0       |
|    or_ln80_fu_2341_p2    |     |        | or_ln80    | or    | auto      | 0       |
|    shl_ln82_fu_2721_p2   |     |        | shl_ln82   | shl   | auto_pipe | 0       |
|    shl_ln86_fu_2741_p2   |     |        | shl_ln86   | shl   | auto_pipe | 0       |
|    shl_ln76_fu_2771_p2   |     |        | shl_ln76   | shl   | auto_pipe | 0       |
|    finished_fu_2777_p2   |     |        | finished   | seteq | auto      | 0       |
+--------------------------+-----+--------+------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Type   | Options                     | Location                                                                                                                                |
+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
| INLINE | off                         | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:22 in run_single_head                     |
| RESET  | variable=Q_started          | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:24 in run_single_head, Q_started          |
| RESET  | variable=K_started          | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:26 in run_single_head, K_started          |
| RESET  | variable=V_started          | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:28 in run_single_head, V_started          |
| RESET  | variable=att_scores_started | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:30 in run_single_head, att_scores_started |
| RESET  | variable=val_scale_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32 in run_single_head, val_scale_started  |
| RESET  | variable=softmax_started    | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34 in run_single_head, softmax_started    |
| RESET  | variable=att_value_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:36 in run_single_head, att_value_started  |
| UNROLL |                             | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:197 in drive_group_head_phase             |
+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


