// Seed: 3855916314
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri id_8,
    input uwire id_9,
    output uwire id_10,
    input wire id_11,
    output supply1 id_12,
    output supply1 id_13,
    output supply0 id_14,
    output supply0 id_15,
    output wor id_16,
    input wire id_17,
    input tri0 id_18,
    output wire id_19,
    input wire id_20,
    output wor id_21
);
  assign id_16 = 1;
endmodule
module module_3 (
    output wor   id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    output tri   id_5
);
  module_2 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_3,
      id_2,
      id_3,
      id_4,
      id_4,
      id_1,
      id_3,
      id_5,
      id_3,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_4,
      id_2,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_15 = 0;
endmodule
