<stg><name>AddRoundKey</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statemt, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:3 %n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
entry:4 %mul = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %n_read, i2 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:5 %store_ln448 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln448"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln469 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %j_8 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:1 %icmp_ln469 = icmp_eq  i3 %j_8, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln469"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %add_ln469 = add i3 %j_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln469"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln469 = br i1 %icmp_ln469, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="3">
<![CDATA[
for.inc.split:0 %zext_ln469 = zext i3 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln469"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:3 %add_ln471 = add i6 %zext_ln469, i6 %mul

]]></Node>
<StgValue><ssdm name="add_ln471"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:4 %zext_ln471 = zext i6 %add_ln471

]]></Node>
<StgValue><ssdm name="zext_ln471"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:6 %zext_ln471_3 = zext i6 %add_ln471

]]></Node>
<StgValue><ssdm name="zext_ln471_3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %word_addr = getelementptr i32 %word, i64 0, i64 %zext_ln471

]]></Node>
<StgValue><ssdm name="word_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:8 %add_ln472 = add i8 %zext_ln471_3, i8 120

]]></Node>
<StgValue><ssdm name="add_ln472"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:9 %zext_ln472_1 = zext i8 %add_ln472

]]></Node>
<StgValue><ssdm name="zext_ln472_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %word_addr_13 = getelementptr i32 %word, i64 0, i64 %zext_ln472_1

]]></Node>
<StgValue><ssdm name="word_addr_13"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:17 %word_load = load i9 %word_addr

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="3">
<![CDATA[
for.inc.split:18 %trunc_ln471 = trunc i3 %j_8

]]></Node>
<StgValue><ssdm name="trunc_ln471"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc.split:19 %shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln471, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:20 %zext_ln471_1 = zext i4 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln471_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %statemt_addr = getelementptr i32 %statemt, i64 0, i64 %zext_ln471_1

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:22 %statemt_load = load i5 %statemt_addr

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:25 %word_load_10 = load i9 %word_addr_13

]]></Node>
<StgValue><ssdm name="word_load_10"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:26 %or_ln472 = or i4 %shl_ln, i4 1

]]></Node>
<StgValue><ssdm name="or_ln472"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:27 %zext_ln472 = zext i4 %or_ln472

]]></Node>
<StgValue><ssdm name="zext_ln472"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:28 %statemt_addr_49 = getelementptr i32 %statemt, i64 0, i64 %zext_ln472

]]></Node>
<StgValue><ssdm name="statemt_addr_49"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:29 %statemt_load_41 = load i5 %statemt_addr_49

]]></Node>
<StgValue><ssdm name="statemt_load_41"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:46 %store_ln448 = store i3 %add_ln469, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln448"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
for.end:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="6">
<![CDATA[
for.inc.split:5 %zext_ln471_2 = zext i6 %add_ln471

]]></Node>
<StgValue><ssdm name="zext_ln471_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:11 %add_ln473 = add i9 %zext_ln471_2, i9 240

]]></Node>
<StgValue><ssdm name="add_ln473"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:12 %zext_ln473_1 = zext i9 %add_ln473

]]></Node>
<StgValue><ssdm name="zext_ln473_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %word_addr_14 = getelementptr i32 %word, i64 0, i64 %zext_ln473_1

]]></Node>
<StgValue><ssdm name="word_addr_14"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:14 %add_ln474 = add i9 %zext_ln471_2, i9 360

]]></Node>
<StgValue><ssdm name="add_ln474"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:15 %zext_ln474_1 = zext i9 %add_ln474

]]></Node>
<StgValue><ssdm name="zext_ln474_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %word_addr_15 = getelementptr i32 %word, i64 0, i64 %zext_ln474_1

]]></Node>
<StgValue><ssdm name="word_addr_15"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:17 %word_load = load i9 %word_addr

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:22 %statemt_load = load i5 %statemt_addr

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %xor_ln471 = xor i32 %statemt_load, i32 %word_load

]]></Node>
<StgValue><ssdm name="xor_ln471"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:25 %word_load_10 = load i9 %word_addr_13

]]></Node>
<StgValue><ssdm name="word_load_10"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:29 %statemt_load_41 = load i5 %statemt_addr_49

]]></Node>
<StgValue><ssdm name="statemt_load_41"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:30 %xor_ln472 = xor i32 %statemt_load_41, i32 %word_load_10

]]></Node>
<StgValue><ssdm name="xor_ln472"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:32 %word_load_11 = load i9 %word_addr_14

]]></Node>
<StgValue><ssdm name="word_load_11"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:33 %or_ln473 = or i4 %shl_ln, i4 2

]]></Node>
<StgValue><ssdm name="or_ln473"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:34 %zext_ln473 = zext i4 %or_ln473

]]></Node>
<StgValue><ssdm name="zext_ln473"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %statemt_addr_50 = getelementptr i32 %statemt, i64 0, i64 %zext_ln473

]]></Node>
<StgValue><ssdm name="statemt_addr_50"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:36 %statemt_load_42 = load i5 %statemt_addr_50

]]></Node>
<StgValue><ssdm name="statemt_load_42"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:39 %word_load_12 = load i9 %word_addr_15

]]></Node>
<StgValue><ssdm name="word_load_12"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:40 %or_ln474 = or i4 %shl_ln, i4 3

]]></Node>
<StgValue><ssdm name="or_ln474"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:41 %zext_ln474 = zext i4 %or_ln474

]]></Node>
<StgValue><ssdm name="zext_ln474"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:42 %statemt_addr_51 = getelementptr i32 %statemt, i64 0, i64 %zext_ln474

]]></Node>
<StgValue><ssdm name="statemt_addr_51"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:43 %statemt_load_43 = load i5 %statemt_addr_51

]]></Node>
<StgValue><ssdm name="statemt_load_43"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:24 %store_ln471 = store i32 %xor_ln471, i5 %statemt_addr

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:31 %store_ln472 = store i32 %xor_ln472, i5 %statemt_addr_49

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:32 %word_load_11 = load i9 %word_addr_14

]]></Node>
<StgValue><ssdm name="word_load_11"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:36 %statemt_load_42 = load i5 %statemt_addr_50

]]></Node>
<StgValue><ssdm name="statemt_load_42"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:37 %xor_ln473 = xor i32 %statemt_load_42, i32 %word_load_11

]]></Node>
<StgValue><ssdm name="xor_ln473"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:39 %word_load_12 = load i9 %word_addr_15

]]></Node>
<StgValue><ssdm name="word_load_12"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:43 %statemt_load_43 = load i5 %statemt_addr_51

]]></Node>
<StgValue><ssdm name="statemt_load_43"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:44 %xor_ln474 = xor i32 %statemt_load_43, i32 %word_load_12

]]></Node>
<StgValue><ssdm name="xor_ln474"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln448"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln475 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln475"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:38 %store_ln473 = store i32 %xor_ln473, i5 %statemt_addr_50

]]></Node>
<StgValue><ssdm name="store_ln473"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:45 %store_ln474 = store i32 %xor_ln474, i5 %statemt_addr_51

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:47 %br_ln469 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="statemt" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="statemt"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="82" name="word" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="word"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="StgValue_83" to="j" fromId="83" toId="6">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="87" from="statemt" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="89" from="empty_11" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="94" from="empty" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="97" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="98" from="empty" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="99" from="empty" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="100" from="empty" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="101" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="102" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="104" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="105" from="empty" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="106" from="empty" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="107" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="108" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="109" toId="8">
</dataflow>
<dataflow id="111" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="112" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="113" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="8">
</dataflow>
<dataflow id="114" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="115" from="empty" to="specpipeline_ln0" fromId="93" toId="8">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i4" to="n_read" fromId="116" toId="9">
</dataflow>
<dataflow id="118" from="n" to="n_read" fromId="81" toId="9">
</dataflow>
<dataflow id="120" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="mul" fromId="119" toId="10">
</dataflow>
<dataflow id="121" from="n_read" to="mul" fromId="9" toId="10">
</dataflow>
<dataflow id="123" from="StgValue_122" to="mul" fromId="122" toId="10">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln448" fromId="124" toId="11">
</dataflow>
<dataflow id="126" from="j" to="store_ln448" fromId="6" toId="11">
</dataflow>
<dataflow id="127" from="j" to="j_8" fromId="6" toId="13">
</dataflow>
<dataflow id="128" from="j_8" to="icmp_ln469" fromId="13" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_129" to="icmp_ln469" fromId="129" toId="14">
</dataflow>
<dataflow id="131" from="j_8" to="add_ln469" fromId="13" toId="15">
</dataflow>
<dataflow id="133" from="StgValue_132" to="add_ln469" fromId="132" toId="15">
</dataflow>
<dataflow id="134" from="icmp_ln469" to="br_ln469" fromId="14" toId="16">
</dataflow>
<dataflow id="135" from="j_8" to="zext_ln469" fromId="13" toId="17">
</dataflow>
<dataflow id="136" from="zext_ln469" to="add_ln471" fromId="17" toId="18">
</dataflow>
<dataflow id="137" from="mul" to="add_ln471" fromId="10" toId="18">
</dataflow>
<dataflow id="138" from="add_ln471" to="zext_ln471" fromId="18" toId="19">
</dataflow>
<dataflow id="139" from="add_ln471" to="zext_ln471_3" fromId="18" toId="20">
</dataflow>
<dataflow id="140" from="word" to="word_addr" fromId="82" toId="21">
</dataflow>
<dataflow id="142" from="StgValue_141" to="word_addr" fromId="141" toId="21">
</dataflow>
<dataflow id="143" from="zext_ln471" to="word_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="144" from="zext_ln471_3" to="add_ln472" fromId="20" toId="22">
</dataflow>
<dataflow id="146" from="StgValue_145" to="add_ln472" fromId="145" toId="22">
</dataflow>
<dataflow id="147" from="add_ln472" to="zext_ln472_1" fromId="22" toId="23">
</dataflow>
<dataflow id="148" from="word" to="word_addr_13" fromId="82" toId="24">
</dataflow>
<dataflow id="149" from="StgValue_141" to="word_addr_13" fromId="141" toId="24">
</dataflow>
<dataflow id="150" from="zext_ln472_1" to="word_addr_13" fromId="23" toId="24">
</dataflow>
<dataflow id="151" from="word_addr" to="word_load" fromId="21" toId="25">
</dataflow>
<dataflow id="152" from="j_8" to="trunc_ln471" fromId="13" toId="26">
</dataflow>
<dataflow id="154" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln" fromId="153" toId="27">
</dataflow>
<dataflow id="155" from="trunc_ln471" to="shl_ln" fromId="26" toId="27">
</dataflow>
<dataflow id="156" from="StgValue_122" to="shl_ln" fromId="122" toId="27">
</dataflow>
<dataflow id="157" from="shl_ln" to="zext_ln471_1" fromId="27" toId="28">
</dataflow>
<dataflow id="158" from="statemt" to="statemt_addr" fromId="80" toId="29">
</dataflow>
<dataflow id="159" from="StgValue_141" to="statemt_addr" fromId="141" toId="29">
</dataflow>
<dataflow id="160" from="zext_ln471_1" to="statemt_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="161" from="statemt_addr" to="statemt_load" fromId="29" toId="30">
</dataflow>
<dataflow id="162" from="word_addr_13" to="word_load_10" fromId="24" toId="31">
</dataflow>
<dataflow id="163" from="shl_ln" to="or_ln472" fromId="27" toId="32">
</dataflow>
<dataflow id="165" from="StgValue_164" to="or_ln472" fromId="164" toId="32">
</dataflow>
<dataflow id="166" from="or_ln472" to="zext_ln472" fromId="32" toId="33">
</dataflow>
<dataflow id="167" from="statemt" to="statemt_addr_49" fromId="80" toId="34">
</dataflow>
<dataflow id="168" from="StgValue_141" to="statemt_addr_49" fromId="141" toId="34">
</dataflow>
<dataflow id="169" from="zext_ln472" to="statemt_addr_49" fromId="33" toId="34">
</dataflow>
<dataflow id="170" from="statemt_addr_49" to="statemt_load_41" fromId="34" toId="35">
</dataflow>
<dataflow id="171" from="add_ln469" to="store_ln448" fromId="15" toId="36">
</dataflow>
<dataflow id="172" from="j" to="store_ln448" fromId="6" toId="36">
</dataflow>
<dataflow id="173" from="add_ln471" to="zext_ln471_2" fromId="18" toId="38">
</dataflow>
<dataflow id="174" from="zext_ln471_2" to="add_ln473" fromId="38" toId="39">
</dataflow>
<dataflow id="176" from="StgValue_175" to="add_ln473" fromId="175" toId="39">
</dataflow>
<dataflow id="177" from="add_ln473" to="zext_ln473_1" fromId="39" toId="40">
</dataflow>
<dataflow id="178" from="word" to="word_addr_14" fromId="82" toId="41">
</dataflow>
<dataflow id="179" from="StgValue_141" to="word_addr_14" fromId="141" toId="41">
</dataflow>
<dataflow id="180" from="zext_ln473_1" to="word_addr_14" fromId="40" toId="41">
</dataflow>
<dataflow id="181" from="zext_ln471_2" to="add_ln474" fromId="38" toId="42">
</dataflow>
<dataflow id="183" from="StgValue_182" to="add_ln474" fromId="182" toId="42">
</dataflow>
<dataflow id="184" from="add_ln474" to="zext_ln474_1" fromId="42" toId="43">
</dataflow>
<dataflow id="185" from="word" to="word_addr_15" fromId="82" toId="44">
</dataflow>
<dataflow id="186" from="StgValue_141" to="word_addr_15" fromId="141" toId="44">
</dataflow>
<dataflow id="187" from="zext_ln474_1" to="word_addr_15" fromId="43" toId="44">
</dataflow>
<dataflow id="188" from="word_addr" to="word_load" fromId="21" toId="45">
</dataflow>
<dataflow id="189" from="statemt_addr" to="statemt_load" fromId="29" toId="46">
</dataflow>
<dataflow id="190" from="statemt_load" to="xor_ln471" fromId="46" toId="47">
</dataflow>
<dataflow id="191" from="word_load" to="xor_ln471" fromId="45" toId="47">
</dataflow>
<dataflow id="192" from="word_addr_13" to="word_load_10" fromId="24" toId="48">
</dataflow>
<dataflow id="193" from="statemt_addr_49" to="statemt_load_41" fromId="34" toId="49">
</dataflow>
<dataflow id="194" from="statemt_load_41" to="xor_ln472" fromId="49" toId="50">
</dataflow>
<dataflow id="195" from="word_load_10" to="xor_ln472" fromId="48" toId="50">
</dataflow>
<dataflow id="196" from="word_addr_14" to="word_load_11" fromId="41" toId="51">
</dataflow>
<dataflow id="197" from="shl_ln" to="or_ln473" fromId="27" toId="52">
</dataflow>
<dataflow id="199" from="StgValue_198" to="or_ln473" fromId="198" toId="52">
</dataflow>
<dataflow id="200" from="or_ln473" to="zext_ln473" fromId="52" toId="53">
</dataflow>
<dataflow id="201" from="statemt" to="statemt_addr_50" fromId="80" toId="54">
</dataflow>
<dataflow id="202" from="StgValue_141" to="statemt_addr_50" fromId="141" toId="54">
</dataflow>
<dataflow id="203" from="zext_ln473" to="statemt_addr_50" fromId="53" toId="54">
</dataflow>
<dataflow id="204" from="statemt_addr_50" to="statemt_load_42" fromId="54" toId="55">
</dataflow>
<dataflow id="205" from="word_addr_15" to="word_load_12" fromId="44" toId="56">
</dataflow>
<dataflow id="206" from="shl_ln" to="or_ln474" fromId="27" toId="57">
</dataflow>
<dataflow id="208" from="StgValue_207" to="or_ln474" fromId="207" toId="57">
</dataflow>
<dataflow id="209" from="or_ln474" to="zext_ln474" fromId="57" toId="58">
</dataflow>
<dataflow id="210" from="statemt" to="statemt_addr_51" fromId="80" toId="59">
</dataflow>
<dataflow id="211" from="StgValue_141" to="statemt_addr_51" fromId="141" toId="59">
</dataflow>
<dataflow id="212" from="zext_ln474" to="statemt_addr_51" fromId="58" toId="59">
</dataflow>
<dataflow id="213" from="statemt_addr_51" to="statemt_load_43" fromId="59" toId="60">
</dataflow>
<dataflow id="214" from="xor_ln471" to="store_ln471" fromId="47" toId="61">
</dataflow>
<dataflow id="215" from="statemt_addr" to="store_ln471" fromId="29" toId="61">
</dataflow>
<dataflow id="216" from="xor_ln472" to="store_ln472" fromId="50" toId="62">
</dataflow>
<dataflow id="217" from="statemt_addr_49" to="store_ln472" fromId="34" toId="62">
</dataflow>
<dataflow id="218" from="word_addr_14" to="word_load_11" fromId="41" toId="63">
</dataflow>
<dataflow id="219" from="statemt_addr_50" to="statemt_load_42" fromId="54" toId="64">
</dataflow>
<dataflow id="220" from="statemt_load_42" to="xor_ln473" fromId="64" toId="65">
</dataflow>
<dataflow id="221" from="word_load_11" to="xor_ln473" fromId="63" toId="65">
</dataflow>
<dataflow id="222" from="word_addr_15" to="word_load_12" fromId="44" toId="66">
</dataflow>
<dataflow id="223" from="statemt_addr_51" to="statemt_load_43" fromId="59" toId="67">
</dataflow>
<dataflow id="224" from="statemt_load_43" to="xor_ln474" fromId="67" toId="68">
</dataflow>
<dataflow id="225" from="word_load_12" to="xor_ln474" fromId="66" toId="68">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln448" fromId="226" toId="69">
</dataflow>
<dataflow id="229" from="StgValue_228" to="speclooptripcount_ln448" fromId="228" toId="69">
</dataflow>
<dataflow id="230" from="StgValue_228" to="speclooptripcount_ln448" fromId="228" toId="69">
</dataflow>
<dataflow id="231" from="StgValue_228" to="speclooptripcount_ln448" fromId="228" toId="69">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecLoopName" to="specloopname_ln475" fromId="232" toId="70">
</dataflow>
<dataflow id="235" from="empty_5" to="specloopname_ln475" fromId="234" toId="70">
</dataflow>
<dataflow id="236" from="xor_ln473" to="store_ln473" fromId="65" toId="71">
</dataflow>
<dataflow id="237" from="statemt_addr_50" to="store_ln473" fromId="54" toId="71">
</dataflow>
<dataflow id="238" from="xor_ln474" to="store_ln474" fromId="68" toId="72">
</dataflow>
<dataflow id="239" from="statemt_addr_51" to="store_ln474" fromId="59" toId="72">
</dataflow>
<dataflow id="240" from="icmp_ln469" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
