// Seed: 648801513
module module_0 ();
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input wor id_2,
    input logic id_3,
    input logic id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output logic id_8,
    input wand id_9,
    input wand id_10,
    output wor id_11,
    input tri0 id_12,
    output logic id_13,
    output uwire id_14,
    output logic id_15
);
  initial begin
    wait (id_7) begin
      if (1) id_0 = id_3;
      else begin
        id_0  <= 1;
        id_15 <= 1'b0;
      end
    end
    id_13 <= 1;
    id_13 <= id_4;
    id_0 = 1;
    id_8 <= id_3;
  end
  module_0();
endmodule
