<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>my_design</design>
	<target_verilog>/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/my_design.vm</target_verilog>
</SynplifyOutput>
