0.7
2020.2
May 22 2024
19:03:11
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Display/Display_sim.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Display/HDL/DISPLAY.v,1729153191,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Display/HDL/DISPLAY_SIM.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Display/HDL/common_macro.vh,DISPLAY,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Display/HDL/DISPLAY_SIM.v,1729152872,verilog,,,,DISPLAY_SIM,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Display/HDL/common_macro.vh,1728376805,verilog,,,,,,,,,,,,
