{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510407175376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510407175376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 14:32:54 2017 " "Processing started: Sat Nov 11 14:32:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510407175376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510407175376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_watch -c DE1_watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_watch -c DE1_watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510407175376 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510407176827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HW_Design_For_TheWatch-rtl " "Found design unit 1: HW_Design_For_TheWatch-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178886 ""} { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch " "Found entity 1: HW_Design_For_TheWatch" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178917 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178917 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178933 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178949 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178949 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_width_adapter-rtl " "Found design unit 1: hw_design_for_thewatch_width_adapter-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178964 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_width_adapter " "Found entity 1: hw_design_for_thewatch_width_adapter" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_width_adapter_001-rtl " "Found design unit 1: hw_design_for_thewatch_width_adapter_001-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter_001.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178980 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_width_adapter_001 " "Found entity 1: hw_design_for_thewatch_width_adapter_001" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter_001.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_cpu_instruction_master_translator-rtl " "Found design unit 1: hw_design_for_thewatch_cpu_instruction_master_translator-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178980 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_cpu_instruction_master_translator " "Found entity 1: hw_design_for_thewatch_cpu_instruction_master_translator" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_cpu_data_master_translator-rtl " "Found design unit 1: hw_design_for_thewatch_cpu_data_master_translator-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178995 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_cpu_data_master_translator " "Found entity 1: hw_design_for_thewatch_cpu_data_master_translator" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: hw_design_for_thewatch_cpu_jtag_debug_module_translator-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178995 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_cpu_jtag_debug_module_translator " "Found entity 1: hw_design_for_thewatch_cpu_jtag_debug_module_translator" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407178995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407178995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_sdram_s1_translator-rtl " "Found design unit 1: hw_design_for_thewatch_sdram_s1_translator-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179011 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_sdram_s1_translator " "Found entity 1: hw_design_for_thewatch_sdram_s1_translator" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_sysid_control_slave_translator-rtl " "Found design unit 1: hw_design_for_thewatch_sysid_control_slave_translator-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179011 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_sysid_control_slave_translator " "Found entity 1: hw_design_for_thewatch_sysid_control_slave_translator" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179027 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_key_avalon_parallel_port_slave_translator-rtl " "Found design unit 1: hw_design_for_thewatch_key_avalon_parallel_port_slave_translator-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179058 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_key_avalon_parallel_port_slave_translator " "Found entity 1: hw_design_for_thewatch_key_avalon_parallel_port_slave_translator" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_design_for_thewatch_timer_ms_s1_translator-rtl " "Found design unit 1: hw_design_for_thewatch_timer_ms_s1_translator-rtl" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179073 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_design_for_thewatch_timer_ms_s1_translator " "Found entity 1: hw_design_for_thewatch_timer_ms_s1_translator" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_irq_mapper " "Found entity 1: HW_Design_For_TheWatch_irq_mapper" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_irq_mapper.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179167 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_rsp_xbar_mux_001 " "Found entity 1: HW_Design_For_TheWatch_rsp_xbar_mux_001" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_rsp_xbar_mux " "Found entity 1: HW_Design_For_TheWatch_rsp_xbar_mux" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_mux.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_rsp_xbar_demux_002 " "Found entity 1: HW_Design_For_TheWatch_rsp_xbar_demux_002" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_demux_002.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_cmd_xbar_mux " "Found entity 1: HW_Design_For_TheWatch_cmd_xbar_mux" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_cmd_xbar_mux.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_cmd_xbar_demux_001 " "Found entity 1: HW_Design_For_TheWatch_cmd_xbar_demux_001" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_cmd_xbar_demux " "Found entity 1: HW_Design_For_TheWatch_cmd_xbar_demux" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_cmd_xbar_demux.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179323 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179323 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179323 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179323 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179323 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179323 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HW_Design_For_TheWatch_id_router_002.sv(48) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HW_Design_For_TheWatch_id_router_002.sv(49) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_id_router_002_default_decode " "Found entity 1: HW_Design_For_TheWatch_id_router_002_default_decode" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179339 ""} { "Info" "ISGN_ENTITY_NAME" "2 HW_Design_For_TheWatch_id_router_002 " "Found entity 2: HW_Design_For_TheWatch_id_router_002" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HW_Design_For_TheWatch_id_router_001.sv(48) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HW_Design_For_TheWatch_id_router_001.sv(49) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_id_router_001_default_decode " "Found entity 1: HW_Design_For_TheWatch_id_router_001_default_decode" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179354 ""} { "Info" "ISGN_ENTITY_NAME" "2 HW_Design_For_TheWatch_id_router_001 " "Found entity 2: HW_Design_For_TheWatch_id_router_001" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HW_Design_For_TheWatch_id_router.sv(48) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HW_Design_For_TheWatch_id_router.sv(49) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_id_router_default_decode " "Found entity 1: HW_Design_For_TheWatch_id_router_default_decode" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179370 ""} { "Info" "ISGN_ENTITY_NAME" "2 HW_Design_For_TheWatch_id_router " "Found entity 2: HW_Design_For_TheWatch_id_router" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HW_Design_For_TheWatch_addr_router_001.sv(48) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HW_Design_For_TheWatch_addr_router_001.sv(49) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_addr_router_001_default_decode " "Found entity 1: HW_Design_For_TheWatch_addr_router_001_default_decode" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179385 ""} { "Info" "ISGN_ENTITY_NAME" "2 HW_Design_For_TheWatch_addr_router_001 " "Found entity 2: HW_Design_For_TheWatch_addr_router_001" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HW_Design_For_TheWatch_addr_router.sv(48) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HW_Design_For_TheWatch_addr_router.sv(49) " "Verilog HDL Declaration information at HW_Design_For_TheWatch_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510407179417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_addr_router_default_decode " "Found entity 1: HW_Design_For_TheWatch_addr_router_default_decode" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179417 ""} { "Info" "ISGN_ENTITY_NAME" "2 HW_Design_For_TheWatch_addr_router " "Found entity 2: HW_Design_For_TheWatch_addr_router" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_timer_ms.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_timer_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_timer_ms " "Found entity 1: HW_Design_For_TheWatch_timer_ms" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_timer_ms.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_timer_ms.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_HEX " "Found entity 1: HW_Design_For_TheWatch_HEX" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_HEX.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_HEX.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_LEDR " "Found entity 1: HW_Design_For_TheWatch_LEDR" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_LEDR.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_LEDR.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_LEDG " "Found entity 1: HW_Design_For_TheWatch_LEDG" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_LEDG.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_LEDG.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_SW " "Found entity 1: HW_Design_For_TheWatch_SW" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SW.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SW.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_key.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_KEY " "Found entity 1: HW_Design_For_TheWatch_KEY" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_KEY.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_KEY.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_JTAG_UART_sim_scfifo_w " "Found entity 1: HW_Design_For_TheWatch_JTAG_UART_sim_scfifo_w" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179588 ""} { "Info" "ISGN_ENTITY_NAME" "2 HW_Design_For_TheWatch_JTAG_UART_scfifo_w " "Found entity 2: HW_Design_For_TheWatch_JTAG_UART_scfifo_w" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179588 ""} { "Info" "ISGN_ENTITY_NAME" "3 HW_Design_For_TheWatch_JTAG_UART_sim_scfifo_r " "Found entity 3: HW_Design_For_TheWatch_JTAG_UART_sim_scfifo_r" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179588 ""} { "Info" "ISGN_ENTITY_NAME" "4 HW_Design_For_TheWatch_JTAG_UART_scfifo_r " "Found entity 4: HW_Design_For_TheWatch_JTAG_UART_scfifo_r" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179588 ""} { "Info" "ISGN_ENTITY_NAME" "5 HW_Design_For_TheWatch_JTAG_UART " "Found entity 5: HW_Design_For_TheWatch_JTAG_UART" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_sysid " "Found entity 1: HW_Design_For_TheWatch_sysid" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_sysid.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_SDRAM_input_efifo_module " "Found entity 1: HW_Design_For_TheWatch_SDRAM_input_efifo_module" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179619 ""} { "Info" "ISGN_ENTITY_NAME" "2 HW_Design_For_TheWatch_SDRAM " "Found entity 2: HW_Design_For_TheWatch_SDRAM" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_CPU_register_bank_a_module " "Found entity 1: HW_Design_For_TheWatch_CPU_register_bank_a_module" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "2 HW_Design_For_TheWatch_CPU_register_bank_b_module " "Found entity 2: HW_Design_For_TheWatch_CPU_register_bank_b_module" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "3 HW_Design_For_TheWatch_CPU_nios2_oci_debug " "Found entity 3: HW_Design_For_TheWatch_CPU_nios2_oci_debug" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "4 HW_Design_For_TheWatch_CPU_ociram_sp_ram_module " "Found entity 4: HW_Design_For_TheWatch_CPU_ociram_sp_ram_module" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "5 HW_Design_For_TheWatch_CPU_nios2_ocimem " "Found entity 5: HW_Design_For_TheWatch_CPU_nios2_ocimem" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "6 HW_Design_For_TheWatch_CPU_nios2_avalon_reg " "Found entity 6: HW_Design_For_TheWatch_CPU_nios2_avalon_reg" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "7 HW_Design_For_TheWatch_CPU_nios2_oci_break " "Found entity 7: HW_Design_For_TheWatch_CPU_nios2_oci_break" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "8 HW_Design_For_TheWatch_CPU_nios2_oci_xbrk " "Found entity 8: HW_Design_For_TheWatch_CPU_nios2_oci_xbrk" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "9 HW_Design_For_TheWatch_CPU_nios2_oci_dbrk " "Found entity 9: HW_Design_For_TheWatch_CPU_nios2_oci_dbrk" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "10 HW_Design_For_TheWatch_CPU_nios2_oci_itrace " "Found entity 10: HW_Design_For_TheWatch_CPU_nios2_oci_itrace" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "11 HW_Design_For_TheWatch_CPU_nios2_oci_td_mode " "Found entity 11: HW_Design_For_TheWatch_CPU_nios2_oci_td_mode" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "12 HW_Design_For_TheWatch_CPU_nios2_oci_dtrace " "Found entity 12: HW_Design_For_TheWatch_CPU_nios2_oci_dtrace" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "13 HW_Design_For_TheWatch_CPU_nios2_oci_compute_tm_count " "Found entity 13: HW_Design_For_TheWatch_CPU_nios2_oci_compute_tm_count" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "14 HW_Design_For_TheWatch_CPU_nios2_oci_fifowp_inc " "Found entity 14: HW_Design_For_TheWatch_CPU_nios2_oci_fifowp_inc" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "15 HW_Design_For_TheWatch_CPU_nios2_oci_fifocount_inc " "Found entity 15: HW_Design_For_TheWatch_CPU_nios2_oci_fifocount_inc" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "16 HW_Design_For_TheWatch_CPU_nios2_oci_fifo " "Found entity 16: HW_Design_For_TheWatch_CPU_nios2_oci_fifo" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "17 HW_Design_For_TheWatch_CPU_nios2_oci_pib " "Found entity 17: HW_Design_For_TheWatch_CPU_nios2_oci_pib" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "18 HW_Design_For_TheWatch_CPU_nios2_oci_im " "Found entity 18: HW_Design_For_TheWatch_CPU_nios2_oci_im" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "19 HW_Design_For_TheWatch_CPU_nios2_performance_monitors " "Found entity 19: HW_Design_For_TheWatch_CPU_nios2_performance_monitors" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "20 HW_Design_For_TheWatch_CPU_nios2_oci " "Found entity 20: HW_Design_For_TheWatch_CPU_nios2_oci" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""} { "Info" "ISGN_ENTITY_NAME" "21 HW_Design_For_TheWatch_CPU " "Found entity 21: HW_Design_For_TheWatch_CPU" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk " "Found entity 1: HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_CPU_jtag_debug_module_tck " "Found entity 1: HW_Design_For_TheWatch_CPU_jtag_debug_module_tck" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_tck.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper " "Found entity 1: HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_CPU_oci_test_bench " "Found entity 1: HW_Design_For_TheWatch_CPU_oci_test_bench" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_oci_test_bench.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_CPU_test_bench " "Found entity 1: HW_Design_For_TheWatch_CPU_test_bench" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_test_bench.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_design_for_thewatch/synthesis/submodules/hw_design_for_thewatch_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_Design_For_TheWatch_PLL " "Found entity 1: HW_Design_For_TheWatch_PLL" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_watch-sys " "Found design unit 1: DE1_watch-sys" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179775 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_watch " "Found entity 1: DE1_watch" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407179775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407179775 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HW_Design_For_TheWatch_SDRAM.v(316) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510407179900 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HW_Design_For_TheWatch_SDRAM.v(326) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510407179900 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HW_Design_For_TheWatch_SDRAM.v(336) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510407179900 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HW_Design_For_TheWatch_SDRAM.v(680) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510407179900 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HW_Design_For_TheWatch_CPU.v(1567) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_CPU.v(1567): conditional expression evaluates to a constant" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510407179916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HW_Design_For_TheWatch_CPU.v(1569) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_CPU.v(1569): conditional expression evaluates to a constant" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510407179916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HW_Design_For_TheWatch_CPU.v(1725) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_CPU.v(1725): conditional expression evaluates to a constant" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510407179916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HW_Design_For_TheWatch_CPU.v(2553) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_CPU.v(2553): conditional expression evaluates to a constant" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510407179931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_watch " "Elaborating entity \"DE1_watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510407180696 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET DE1_watch.vhd(52) " "VHDL Signal Declaration warning at DE1_watch.vhd(52): used implicit default value for signal \"TD_RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR DE1_watch.vhd(63) " "VHDL Signal Declaration warning at DE1_watch.vhd(63): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N DE1_watch.vhd(64) " "VHDL Signal Declaration warning at DE1_watch.vhd(64): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N DE1_watch.vhd(65) " "VHDL Signal Declaration warning at DE1_watch.vhd(65): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N DE1_watch.vhd(66) " "VHDL Signal Declaration warning at DE1_watch.vhd(66): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N DE1_watch.vhd(67) " "VHDL Signal Declaration warning at DE1_watch.vhd(67): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N DE1_watch.vhd(68) " "VHDL Signal Declaration warning at DE1_watch.vhd(68): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD DE1_watch.vhd(71) " "VHDL Signal Declaration warning at DE1_watch.vhd(71): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK DE1_watch.vhd(87) " "VHDL Signal Declaration warning at DE1_watch.vhd(87): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT DE1_watch.vhd(88) " "VHDL Signal Declaration warning at DE1_watch.vhd(88): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK DE1_watch.vhd(91) " "VHDL Signal Declaration warning at DE1_watch.vhd(91): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE1_watch.vhd(92) " "VHDL Signal Declaration warning at DE1_watch.vhd(92): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE1_watch.vhd(93) " "VHDL Signal Declaration warning at DE1_watch.vhd(93): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE1_watch.vhd(94) " "VHDL Signal Declaration warning at DE1_watch.vhd(94): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE1_watch.vhd(95) " "VHDL Signal Declaration warning at DE1_watch.vhd(95): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE1_watch.vhd(96) " "VHDL Signal Declaration warning at DE1_watch.vhd(96): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK DE1_watch.vhd(97) " "VHDL Signal Declaration warning at DE1_watch.vhd(97): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407180696 "|DE1_watch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch HW_Design_For_TheWatch:u0 " "Elaborating entity \"HW_Design_For_TheWatch\" for hierarchy \"HW_Design_For_TheWatch:u0\"" {  } { { "DE1_watch.vhd" "u0" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407180758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_PLL HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_PLL:pll " "Elaborating entity \"HW_Design_For_TheWatch_PLL\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_PLL:pll\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "pll" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407180945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK HW_Design_For_TheWatch_PLL.v(97) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_PLL.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510407180977 "|DE1_watch|HW_Design_For_TheWatch:u0|HW_Design_For_TheWatch_PLL:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_PLL:pll\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_PLL:pll\|altpll:DE_Clock_Generator_System\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" "DE_Clock_Generator_System" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_PLL:pll\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_PLL:pll\|altpll:DE_Clock_Generator_System\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_PLL:pll\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_PLL:pll\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181304 ""}  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510407181304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu " "Elaborating entity \"HW_Design_For_TheWatch_CPU\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cpu" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_test_bench HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_test_bench:the_HW_Design_For_TheWatch_CPU_test_bench " "Elaborating entity \"HW_Design_For_TheWatch_CPU_test_bench\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_test_bench:the_HW_Design_For_TheWatch_CPU_test_bench\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_test_bench" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_register_bank_a_module HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a " "Elaborating entity \"HW_Design_For_TheWatch_CPU_register_bank_a_module\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "HW_Design_For_TheWatch_CPU_register_bank_a" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_altsyncram" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HW_Design_For_TheWatch_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"HW_Design_For_TheWatch_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181616 ""}  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510407181616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ih1 " "Found entity 1: altsyncram_4ih1" {  } { { "db/altsyncram_4ih1.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/altsyncram_4ih1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407181866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407181866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ih1 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4ih1:auto_generated " "Elaborating entity \"altsyncram_4ih1\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_a_module:HW_Design_For_TheWatch_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4ih1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407181866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_register_bank_b_module HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b " "Elaborating entity \"HW_Design_For_TheWatch_CPU_register_bank_b_module\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "HW_Design_For_TheWatch_CPU_register_bank_b" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_altsyncram" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407182115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HW_Design_For_TheWatch_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"HW_Design_For_TheWatch_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182131 ""}  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510407182131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ih1 " "Found entity 1: altsyncram_5ih1" {  } { { "db/altsyncram_5ih1.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/altsyncram_5ih1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407182318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407182318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ih1 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5ih1:auto_generated " "Elaborating entity \"altsyncram_5ih1\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_register_bank_b_module:HW_Design_For_TheWatch_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5ih1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_debug HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_debug:the_HW_Design_For_TheWatch_CPU_nios2_oci_debug " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_debug\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_debug:the_HW_Design_For_TheWatch_CPU_nios2_oci_debug\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci_debug" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_debug:the_HW_Design_For_TheWatch_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_debug:the_HW_Design_For_TheWatch_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_altera_std_synchronizer" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_debug:the_HW_Design_For_TheWatch_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_debug:the_HW_Design_For_TheWatch_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407182755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_debug:the_HW_Design_For_TheWatch_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_debug:the_HW_Design_For_TheWatch_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182771 ""}  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510407182771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_ocimem HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_ocimem\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_ocimem" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_ociram_sp_ram_module HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram " "Elaborating entity \"HW_Design_For_TheWatch_CPU_ociram_sp_ram_module\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "HW_Design_For_TheWatch_CPU_ociram_sp_ram" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_altsyncram" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HW_Design_For_TheWatch_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"HW_Design_For_TheWatch_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407182864 ""}  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510407182864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8v81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8v81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8v81 " "Found entity 1: altsyncram_8v81" {  } { { "db/altsyncram_8v81.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/altsyncram_8v81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407183129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407183129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8v81 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8v81:auto_generated " "Elaborating entity \"altsyncram_8v81\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_ocimem:the_HW_Design_For_TheWatch_CPU_nios2_ocimem\|HW_Design_For_TheWatch_CPU_ociram_sp_ram_module:HW_Design_For_TheWatch_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8v81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_avalon_reg HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_avalon_reg:the_HW_Design_For_TheWatch_CPU_nios2_avalon_reg " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_avalon_reg\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_avalon_reg:the_HW_Design_For_TheWatch_CPU_nios2_avalon_reg\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_avalon_reg" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_break HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_break:the_HW_Design_For_TheWatch_CPU_nios2_oci_break " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_break\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_break:the_HW_Design_For_TheWatch_CPU_nios2_oci_break\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci_break" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_xbrk HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_xbrk:the_HW_Design_For_TheWatch_CPU_nios2_oci_xbrk " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_xbrk\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_xbrk:the_HW_Design_For_TheWatch_CPU_nios2_oci_xbrk\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci_xbrk" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_dbrk HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_dbrk:the_HW_Design_For_TheWatch_CPU_nios2_oci_dbrk " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_dbrk\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_dbrk:the_HW_Design_For_TheWatch_CPU_nios2_oci_dbrk\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci_dbrk" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_itrace HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_itrace:the_HW_Design_For_TheWatch_CPU_nios2_oci_itrace " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_itrace\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_itrace:the_HW_Design_For_TheWatch_CPU_nios2_oci_itrace\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci_itrace" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_dtrace HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_dtrace:the_HW_Design_For_TheWatch_CPU_nios2_oci_dtrace " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_dtrace\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_dtrace:the_HW_Design_For_TheWatch_CPU_nios2_oci_dtrace\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci_dtrace" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_td_mode HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_dtrace:the_HW_Design_For_TheWatch_CPU_nios2_oci_dtrace\|HW_Design_For_TheWatch_CPU_nios2_oci_td_mode:HW_Design_For_TheWatch_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_td_mode\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_dtrace:the_HW_Design_For_TheWatch_CPU_nios2_oci_dtrace\|HW_Design_For_TheWatch_CPU_nios2_oci_td_mode:HW_Design_For_TheWatch_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "HW_Design_For_TheWatch_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_fifo HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_fifo\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_compute_tm_count HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo\|HW_Design_For_TheWatch_CPU_nios2_oci_compute_tm_count:HW_Design_For_TheWatch_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_compute_tm_count\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo\|HW_Design_For_TheWatch_CPU_nios2_oci_compute_tm_count:HW_Design_For_TheWatch_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "HW_Design_For_TheWatch_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_fifowp_inc HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo\|HW_Design_For_TheWatch_CPU_nios2_oci_fifowp_inc:HW_Design_For_TheWatch_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_fifowp_inc\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo\|HW_Design_For_TheWatch_CPU_nios2_oci_fifowp_inc:HW_Design_For_TheWatch_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "HW_Design_For_TheWatch_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_fifocount_inc HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo\|HW_Design_For_TheWatch_CPU_nios2_oci_fifocount_inc:HW_Design_For_TheWatch_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_fifocount_inc\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo\|HW_Design_For_TheWatch_CPU_nios2_oci_fifocount_inc:HW_Design_For_TheWatch_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "HW_Design_For_TheWatch_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_oci_test_bench HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo\|HW_Design_For_TheWatch_CPU_oci_test_bench:the_HW_Design_For_TheWatch_CPU_oci_test_bench " "Elaborating entity \"HW_Design_For_TheWatch_CPU_oci_test_bench\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_fifo:the_HW_Design_For_TheWatch_CPU_nios2_oci_fifo\|HW_Design_For_TheWatch_CPU_oci_test_bench:the_HW_Design_For_TheWatch_CPU_oci_test_bench\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_oci_test_bench" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_pib HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_pib:the_HW_Design_For_TheWatch_CPU_nios2_oci_pib " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_pib\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_pib:the_HW_Design_For_TheWatch_CPU_nios2_oci_pib\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci_pib" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_nios2_oci_im HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_im:the_HW_Design_For_TheWatch_CPU_nios2_oci_im " "Elaborating entity \"HW_Design_For_TheWatch_CPU_nios2_oci_im\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_nios2_oci_im:the_HW_Design_For_TheWatch_CPU_nios2_oci_im\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_nios2_oci_im" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper " "Elaborating entity \"HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_jtag_debug_module_tck HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|HW_Design_For_TheWatch_CPU_jtag_debug_module_tck:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_tck " "Elaborating entity \"HW_Design_For_TheWatch_CPU_jtag_debug_module_tck\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|HW_Design_For_TheWatch_CPU_jtag_debug_module_tck:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_tck\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" "the_HW_Design_For_TheWatch_CPU_jtag_debug_module_tck" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk " "Elaborating entity \"HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" "the_HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" "HW_Design_For_TheWatch_CPU_jtag_debug_module_phy" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy " "Instantiated megafunction \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""}  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510407183831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_CPU:cpu\|HW_Design_For_TheWatch_CPU_nios2_oci:the_HW_Design_For_TheWatch_CPU_nios2_oci\|HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper:the_HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HW_Design_For_TheWatch_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_SDRAM HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_SDRAM:sdram " "Elaborating entity \"HW_Design_For_TheWatch_SDRAM\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_SDRAM:sdram\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "sdram" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_SDRAM_input_efifo_module HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_SDRAM:sdram\|HW_Design_For_TheWatch_SDRAM_input_efifo_module:the_HW_Design_For_TheWatch_SDRAM_input_efifo_module " "Elaborating entity \"HW_Design_For_TheWatch_SDRAM_input_efifo_module\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_SDRAM:sdram\|HW_Design_For_TheWatch_SDRAM_input_efifo_module:the_HW_Design_For_TheWatch_SDRAM_input_efifo_module\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "the_HW_Design_For_TheWatch_SDRAM_input_efifo_module" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_sysid HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_sysid:sysid " "Elaborating entity \"HW_Design_For_TheWatch_sysid\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_sysid:sysid\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "sysid" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_JTAG_UART HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart " "Elaborating entity \"HW_Design_For_TheWatch_JTAG_UART\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "jtag_uart" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_JTAG_UART_scfifo_w HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w " "Elaborating entity \"HW_Design_For_TheWatch_JTAG_UART_scfifo_w\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407183956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "wfifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184175 ""}  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510407184175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407184393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407184393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407184440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407184440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407184487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407184487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407184752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407184752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407184767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407185048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407185048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407185048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407185251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407185251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407185267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510407185516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510407185516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_w:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407185516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_JTAG_UART_scfifo_r HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_r:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_r " "Elaborating entity \"HW_Design_For_TheWatch_JTAG_UART_scfifo_r\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|HW_Design_For_TheWatch_JTAG_UART_scfifo_r:the_HW_Design_For_TheWatch_JTAG_UART_scfifo_r\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "the_HW_Design_For_TheWatch_JTAG_UART_scfifo_r" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407185563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|alt_jtag_atlantic:HW_Design_For_TheWatch_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|alt_jtag_atlantic:HW_Design_For_TheWatch_JTAG_UART_alt_jtag_atlantic\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "HW_Design_For_TheWatch_JTAG_UART_alt_jtag_atlantic" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407185891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|alt_jtag_atlantic:HW_Design_For_TheWatch_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|alt_jtag_atlantic:HW_Design_For_TheWatch_JTAG_UART_alt_jtag_atlantic\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407185969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|alt_jtag_atlantic:HW_Design_For_TheWatch_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_JTAG_UART:jtag_uart\|alt_jtag_atlantic:HW_Design_For_TheWatch_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407185969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407185969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407185969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407185969 ""}  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510407185969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_KEY HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_KEY:key " "Elaborating entity \"HW_Design_For_TheWatch_KEY\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_KEY:key\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "key" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data HW_Design_For_TheWatch_KEY.v(113) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_KEY.v(113): object \"data\" assigned a value but never read" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_KEY.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_KEY.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510407186015 "|DE1_watch|HW_Design_For_TheWatch:u0|HW_Design_For_TheWatch_KEY:key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_SW HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_SW:sw " "Elaborating entity \"HW_Design_For_TheWatch_SW\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_SW:sw\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "sw" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186031 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data HW_Design_For_TheWatch_SW.v(110) " "Verilog HDL or VHDL warning at HW_Design_For_TheWatch_SW.v(110): object \"data\" assigned a value but never read" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SW.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SW.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510407186047 "|DE1_watch|HW_Design_For_TheWatch:u0|HW_Design_For_TheWatch_SW:sw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_LEDG HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_LEDG:ledg " "Elaborating entity \"HW_Design_For_TheWatch_LEDG\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_LEDG:ledg\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "ledg" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_LEDR HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_LEDR:ledr " "Elaborating entity \"HW_Design_For_TheWatch_LEDR\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_LEDR:ledr\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "ledr" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_HEX HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_HEX:hex " "Elaborating entity \"HW_Design_For_TheWatch_HEX\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_HEX:hex\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "hex" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_timer_ms HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_timer_ms:timer_ms " "Elaborating entity \"HW_Design_For_TheWatch_timer_ms\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_timer_ms:timer_ms\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "timer_ms" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_cpu_instruction_master_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"hw_design_for_thewatch_cpu_instruction_master_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cpu_instruction_master_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186140 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid hw_design_for_thewatch_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186156 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response hw_design_for_thewatch_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186156 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid hw_design_for_thewatch_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186156 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken hw_design_for_thewatch_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186156 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest hw_design_for_thewatch_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186156 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_cpu_data_master_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"hw_design_for_thewatch_cpu_data_master_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cpu_data_master_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186203 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid hw_design_for_thewatch_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186203 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response hw_design_for_thewatch_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186203 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid hw_design_for_thewatch_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186203 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken hw_design_for_thewatch_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186203 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest hw_design_for_thewatch_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186203 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_cpu_jtag_debug_module_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"hw_design_for_thewatch_cpu_jtag_debug_module_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cpu_jtag_debug_module_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186234 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186234 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186234 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186234 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186234 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186234 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186234 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186234 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186249 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186249 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186249 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186249 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_sdram_s1_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"hw_design_for_thewatch_sdram_s1_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "sdram_s1_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186281 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hw_design_for_thewatch_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hw_design_for_thewatch_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hw_design_for_thewatch_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hw_design_for_thewatch_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hw_design_for_thewatch_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hw_design_for_thewatch_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hw_design_for_thewatch_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hw_design_for_thewatch_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hw_design_for_thewatch_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hw_design_for_thewatch_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hw_design_for_thewatch_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186296 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_sysid_control_slave_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"hw_design_for_thewatch_sysid_control_slave_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "sysid_control_slave_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186312 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hw_design_for_thewatch_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hw_design_for_thewatch_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hw_design_for_thewatch_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hw_design_for_thewatch_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect hw_design_for_thewatch_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hw_design_for_thewatch_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hw_design_for_thewatch_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hw_design_for_thewatch_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hw_design_for_thewatch_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read hw_design_for_thewatch_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write hw_design_for_thewatch_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hw_design_for_thewatch_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata hw_design_for_thewatch_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hw_design_for_thewatch_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hw_design_for_thewatch_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hw_design_for_thewatch_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186327 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186359 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186374 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_key_avalon_parallel_port_slave_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator " "Elaborating entity \"hw_design_for_thewatch_key_avalon_parallel_port_slave_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "key_avalon_parallel_port_slave_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186405 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(58) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(59) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(60) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(61) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(62) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(63) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(64) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(68) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(69) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(72) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(74) " "VHDL Signal Declaration warning at hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186405 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator\|altera_merlin_slave_translator:key_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator\|altera_merlin_slave_translator:key_avalon_parallel_port_slave_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" "key_avalon_parallel_port_slave_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_timer_ms_s1_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator " "Elaborating entity \"hw_design_for_thewatch_timer_ms_s1_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "timer_ms_s1_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 3276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186530 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hw_design_for_thewatch_timer_ms_s1_translator.vhd(56) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hw_design_for_thewatch_timer_ms_s1_translator.vhd(57) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hw_design_for_thewatch_timer_ms_s1_translator.vhd(58) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hw_design_for_thewatch_timer_ms_s1_translator.vhd(59) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hw_design_for_thewatch_timer_ms_s1_translator.vhd(60) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hw_design_for_thewatch_timer_ms_s1_translator.vhd(61) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hw_design_for_thewatch_timer_ms_s1_translator.vhd(62) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hw_design_for_thewatch_timer_ms_s1_translator.vhd(63) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read hw_design_for_thewatch_timer_ms_s1_translator.vhd(64) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hw_design_for_thewatch_timer_ms_s1_translator.vhd(68) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hw_design_for_thewatch_timer_ms_s1_translator.vhd(69) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hw_design_for_thewatch_timer_ms_s1_translator.vhd(72) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hw_design_for_thewatch_timer_ms_s1_translator.vhd(74) " "VHDL Signal Declaration warning at hw_design_for_thewatch_timer_ms_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186530 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator\|altera_merlin_slave_translator:timer_ms_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_timer_ms_s1_translator:timer_ms_s1_translator\|altera_merlin_slave_translator:timer_ms_s1_translator\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" "timer_ms_s1_translator" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_timer_ms_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HW_Design_For_TheWatch:u0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HW_Design_For_TheWatch:u0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 3344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HW_Design_For_TheWatch:u0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HW_Design_For_TheWatch:u0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 3426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 3508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186795 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186842 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 3591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186967 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186967 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186967 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186967 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186967 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186967 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407186967 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407186983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 3634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187014 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187061 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 3717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187123 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187123 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187123 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187123 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187123 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187123 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187123 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187185 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187201 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187201 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187201 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187201 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187201 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187201 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187201 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510407187201 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_addr_router HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_addr_router:addr_router " "Elaborating entity \"HW_Design_For_TheWatch_addr_router\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_addr_router:addr_router\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "addr_router" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 4811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_addr_router_default_decode HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_addr_router:addr_router\|HW_Design_For_TheWatch_addr_router_default_decode:the_default_decode " "Elaborating entity \"HW_Design_For_TheWatch_addr_router_default_decode\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_addr_router:addr_router\|HW_Design_For_TheWatch_addr_router_default_decode:the_default_decode\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" "the_default_decode" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_addr_router_001 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_addr_router_001:addr_router_001 " "Elaborating entity \"HW_Design_For_TheWatch_addr_router_001\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_addr_router_001:addr_router_001\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "addr_router_001" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 4828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_addr_router_001_default_decode HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_addr_router_001:addr_router_001\|HW_Design_For_TheWatch_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"HW_Design_For_TheWatch_addr_router_001_default_decode\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_addr_router_001:addr_router_001\|HW_Design_For_TheWatch_addr_router_001_default_decode:the_default_decode\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_id_router HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router:id_router " "Elaborating entity \"HW_Design_For_TheWatch_id_router\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router:id_router\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "id_router" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 4845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_id_router_default_decode HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router:id_router\|HW_Design_For_TheWatch_id_router_default_decode:the_default_decode " "Elaborating entity \"HW_Design_For_TheWatch_id_router_default_decode\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router:id_router\|HW_Design_For_TheWatch_id_router_default_decode:the_default_decode\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" "the_default_decode" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_id_router_001 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router_001:id_router_001 " "Elaborating entity \"HW_Design_For_TheWatch_id_router_001\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router_001:id_router_001\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "id_router_001" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 4862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_id_router_001_default_decode HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router_001:id_router_001\|HW_Design_For_TheWatch_id_router_001_default_decode:the_default_decode " "Elaborating entity \"HW_Design_For_TheWatch_id_router_001_default_decode\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router_001:id_router_001\|HW_Design_For_TheWatch_id_router_001_default_decode:the_default_decode\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" "the_default_decode" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_id_router_002 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router_002:id_router_002 " "Elaborating entity \"HW_Design_For_TheWatch_id_router_002\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router_002:id_router_002\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "id_router_002" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 4879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_id_router_002_default_decode HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router_002:id_router_002\|HW_Design_For_TheWatch_id_router_002_default_decode:the_default_decode " "Elaborating entity \"HW_Design_For_TheWatch_id_router_002_default_decode\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_id_router_002:id_router_002\|HW_Design_For_TheWatch_id_router_002_default_decode:the_default_decode\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" "the_default_decode" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter HW_Design_For_TheWatch:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"HW_Design_For_TheWatch:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "burst_adapter" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only HW_Design_For_TheWatch:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"HW_Design_For_TheWatch:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407187997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HW_Design_For_TheWatch:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HW_Design_For_TheWatch:u0\|altera_reset_controller:rst_controller\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "rst_controller" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HW_Design_For_TheWatch:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HW_Design_For_TheWatch:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_cmd_xbar_demux HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"HW_Design_For_TheWatch_cmd_xbar_demux\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cmd_xbar_demux" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_cmd_xbar_demux_001 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"HW_Design_For_TheWatch_cmd_xbar_demux_001\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cmd_xbar_demux_001" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_cmd_xbar_mux HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"HW_Design_For_TheWatch_cmd_xbar_mux\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "cmd_xbar_mux" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_rsp_xbar_demux_002 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"HW_Design_For_TheWatch_rsp_xbar_demux_002\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "rsp_xbar_demux_002" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_rsp_xbar_mux HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"HW_Design_For_TheWatch_rsp_xbar_mux\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "rsp_xbar_mux" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_rsp_xbar_mux_001 HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"HW_Design_For_TheWatch_rsp_xbar_mux_001\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "rsp_xbar_mux_001" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_width_adapter HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_width_adapter:width_adapter " "Elaborating entity \"hw_design_for_thewatch_width_adapter\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_width_adapter:width_adapter\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "width_adapter" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter.vhd" "width_adapter" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_design_for_thewatch_width_adapter_001 HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_width_adapter_001:width_adapter_001 " "Elaborating entity \"hw_design_for_thewatch_width_adapter_001\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_width_adapter_001:width_adapter_001\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "width_adapter_001" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter_001.vhd" "width_adapter_001" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188574 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1510407188589 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510407188589 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510407188589 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1510407188605 "|DE1_watch|HW_Design_For_TheWatch:u0|hw_design_for_thewatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_Design_For_TheWatch_irq_mapper HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_irq_mapper:irq_mapper " "Elaborating entity \"HW_Design_For_TheWatch_irq_mapper\" for hierarchy \"HW_Design_For_TheWatch:u0\|HW_Design_For_TheWatch_irq_mapper:irq_mapper\"" {  } { { "HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" "irq_mapper" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/HW_Design_For_TheWatch.vhd" 5646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510407188605 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191319 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191319 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191319 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191319 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191319 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191319 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191366 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191366 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191366 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191366 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191366 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191366 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191397 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191397 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191397 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191397 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191397 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191397 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191429 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191429 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191429 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191429 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191429 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191444 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191475 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191475 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191475 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191475 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191475 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191475 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191507 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191507 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191507 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191507 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191507 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191507 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191553 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191553 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191553 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191553 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191553 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191553 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191585 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191585 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191585 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191585 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191585 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510407191585 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" "DE_Clock_Generator_System" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_PLL.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1510407191928 "|DE1_watch|HW_Design_For_TheWatch:u0|HW_Design_For_TheWatch_PLL:pll|altpll:DE_Clock_Generator_System"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"HW_Design_For_TheWatch:u0\|hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1510407197419 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1510407197419 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1510407204111 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[36\] " "Bidir \"GPIO_0\[36\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[36\] " "Bidir \"GPIO_1\[36\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 40 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 41 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1510407204423 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1510407204423 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 440 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 354 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 3167 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 4133 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_SDRAM.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 348 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 3740 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_JTAG_UART.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_CPU.v" 599 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_timer_ms.v" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/HW_Design_For_TheWatch/synthesis/submodules/HW_Design_For_TheWatch_timer_ms.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1510407204642 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1510407204657 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|TD_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407213565 "|DE1_watch|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510407213565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "323 " "323 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1510407217590 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1510407217917 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1510407217917 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510407218120 "|DE1_watch|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510407218120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/output_files/DE1_watch.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/output_files/DE1_watch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510407220117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510407222395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407222395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407223566 "|DE1_watch|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407223566 "|DE1_watch|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407223566 "|DE1_watch|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_watch.vhd" "" { Text "C:/altera/13.0sp1/Codesign_watch_FPGA_DE1/DE1_watch.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510407223566 "|DE1_watch|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1510407223566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3543 " "Implemented 3543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510407223581 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510407223581 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "112 " "Implemented 112 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1510407223581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3184 " "Implemented 3184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510407223581 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1510407223581 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1510407223581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510407223581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 338 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 338 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510407223846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 14:33:43 2017 " "Processing ended: Sat Nov 11 14:33:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510407223846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510407223846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510407223846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510407223846 ""}
