
---------- Begin Simulation Statistics ----------
final_tick                                 8542270625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    579                       # Simulator instruction rate (inst/s)
host_mem_usage                                7812540                       # Number of bytes of host memory used
host_op_rate                                      591                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14455.23                       # Real time elapsed on the host
host_tick_rate                                 337487                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8369550                       # Number of instructions simulated
sim_ops                                       8547876                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004878                       # Number of seconds simulated
sim_ticks                                  4878456875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.837193                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  710080                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               718434                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3079                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            723025                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                993                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              295                       # Number of indirect misses.
system.cpu.branchPred.lookups                  730857                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     786                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          668                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2778888                       # Number of instructions committed
system.cpu.committedOps                       2797440                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.808869                       # CPI: cycles per instruction
system.cpu.discardedOps                         12620                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1339627                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            338007                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           425584                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1496709                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.356015                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          7805531                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2029343     72.54%     72.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                    288      0.01%     72.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                 336291     12.02%     84.57% # Class of committed instruction
system.cpu.op_class_0::MemWrite                431518     15.43%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2797440                       # Class of committed instruction
system.cpu.tickCycles                         6308822                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        402450                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254488                       # Transaction distribution
system.membus.trans_dist::ReadResp             255054                       # Transaction distribution
system.membus.trans_dist::WriteReq             152176                       # Transaction distribution
system.membus.trans_dist::WriteResp            152176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          215                       # Transaction distribution
system.membus.trans_dist::CleanEvict              248                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           457                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       401408                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       402771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       413309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       802816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       802816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1216343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         6976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         6976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        59472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25756560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            809059                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003851                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  809047    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              809059                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1576972990                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              32.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10535487                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              196062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2075250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8374258                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1540142717                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             31.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy             546500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       704512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    537350246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    322410147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    859760393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    322410147                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    537350246                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    859760393                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    859760393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    859760393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   1719520786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       704512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    537350246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    322410147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    859760393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    322410147                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    537350246                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    859760393                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3    859760393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    859760393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1719520786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       294912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       294912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       512088                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       512088                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1614000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25701904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy   2106906934                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         43.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1396824000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         28.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       147456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       147456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       180224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       131072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       131072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       491466                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       491466    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       491466                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1173294615                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         24.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1417216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         29.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7340032                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     11534336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7340032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     11534336                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1835008                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       131072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1966080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1048576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       229376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1277952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1504580688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    859760393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2364341081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    859760393                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1504580688                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2364341081                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2364341081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2364341081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4728682161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3670016                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       114688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    752290344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    429880196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1182170540                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    429880196                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    752290344                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1182170540                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1182170540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1182170540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2364341081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         6976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         7680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         6976                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         6976                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          109                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           11                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          120                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1429960                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       144308                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1574268                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1429960                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1429960                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1429960                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       144308                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1574268                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7340032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3670016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      2621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      2621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16281856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9450944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       114688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        57344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        40960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        40960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        65536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        32768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147671                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1504580688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    752290344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    537350246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    537350246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5929744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3337501267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2820564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    859760393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    429880196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    322410147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    322410147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1937281448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2820564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2364341081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1182170540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    859760393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    859760393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5929744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5274782715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    179265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     89851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     65331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     65190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000147259750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4972                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4972                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              411574                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             148055                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254404                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147671                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254404                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147671                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1773                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9238                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15815691750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1263155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22447255500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     62603.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                88853.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       408                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   233254                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  137327                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254404                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               147671                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   85666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   24625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  13364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  10609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   2511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    861.623730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   756.616728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.541643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          977      3.29%      3.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1066      3.59%      6.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          839      2.82%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          815      2.74%     12.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3006     10.11%     22.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          471      1.58%     24.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          445      1.50%     25.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          683      2.30%     27.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21432     72.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29734                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.812953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    481.211972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4886     98.27%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.02%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.14%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            7      0.14%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.04%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.16%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.02%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.04%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.06%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           25      0.50%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.02%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.02%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.02%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.02%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.02%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.02%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.02%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.02%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6015            2      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            2      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6783            1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8063            8      0.16%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8064-8191            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4972                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.702534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.853123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     27.856831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          3190     64.16%     64.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47          1420     28.56%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            46      0.93%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            93      1.87%     95.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            71      1.43%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           93      1.87%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           17      0.34%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            5      0.10%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            3      0.06%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.04%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.08%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.04%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            6      0.12%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            4      0.08%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            6      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4972                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16168384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  113472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9451584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16281856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9450944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3314.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1937.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3337.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1937.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        41.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   15.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4878467500                       # Total gap between requests
system.mem_ctrls.avgGap                      12133.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7278656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3653312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      2608320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      2599296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4193344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      2097152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1491999660.240923881531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 748866310.312520623207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 534660870.605728149414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 532811105.355932831764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5903506.116367995739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3148536.595396264456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 859563609.445660948753                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 429880196.491436660290                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 322410147.368577480316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 322410147.368577480316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       114688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        57344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        40960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        40960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        65536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        32768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8593334625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   5623586380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   4170223445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   4019714330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40396720                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3017498735                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  80848618615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  12027280260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  12793872045                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  20853859310                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     74927.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     98067.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma    101812.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     98137.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     89373.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14034877.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1233652.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    367043.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    520583.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    848545.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    808713250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    263970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3808633375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      8542270625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1937030                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1937030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1937030                       # number of overall hits
system.cpu.icache.overall_hits::total         1937030                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          109                       # number of overall misses
system.cpu.icache.overall_misses::total           109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4730625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4730625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4730625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4730625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1937139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1937139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1937139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1937139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43400.229358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43400.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43400.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43400.229358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          109                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      4559125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4559125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      4559125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4559125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.834862                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.834862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.834862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.834862                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1937030                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1937030                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4730625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4730625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1937139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1937139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43400.229358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43400.229358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      4559125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4559125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.834862                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.834862                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           238.108373                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   238.108373                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.465055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.465055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3874387                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3874387                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       359215                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           359215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       359215                       # number of overall hits
system.cpu.dcache.overall_hits::total          359215                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          469                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            469                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          469                       # number of overall misses
system.cpu.dcache.overall_misses::total           469                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     57113750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     57113750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     57113750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     57113750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       359684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       359684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       359684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       359684                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001304                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001304                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001304                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001304                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 121777.718550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 121777.718550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 121777.718550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 121777.718550                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.dcache.writebacks::total               215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55957750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55957750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55957750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55957750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11631125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11631125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001287                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001287                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001287                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001287                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 120859.071274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 120859.071274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120859.071274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120859.071274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.923326                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.923326                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    463                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       334713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          334713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          458                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           458                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56156500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56156500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       335171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       335171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 122612.445415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 122612.445415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55425000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55425000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11631125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11631125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 121280.087527                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 121280.087527                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21699.860075                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21699.860075                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        24502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          24502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       957250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       957250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        24513                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24513                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87022.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87022.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       532750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       532750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88791.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88791.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       401408                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       401408                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4315986750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4315986750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10752.119415                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10752.119415                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               463                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.298056                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3044831                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3044831                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8542270625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8542508125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    579                       # Simulator instruction rate (inst/s)
host_mem_usage                                7812540                       # Number of bytes of host memory used
host_op_rate                                      591                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14455.32                       # Real time elapsed on the host
host_tick_rate                                 337502                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8369560                       # Number of instructions simulated
sim_ops                                       8547898                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004879                       # Number of seconds simulated
sim_ticks                                  4878694375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.836515                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  710086                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               718445                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3081                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            723032                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                993                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              295                       # Number of indirect misses.
system.cpu.branchPred.lookups                  730872                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     788                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          668                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2778898                       # Number of instructions committed
system.cpu.committedOps                       2797462                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.808995                       # CPI: cycles per instruction
system.cpu.discardedOps                         12630                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1339652                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            338007                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           425584                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1496999                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.355999                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          7805911                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2029352     72.54%     72.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                    288      0.01%     72.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                 336303     12.02%     84.57% # Class of committed instruction
system.cpu.op_class_0::MemWrite                431518     15.43%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2797462                       # Class of committed instruction
system.cpu.tickCycles                         6308912                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        402455                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254488                       # Transaction distribution
system.membus.trans_dist::ReadResp             255056                       # Transaction distribution
system.membus.trans_dist::WriteReq             152176                       # Transaction distribution
system.membus.trans_dist::WriteResp            152176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          216                       # Transaction distribution
system.membus.trans_dist::CleanEvict              250                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           459                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       401408                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       402779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       413317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       802816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       802816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1216351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         6976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         6976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        59728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25756816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            809061                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003851                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  809049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              809061                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1576983490                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              32.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10535487                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              196062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2075250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8391508                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1540142717                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             31.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy             546500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       704512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    537324087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    322394452                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    859718539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    322394452                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    537324087                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    859718539                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    859718539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    859718539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   1719437078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       704512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    537324087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    322394452                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    859718539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    322394452                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    537324087                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    859718539                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3    859718539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    859718539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1719437078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       294912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       294912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       512088                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       512088                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1614000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25701904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy   2106906934                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         43.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1396824000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         28.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       147456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       147456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       180224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       131072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       131072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       491466                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       491466    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       491466                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1173294615                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         24.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1417216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         29.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7340032                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     11534336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7340032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     11534336                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1835008                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       131072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1966080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1048576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       229376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1277952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1504507443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    859718539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2364225982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    859718539                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1504507443                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2364225982                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2364225982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2364225982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4728451964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3670016                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       114688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    752253722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    429859269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1182112991                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    429859269                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    752253722                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1182112991                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1182112991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1182112991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2364225982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         6976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         7680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         6976                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         6976                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          109                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           11                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          120                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1429891                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       144301                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1574192                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1429891                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1429891                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1429891                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       144301                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1574192                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7340032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3670016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      2621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      2621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16282048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9451008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       114688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        57344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        40960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        40960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        65536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        32768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147672                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1504507443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    752253722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    537324087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    537324087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5968810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3337378148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2833545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    859718539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    429859269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    322394452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    322394452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1937200258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2833545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2364225982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1182112991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    859718539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    859718539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5968810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5274578406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    179265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     89851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     65331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     65190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000147259750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4972                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4972                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              411579                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             148055                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147672                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1773                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9238                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15815691750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1263165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22447308000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     62603.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                88853.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       408                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   233256                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  137327                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254406                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               147672                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   85666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   24625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  13364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  10609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   2511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    861.623730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   756.616728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.541643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          977      3.29%      3.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1066      3.59%      6.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          839      2.82%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          815      2.74%     12.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3006     10.11%     22.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          471      1.58%     24.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          445      1.50%     25.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          683      2.30%     27.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21432     72.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29734                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.812953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    481.211972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4886     98.27%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.02%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.14%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            7      0.14%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.04%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.16%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.02%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.04%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.06%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           25      0.50%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.02%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.02%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.02%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.02%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.02%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.02%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.02%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.02%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6015            2      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            2      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6783            1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8063            8      0.16%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8064-8191            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4972                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.702534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.853123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     27.856831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          3190     64.16%     64.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47          1420     28.56%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            46      0.93%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            93      1.87%     95.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            71      1.43%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           93      1.87%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           17      0.34%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            5      0.10%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            3      0.06%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.04%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.08%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.04%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            6      0.12%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            4      0.08%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            6      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4972                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16168512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  113472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9451584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16281984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9451008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3314.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1937.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3337.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1937.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        41.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   15.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4878622500                       # Total gap between requests
system.mem_ctrls.avgGap                      12133.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7278656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3653312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      2608320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      2599296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4193344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      2097152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1491927028.120100259781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 748829854.708822607994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 534634842.749296009541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 532785167.548028647900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5929455.255126531236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3148383.321306122933                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 859521764.980410337448                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 429859269.468995988369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 322394452.101746976376                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 322394452.101746976376                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       114688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        57344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        40960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        40960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        65536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        32768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8593334625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   5623586380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   4170223445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   4019714330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40449220                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3017498735                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  80848618615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  12027280260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  12793872045                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  20853859310                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     74927.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     98067.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma    101812.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     98137.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     89095.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13969901.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1233652.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    367043.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    520583.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    848545.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    808713250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    263970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3808870875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      8542508125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1937053                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1937053                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1937053                       # number of overall hits
system.cpu.icache.overall_hits::total         1937053                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          109                       # number of overall misses
system.cpu.icache.overall_misses::total           109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4730625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4730625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4730625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4730625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1937162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1937162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1937162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1937162                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43400.229358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43400.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43400.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43400.229358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          109                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      4559125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4559125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      4559125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4559125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.834862                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.834862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.834862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.834862                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1937053                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1937053                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4730625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4730625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1937162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1937162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43400.229358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43400.229358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      4559125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4559125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.834862                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.834862                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           238.108417                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3526410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               239                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14754.853556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   238.108417                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.465056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.465056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3874433                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3874433                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       359230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           359230                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       359230                       # number of overall hits
system.cpu.dcache.overall_hits::total          359230                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          471                       # number of overall misses
system.cpu.dcache.overall_misses::total           471                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     57393375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     57393375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     57393375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     57393375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       359701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       359701                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       359701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       359701                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 121854.299363                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 121854.299363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 121854.299363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 121854.299363                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          216                       # number of writebacks
system.cpu.dcache.writebacks::total               216                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     56151000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     56151000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     56151000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     56151000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11631125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11631125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001293                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001293                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 120754.838710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 120754.838710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120754.838710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120754.838710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.923326                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.923326                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    466                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       334726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          334726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56276500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56276500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       335186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       335186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 122340.217391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 122340.217391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55541875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55541875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11631125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11631125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 121006.263617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 121006.263617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21699.860075                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21699.860075                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        24504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          24504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1116875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1116875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        24515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101534.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101534.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       609125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       609125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101520.833333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101520.833333                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       401408                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       401408                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4315986750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4315986750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10752.119415                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10752.119415                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              368149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               978                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.430470                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3044902                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3044902                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8542508125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
