module stall_reg (clk, in, out);

input clk;
input [38:0] in;
output reg [38:0] out;

always @(posedge clk)
begin
out <= in;
end

endmodule
