#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Feb  5 10:11:32 2024
# Process ID: 13096
# Current directory: C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.runs/synth_1\vivado.jou
# Running On: ERICPREBYS41E4, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 4, Host memory: 6436 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.156 ; gain = 186.551
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1334.105 ; gain = 438.449
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'WE', assumed default net type 'wire' [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/readout_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/au_top_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'readout_1' [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/readout_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'address_3' [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/address_3.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/address_3.v:19]
INFO: [Synth 8-6155] done synthesizing module 'address_3' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/address_3.v:8]
WARNING: [Synth 8-689] width (1) of port connection 'addr' does not match port width (8) of module 'address_3' [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/readout_1.v:38]
INFO: [Synth 8-6157] synthesizing module 'hitcounter_4' [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/hitcounter_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hitcounter_4' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/hitcounter_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'buffer_5' [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/buffer_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'buffer_5' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/buffer_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'readout_1' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/readout_1.v:8]
WARNING: [Synth 8-689] width (8) of port connection 'ADDR' does not match port width (1) of module 'readout_1' [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/au_top_0.v:24]
INFO: [Synth 8-6157] synthesizing module 'mod_2' [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/mod_2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mod_2' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/mod_2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.srcs/sources_1/imports/verilog/au_top_0.v:10]
WARNING: [Synth 8-7129] Port rd in module buffer_5 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1441.852 ; gain = 546.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1441.852 ; gain = 546.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1441.852 ; gain = 546.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1441.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/constraint/readout-example.xdc]
Finished Parsing XDC File [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/constraint/readout-example.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/constraint/readout-example.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1522.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1522.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'address_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 | 00000000000000000000000000000000
                     RUN |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'address_3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------+-----------+----------------------+--------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------+-----------+----------------------+--------------+
|au_top_0    | r/b1/mem_reg | Implied   | 256 x 24             | RAM64M x 32  | 
+------------+--------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------+-----------+----------------------+--------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------+-----------+----------------------+--------------+
|au_top_0    | r/b1/mem_reg | Implied   | 256 x 24             | RAM64M x 32  | 
+------------+--------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     9|
|3     |LUT2     |    23|
|4     |LUT3     |    10|
|5     |LUT4     |     6|
|6     |LUT5     |     6|
|7     |LUT6     |    20|
|8     |RAM64X1D |     4|
|9     |FDRE     |    20|
|10    |IBUF     |    11|
|11    |OBUF     |    25|
|12    |OBUFT    |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 1522.828 ; gain = 546.195
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 1522.828 ; gain = 627.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1522.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

Synth Design complete | Checksum: 730410c7
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:05 . Memory (MB): peak = 1522.828 ; gain = 1022.672
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1522.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/prebys/github/UCD_P118_Alchitry/readout-example/work/vivado/readout-example/readout-example.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  5 10:14:00 2024...
