#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 22 19:51:28 2019
# Process ID: 16228
# Current directory: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/clk_wiz_1_synth_1
# Command line: vivado.exe -log clk_wiz_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_1.tcl
# Log file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/clk_wiz_1_synth_1/clk_wiz_1.vds
# Journal file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/clk_wiz_1_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_wiz_1.tcl -notrace
