-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (5 downto 0);
    layer8_out_din : OUT STD_LOGIC_VECTOR (113 downto 0);
    layer8_out_full_n : IN STD_LOGIC;
    layer8_out_write : OUT STD_LOGIC;
    layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal sX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer8_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln284_reg_574 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln284_2_reg_588 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal and_ln284_2_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_start : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_done : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_idle : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_ready : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o_ap_vld : STD_LOGIC;
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o_ap_vld : STD_LOGIC;
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_start : STD_LOGIC;
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_done : STD_LOGIC;
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_idle : STD_LOGIC;
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_ready : STD_LOGIC;
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_4 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_5 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln313_fu_550_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_176_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op33_write_state3 : BOOLEAN;
    signal ap_block_state3 : BOOLEAN;
    signal ap_predicate_op25_call_state3 : BOOLEAN;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal icmp_ln303_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_start_reg : STD_LOGIC := '0';
    signal select_ln318_fu_498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln307_fu_523_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln303_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_fu_391_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_190_fu_407_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln284_5_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_6_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln284_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_4_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln318_fu_493_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln313_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln313_fu_545_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_condition_268 : BOOLEAN;
    signal ap_condition_371 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o_ap_vld : OUT STD_LOGIC );
    end component;


    component myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44 : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;



begin
    call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183 : component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_start,
        ap_done => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_done,
        ap_idle => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_idle,
        ap_ready => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o_ap_vld => call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o_ap_vld);

    grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283 : component myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_start,
        ap_done => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_done,
        ap_idle => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_idle,
        ap_ready => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_ready,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44,
        ap_return_0 => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_0,
        ap_return_1 => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_1,
        ap_return_2 => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_2,
        ap_return_3 => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_3,
        ap_return_4 => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_4,
        ap_return_5 => grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln284_fu_367_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln284_2_fu_429_p2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_ready = ap_const_logic_1)) then 
                    grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    pX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if ((icmp_ln303_fu_481_p2 = ap_const_lv1_1)) then 
                    pX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln303_fu_481_p2 = ap_const_lv1_0)) then 
                    pX_2 <= add_ln303_fu_476_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_371)) then
                if ((icmp_ln307_fu_528_p2 = ap_const_lv1_1)) then 
                    pY_2 <= ap_const_lv32_0;
                elsif ((icmp_ln307_fu_528_p2 = ap_const_lv1_0)) then 
                    pY_2 <= add_ln307_fu_523_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if ((icmp_ln303_fu_481_p2 = ap_const_lv1_1)) then 
                    sX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln303_fu_481_p2 = ap_const_lv1_0)) then 
                    sX_2 <= select_ln318_fu_498_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                and_ln284_2_reg_588 <= and_ln284_2_fu_429_p2;
                icmp_ln284_reg_574 <= icmp_ln284_fu_367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (icmp_ln303_fu_481_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                sY_2 <= ap_phi_mux_storemerge_phi_fu_176_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29_ap_vld = ap_const_logic_1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 <= call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln303_fu_476_p2 <= std_logic_vector(unsigned(pX_2) + unsigned(ap_const_lv32_1));
    add_ln307_fu_523_p2 <= std_logic_vector(unsigned(pY_2) + unsigned(ap_const_lv32_1));
    add_ln313_fu_545_p2 <= std_logic_vector(unsigned(sY_2) + unsigned(ap_const_lv32_1));
    add_ln318_fu_493_p2 <= std_logic_vector(unsigned(sX_2) + unsigned(ap_const_lv32_1));
    and_ln284_2_fu_429_p2 <= (icmp_ln284_4_fu_385_p2 and and_ln284_fu_423_p2);
    and_ln284_fu_423_p2 <= (icmp_ln284_6_fu_417_p2 and icmp_ln284_5_fu_401_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_assign_proc : process(layer8_out_full_n, ap_predicate_op33_write_state3)
    begin
                ap_block_state3 <= ((layer8_out_full_n = ap_const_logic_0) and (ap_predicate_op33_write_state3 = ap_const_boolean_1));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_done, ap_predicate_op25_call_state3)
    begin
                ap_block_state3_on_subcall_done <= ((ap_predicate_op25_call_state3 = ap_const_boolean_1) and (grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_done = ap_const_logic_0));
    end process;


    ap_condition_268_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
                ap_condition_268 <= (not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3));
    end process;


    ap_condition_371_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done, icmp_ln303_fu_481_p2)
    begin
                ap_condition_371 <= (not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (icmp_ln303_fu_481_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_176_p4_assign_proc : process(ap_CS_fsm_state3, select_ln313_fu_550_p3, icmp_ln303_fu_481_p2, icmp_ln307_fu_528_p2)
    begin
        if (((icmp_ln303_fu_481_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
            if ((icmp_ln307_fu_528_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge_phi_fu_176_p4 <= ap_const_lv32_0;
            elsif ((icmp_ln307_fu_528_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge_phi_fu_176_p4 <= select_ln313_fu_550_p3;
            else 
                ap_phi_mux_storemerge_phi_fu_176_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_storemerge_phi_fu_176_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_predicate_op25_call_state3_assign_proc : process(icmp_ln284_reg_574, and_ln284_2_reg_588)
    begin
                ap_predicate_op25_call_state3 <= ((ap_const_lv1_1 = and_ln284_2_reg_588) and (icmp_ln284_reg_574 = ap_const_lv1_1));
    end process;


    ap_predicate_op33_write_state3_assign_proc : process(icmp_ln284_reg_574, and_ln284_2_reg_588)
    begin
                ap_predicate_op33_write_state3 <= ((ap_const_lv1_1 = and_ln284_2_reg_588) and (icmp_ln284_reg_574 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_start_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_start <= ap_const_logic_1;
        else 
            call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_183_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_start <= grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_start_reg;
    icmp_ln284_4_fu_385_p2 <= "1" when (sY_2 = ap_const_lv32_2) else "0";
    icmp_ln284_5_fu_401_p2 <= "1" when (signed(tmp_189_fu_391_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln284_6_fu_417_p2 <= "1" when (signed(tmp_190_fu_407_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln284_fu_367_p2 <= "1" when (sX_2 = ap_const_lv32_2) else "0";
    icmp_ln303_fu_481_p2 <= "1" when (add_ln303_fu_476_p2 = ap_const_lv32_D) else "0";
    icmp_ln307_fu_528_p2 <= "1" when (add_ln307_fu_523_p2 = ap_const_lv32_D) else "0";
    icmp_ln313_fu_540_p2 <= "1" when (sY_2 = ap_const_lv32_2) else "0";

    layer8_out_blk_n_assign_proc : process(layer8_out_full_n, ap_CS_fsm_state3, icmp_ln284_reg_574, and_ln284_2_reg_588)
    begin
        if (((ap_const_lv1_1 = and_ln284_2_reg_588) and (icmp_ln284_reg_574 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            layer8_out_blk_n <= layer8_out_full_n;
        else 
            layer8_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer8_out_din <= (((((grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_5 & grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_4) & grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_3) & grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_2) & grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_1) & grp_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s_fu_283_ap_return_0);

    layer8_out_write_assign_proc : process(ap_CS_fsm_state3, ap_predicate_op33_write_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_predicate_op33_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            layer8_out_write <= ap_const_logic_1;
        else 
            layer8_out_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln313_fu_550_p3 <= 
        ap_const_lv32_2 when (icmp_ln313_fu_540_p2(0) = '1') else 
        add_ln313_fu_545_p2;
    select_ln318_fu_498_p3 <= 
        ap_const_lv32_2 when (icmp_ln284_reg_574(0) = '1') else 
        add_ln318_fu_493_p2;
    tmp_189_fu_391_p4 <= pY_2(31 downto 1);
    tmp_190_fu_407_p4 <= pX_2(31 downto 1);
end behav;
