# Generated by Yosys 0.22+72 (git sha1 14aa48517, clang 14.0.0-1ubuntu1 -fPIC -Os)
autoidx 1077
attribute \src "fifo_sync.v:9.1-312.10"
attribute \top 1
attribute \dynports 1
attribute \keep 1
module \fifo_sync
  parameter \DATA_WIDTH 32
  parameter \ADDR_WIDTH 10
  attribute \src "fifo_sync.v:124.5-126.35"
  wire $0$formal$fifo_sync.v:125$25_CHECK[0:0]$95
  attribute \src "fifo_sync.v:124.5-126.35"
  wire $0$formal$fifo_sync.v:125$25_EN[0:0]$96
  attribute \src "fifo_sync.v:135.5-138.8"
  wire $0$formal$fifo_sync.v:135$26_CHECK[0:0]$101
  attribute \src "fifo_sync.v:135.5-138.8"
  wire $0$formal$fifo_sync.v:136$27_CHECK[0:0]$103
  attribute \src "fifo_sync.v:145.5-149.8"
  wire $0$formal$fifo_sync.v:145$28_CHECK[0:0]$114
  attribute \src "fifo_sync.v:145.5-149.8"
  wire $0$formal$fifo_sync.v:148$29_CHECK[0:0]$116
  attribute \src "fifo_sync.v:145.5-149.8"
  wire $0$formal$fifo_sync.v:148$29_EN[0:0]$117
  attribute \src "fifo_sync.v:152.5-164.8"
  wire $0$formal$fifo_sync.v:154$30_CHECK[0:0]$145
  attribute \src "fifo_sync.v:152.5-164.8"
  wire $0$formal$fifo_sync.v:154$30_EN[0:0]$146
  attribute \src "fifo_sync.v:152.5-164.8"
  wire $0$formal$fifo_sync.v:155$31_CHECK[0:0]$147
  attribute \src "fifo_sync.v:152.5-164.8"
  wire $0$formal$fifo_sync.v:156$32_CHECK[0:0]$149
  attribute \src "fifo_sync.v:152.5-164.8"
  wire $0$formal$fifo_sync.v:157$33_CHECK[0:0]$151
  attribute \src "fifo_sync.v:152.5-164.8"
  wire $0$formal$fifo_sync.v:159$34_CHECK[0:0]$153
  attribute \src "fifo_sync.v:152.5-164.8"
  wire $0$formal$fifo_sync.v:160$35_CHECK[0:0]$155
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:168$36_CHECK[0:0]$174
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:168$36_EN[0:0]$175
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:169$37_CHECK[0:0]$176
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:170$38_CHECK[0:0]$178
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:172$39_CHECK[0:0]$180
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:173$40_CHECK[0:0]$182
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:174$41_CHECK[0:0]$184
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:175$42_CHECK[0:0]$186
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:177$43_CHECK[0:0]$188
  attribute \src "fifo_sync.v:167.5-181.8"
  wire $0$formal$fifo_sync.v:178$44_CHECK[0:0]$190
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $0$formal$fifo_sync.v:187$45_CHECK[0:0]$402
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $0$formal$fifo_sync.v:187$45_EN[0:0]$403
  attribute \src "fifo_sync.v:189.5-197.8"
  wire $0$formal$fifo_sync.v:189$47_CHECK[0:0]$208
  attribute \src "fifo_sync.v:189.5-197.8"
  wire $0$formal$fifo_sync.v:192$48_CHECK[0:0]$210
  attribute \src "fifo_sync.v:189.5-197.8"
  wire $0$formal$fifo_sync.v:192$48_EN[0:0]$211
  attribute \src "fifo_sync.v:189.5-197.8"
  wire $0$formal$fifo_sync.v:195$49_CHECK[0:0]$212
  attribute \src "fifo_sync.v:189.5-197.8"
  wire $0$formal$fifo_sync.v:195$49_EN[0:0]$213
  attribute \src "fifo_sync.v:199.5-201.8"
  wire $0$formal$fifo_sync.v:199$50_CHECK[0:0]$218
  attribute \src "fifo_sync.v:269.5-283.8"
  wire $0$formal$fifo_sync.v:271$51_CHECK[0:0]$293
  attribute \src "fifo_sync.v:269.5-283.8"
  wire $0$formal$fifo_sync.v:271$51_EN[0:0]$294
  attribute \src "fifo_sync.v:269.5-283.8"
  wire $0$formal$fifo_sync.v:274$52_CHECK[0:0]$295
  attribute \src "fifo_sync.v:269.5-283.8"
  wire $0$formal$fifo_sync.v:274$52_EN[0:0]$296
  attribute \src "fifo_sync.v:269.5-283.8"
  wire $0$formal$fifo_sync.v:279$53_CHECK[0:0]$297
  attribute \src "fifo_sync.v:269.5-283.8"
  wire $0$formal$fifo_sync.v:279$53_EN[0:0]$298
  attribute \src "fifo_sync.v:286.5-292.8"
  wire $0$formal$fifo_sync.v:289$57_CHECK[0:0]$334
  attribute \src "fifo_sync.v:286.5-292.8"
  wire $0$formal$fifo_sync.v:290$58_CHECK[0:0]$336
  attribute \src "fifo_sync.v:294.5-296.63"
  wire $0$formal$fifo_sync.v:295$59_CHECK[0:0]$343
  attribute \src "fifo_sync.v:294.5-296.63"
  wire $0$formal$fifo_sync.v:295$59_EN[0:0]$344
  attribute \src "fifo_sync.v:298.5-300.47"
  wire $0$formal$fifo_sync.v:299$60_CHECK[0:0]$349
  attribute \src "fifo_sync.v:302.5-305.8"
  wire $0$formal$fifo_sync.v:303$61_CHECK[0:0]$355
  attribute \src "fifo_sync.v:302.5-305.8"
  wire $0$formal$fifo_sync.v:303$61_EN[0:0]$356
  attribute \src "fifo_sync.v:45.5-47.8"
  wire width 10 $0$memwr$\mem$fifo_sync.v:46$24_ADDR[9:0]$64
  attribute \src "fifo_sync.v:45.5-47.8"
  wire width 32 $0$memwr$\mem$fifo_sync.v:46$24_DATA[31:0]$65
  attribute \src "fifo_sync.v:45.5-47.8"
  wire width 32 $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66
  attribute \src "fifo_sync.v:140.5-142.8"
  wire width 5 $0\f_clk_count[4:0]
  attribute \src "fifo_sync.v:62.5-110.8"
  wire $0\o_empty[0:0]
  attribute \src "fifo_sync.v:62.5-110.8"
  wire width 11 $0\o_fill[10:0]
  attribute \src "fifo_sync.v:62.5-110.8"
  wire $0\o_full[0:0]
  attribute \src "fifo_sync.v:62.5-110.8"
  wire width 10 $0\rptr[9:0]
  attribute \src "fifo_sync.v:62.5-110.8"
  wire width 10 $0\wptr[9:0]
  attribute \src "fifo_sync.v:217.5-228.8"
  wire $2\f_addr_valid[0:0]
  attribute \src "fifo_sync.v:230.5-241.8"
  wire $2\f_next_valid[0:0]
  attribute \src "fifo_sync.v:217.5-228.8"
  wire $3\f_addr_valid[0:0]
  attribute \src "fifo_sync.v:230.5-241.8"
  wire $3\f_next_valid[0:0]
  wire width 10 $add$fifo_sync.v:72$75_Y
  wire width 11 $add$fifo_sync.v:79$82_Y
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:148:execute$mem#0#past_clk#\i_clk$777
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:164:execute$mem#0#en_q$781
  attribute \init 10'0000000000
  wire width 10 $auto$clk2fflogic.cc:167:execute$mem#0#addr_q$783
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:170:execute$mem#0#data_q$785
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:62:sample_control$$auto$rtlil.cc:2371:Not$800#sampled$801
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:289$57_CHECK[0:0]$334#sampled$891
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:290$58_CHECK[0:0]$336#sampled$881
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:295$59_CHECK[0:0]$343#sampled$941
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:295$59_EN[0:0]$344#sampled$971
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:299$60_CHECK[0:0]$349#sampled$981
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$$0\o_empty[0:0]#sampled$827
  attribute \init 11'00000000000
  wire width 11 $auto$clk2fflogic.cc:86:sample_data$$0\o_fill[10:0]#sampled$863
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$$0\o_full[0:0]#sampled$845
  attribute \init 10'0000000000
  wire width 10 $auto$clk2fflogic.cc:86:sample_data$$0\rptr[9:0]#sampled$809
  attribute \init 10'0000000000
  wire width 10 $auto$clk2fflogic.cc:86:sample_data$$0\wptr[9:0]#sampled$791
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$$formal$fifo_sync.v:299$60_EN#sampled$969
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$\f_past_valid#sampled$919
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$\i_rd#sampled$901
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$\i_rstn#sampled$931
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$\i_wr#sampled$911
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:86:sample_data$\o_empty#sampled$825
  attribute \init 11'00000000000
  wire width 11 $auto$clk2fflogic.cc:86:sample_data$\o_fill#sampled$861
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:86:sample_data$\o_full#sampled$843
  attribute \init 10'0000000000
  wire width 10 $auto$clk2fflogic.cc:86:sample_data$\rptr#sampled$807
  attribute \init 10'0000000000
  wire width 10 $auto$clk2fflogic.cc:86:sample_data$\wptr#sampled$789
  wire $auto$opt_reduce.cc:134:opt_pmux$763
  wire $auto$opt_reduce.cc:134:opt_pmux$765
  wire $auto$rtlil.cc:2371:Not$800
  wire $auto$rtlil.cc:2411:Eqx$780
  wire $auto$rtlil.cc:2411:Eqx$796
  wire width 32 $auto$rtlil.cc:2468:Mux$788
  wire width 10 $auto$rtlil.cc:2468:Mux$798
  wire width 10 $auto$rtlil.cc:2468:Mux$804
  wire width 10 $auto$rtlil.cc:2468:Mux$816
  wire width 10 $auto$rtlil.cc:2468:Mux$822
  wire $auto$rtlil.cc:2468:Mux$834
  wire $auto$rtlil.cc:2468:Mux$840
  wire $auto$rtlil.cc:2468:Mux$852
  wire $auto$rtlil.cc:2468:Mux$858
  wire width 11 $auto$rtlil.cc:2468:Mux$870
  wire width 11 $auto$rtlil.cc:2468:Mux$876
  wire $auto$rtlil.cc:2468:Mux$888
  wire $auto$rtlil.cc:2468:Mux$898
  wire $auto$rtlil.cc:2468:Mux$908
  wire $auto$rtlil.cc:2468:Mux$918
  wire $auto$rtlil.cc:2468:Mux$938
  wire $auto$rtlil.cc:2468:Mux$948
  wire $auto$rtlil.cc:2468:Mux$958
  wire $auto$rtlil.cc:2468:Mux$968
  wire $auto$rtlil.cc:2468:Mux$978
  wire $auto$rtlil.cc:2468:Mux$988
  wire $auto$rtlil.cc:2468:Mux$998
  attribute \src "fifo_sync.v:155.24-155.31"
  wire $eq$fifo_sync.v:155$162_Y
  attribute \src "fifo_sync.v:156.24-156.31"
  wire $eq$fifo_sync.v:156$163_Y
  attribute \src "fifo_sync.v:157.24-157.31"
  wire $eq$fifo_sync.v:157$164_Y
  attribute \src "fifo_sync.v:159.24-159.31"
  wire $eq$fifo_sync.v:159$165_Y
  attribute \src "fifo_sync.v:160.24-160.31"
  wire $eq$fifo_sync.v:160$168_Y
  attribute \src "fifo_sync.v:161.24-161.31"
  wire $eq$fifo_sync.v:161$171_Y
  attribute \src "fifo_sync.v:169.20-169.29"
  wire $eq$fifo_sync.v:169$195_Y
  attribute \src "fifo_sync.v:170.20-170.29"
  wire $eq$fifo_sync.v:170$196_Y
  attribute \src "fifo_sync.v:172.20-172.29"
  wire $eq$fifo_sync.v:172$197_Y
  attribute \src "fifo_sync.v:173.20-173.29"
  wire $eq$fifo_sync.v:173$198_Y
  attribute \src "fifo_sync.v:174.20-174.35"
  wire $eq$fifo_sync.v:174$199_Y
  attribute \src "fifo_sync.v:175.20-175.35"
  wire $eq$fifo_sync.v:175$200_Y
  attribute \src "fifo_sync.v:177.20-177.31"
  wire $eq$fifo_sync.v:177$201_Y
  attribute \src "fifo_sync.v:192.12-192.52"
  wire $eq$fifo_sync.v:192$215_Y
  attribute \src "fifo_sync.v:200.17-200.29"
  wire $eq$fifo_sync.v:200$220_Y
  attribute \src "fifo_sync.v:245.29-245.79"
  wire $eq$fifo_sync.v:245$253_Y
  attribute \src "fifo_sync.v:248.29-248.83"
  wire $eq$fifo_sync.v:248$256_Y
  attribute \src "fifo_sync.v:257.35-257.58"
  wire $eq$fifo_sync.v:257$265_Y
  attribute \src "fifo_sync.v:258.25-258.45"
  wire $eq$fifo_sync.v:258$269_Y
  attribute \src "fifo_sync.v:262.35-262.60"
  wire $eq$fifo_sync.v:262$275_Y
  attribute \src "fifo_sync.v:264.36-264.58"
  wire $eq$fifo_sync.v:264$277_Y
  attribute \src "fifo_sync.v:265.26-265.51"
  wire $eq$fifo_sync.v:265$281_Y
  attribute \src "fifo_sync.v:79.42-79.62"
  wire $eq$fifo_sync.v:79$81_Y
  attribute \src "fifo_sync.v:86.33-86.50"
  wire $eq$fifo_sync.v:86$90_Y
  attribute \src "fifo_sync.v:91.33-91.51"
  wire $eq$fifo_sync.v:91$91_Y
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:148$29_EN
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:154$30_EN
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:168$36_EN
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:192$48_EN
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:195$49_EN
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:271$51_EN
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:274$52_EN
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:279$53_EN
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:303$61_EN
  attribute \src "fifo_sync.v:185.22-185.31"
  wire $gt$fifo_sync.v:185$203_Y
  attribute \src "fifo_sync.v:220.30-220.49"
  wire $gt$fifo_sync.v:220$229_Y
  attribute \src "fifo_sync.v:233.30-233.54"
  wire $gt$fifo_sync.v:233$241_Y
  attribute \src "fifo_sync.v:220.55-220.75"
  wire $le$fifo_sync.v:220$231_Y
  attribute \src "fifo_sync.v:233.60-233.85"
  wire $le$fifo_sync.v:233$243_Y
  attribute \src "fifo_sync.v:146.16-146.21"
  wire $logic_and$fifo_sync.v:146$121_Y
  attribute \src "fifo_sync.v:146.33-146.38"
  wire $logic_and$fifo_sync.v:146$125_Y
  attribute \src "fifo_sync.v:148.13-148.18"
  wire $logic_and$fifo_sync.v:148$130_Y
  attribute \src "fifo_sync.v:148.35-148.40"
  wire $logic_and$fifo_sync.v:148$135_Y
  attribute \src "fifo_sync.v:154.17-154.22"
  wire $logic_and$fifo_sync.v:154$160_Y
  attribute \src "fifo_sync.v:220.12-220.50"
  wire $logic_and$fifo_sync.v:220$230_Y
  attribute \src "fifo_sync.v:220.12-220.76"
  wire $logic_and$fifo_sync.v:220$232_Y
  attribute \src "fifo_sync.v:223.17-223.55"
  wire $logic_and$fifo_sync.v:223$235_Y
  attribute \src "fifo_sync.v:226.17-226.56"
  wire $logic_and$fifo_sync.v:226$238_Y
  attribute \src "fifo_sync.v:233.12-233.55"
  wire $logic_and$fifo_sync.v:233$242_Y
  attribute \src "fifo_sync.v:233.12-233.86"
  wire $logic_and$fifo_sync.v:233$244_Y
  attribute \src "fifo_sync.v:236.18-236.61"
  wire $logic_and$fifo_sync.v:236$247_Y
  attribute \src "fifo_sync.v:239.18-239.62"
  wire $logic_and$fifo_sync.v:239$250_Y
  attribute \src "fifo_sync.v:257.24-257.59"
  wire $logic_and$fifo_sync.v:257$266_Y
  attribute \src "fifo_sync.v:257.24-257.73"
  wire $logic_and$fifo_sync.v:257$268_Y
  attribute \src "fifo_sync.v:257.24-258.46"
  wire $logic_and$fifo_sync.v:257$270_Y
  attribute \src "fifo_sync.v:260.34-261.56"
  wire $logic_and$fifo_sync.v:260$274_Y
  attribute \src "fifo_sync.v:264.25-264.59"
  wire $logic_and$fifo_sync.v:264$278_Y
  attribute \src "fifo_sync.v:264.25-264.73"
  wire $logic_and$fifo_sync.v:264$280_Y
  attribute \src "fifo_sync.v:264.25-265.52"
  wire $logic_and$fifo_sync.v:264$282_Y
  attribute \src "fifo_sync.v:270.12-270.38"
  wire $logic_and$fifo_sync.v:270$299_Y
  attribute \src "fifo_sync.v:271.16-271.67"
  wire $logic_and$fifo_sync.v:271$301_Y
  attribute \src "fifo_sync.v:272.53-272.58"
  wire $logic_and$fifo_sync.v:272$305_Y
  attribute \src "fifo_sync.v:272.52-272.82"
  wire $logic_and$fifo_sync.v:272$306_Y
  attribute \src "fifo_sync.v:276.24-276.29"
  wire $logic_and$fifo_sync.v:276$311_Y
  attribute \src "fifo_sync.v:276.22-276.53"
  wire $logic_and$fifo_sync.v:276$313_Y
  attribute \src "fifo_sync.v:276.58-276.63"
  wire $logic_and$fifo_sync.v:276$317_Y
  attribute \src "fifo_sync.v:276.58-277.48"
  wire $logic_and$fifo_sync.v:276$319_Y
  attribute \src "fifo_sync.v:280.53-280.58"
  wire $logic_and$fifo_sync.v:280$324_Y
  attribute \src "fifo_sync.v:280.52-280.85"
  wire $logic_and$fifo_sync.v:280$325_Y
  attribute \src "fifo_sync.v:296.19-296.49"
  wire $logic_and$fifo_sync.v:296$345_Y
  attribute \src "fifo_sync.v:296.19-296.61"
  wire $logic_and$fifo_sync.v:296$346_Y
  attribute \src "fifo_sync.v:300.19-300.45"
  wire $logic_and$fifo_sync.v:300$352_Y
  attribute \src "fifo_sync.v:304.19-304.49"
  wire $logic_and$fifo_sync.v:304$358_Y
  attribute \src "fifo_sync.v:75.16-75.38"
  wire $logic_and$fifo_sync.v:75$77_Y
  attribute \src "fifo_sync.v:79.16-79.29"
  wire $logic_and$fifo_sync.v:79$80_Y
  attribute \src "fifo_sync.v:80.16-80.29"
  wire $logic_and$fifo_sync.v:80$86_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $logic_not$fifo_sync.v:0$120_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $logic_not$fifo_sync.v:0$128_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $logic_not$fifo_sync.v:0$133_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $logic_not$fifo_sync.v:0$158_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $logic_not$fifo_sync.v:0$303_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $logic_not$fifo_sync.v:0$309_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $logic_not$fifo_sync.v:0$315_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $logic_not$fifo_sync.v:0$322_Y
  attribute \src "fifo_sync.v:126.20-126.33"
  wire $logic_not$fifo_sync.v:126$98_Y
  attribute \src "fifo_sync.v:148.34-148.48"
  wire $logic_not$fifo_sync.v:148$136_Y
  attribute \src "fifo_sync.v:159.45-159.52"
  wire $logic_not$fifo_sync.v:159$166_Y
  attribute \src "fifo_sync.v:179.20-179.27"
  wire $logic_not$fifo_sync.v:179$202_Y
  attribute \src "fifo_sync.v:255.35-255.40"
  wire $logic_not$fifo_sync.v:255$260_Y
  attribute \src "fifo_sync.v:257.64-257.72"
  wire $logic_not$fifo_sync.v:257$267_Y
  attribute \src "fifo_sync.v:271.17-271.37"
  wire $logic_not$fifo_sync.v:271$300_Y
  attribute \src "fifo_sync.v:276.23-276.36"
  wire $logic_not$fifo_sync.v:276$312_Y
  attribute \src "fifo_sync.v:304.33-304.48"
  wire $logic_not$fifo_sync.v:304$357_Y
  attribute \src "fifo_sync.v:80.16-80.21"
  wire $logic_not$fifo_sync.v:80$85_Y
  attribute \src "fifo_sync.v:159.24-159.53"
  wire $logic_or$fifo_sync.v:159$167_Y
  attribute \src "fifo_sync.v:160.24-160.53"
  wire $logic_or$fifo_sync.v:160$170_Y
  attribute \src "fifo_sync.v:161.24-161.53"
  wire $logic_or$fifo_sync.v:161$172_Y
  attribute \src "fifo_sync.v:168.12-168.40"
  wire $logic_or$fifo_sync.v:168$194_Y
  attribute \src "fifo_sync.v:255.34-255.67"
  wire $logic_or$fifo_sync.v:255$262_Y
  attribute \src "fifo_sync.v:255.34-255.80"
  wire $logic_or$fifo_sync.v:255$263_Y
  attribute \src "fifo_sync.v:261.35-261.55"
  wire $logic_or$fifo_sync.v:261$273_Y
  attribute \src "fifo_sync.v:272.24-272.83"
  wire $logic_or$fifo_sync.v:272$307_Y
  attribute \src "fifo_sync.v:276.73-277.47"
  wire $logic_or$fifo_sync.v:276$318_Y
  attribute \src "fifo_sync.v:276.21-277.49"
  wire $logic_or$fifo_sync.v:276$320_Y
  attribute \src "fifo_sync.v:280.24-280.86"
  wire $logic_or$fifo_sync.v:280$326_Y
  attribute \src "fifo_sync.v:223.18-223.29"
  wire $lt$fifo_sync.v:223$233_Y
  attribute \src "fifo_sync.v:223.35-223.54"
  wire $lt$fifo_sync.v:223$234_Y
  attribute \src "fifo_sync.v:236.36-236.60"
  wire $lt$fifo_sync.v:236$246_Y
  attribute \src "fifo_sync.v:245.29-245.32"
  wire width 32 $memrd$\mem$fifo_sync.v:245$252_DATA
  attribute \src "fifo_sync.v:248.29-248.32"
  wire width 32 $memrd$\mem$fifo_sync.v:248$255_DATA
  attribute \src "fifo_sync.v:255.46-255.66"
  wire $ne$fifo_sync.v:255$261_Y
  attribute \src "fifo_sync.v:75.25-75.37"
  wire $ne$fifo_sync.v:75$76_Y
  wire $procmux$479_Y
  wire $procmux$483_Y
  wire $procmux$487_Y
  wire $procmux$491_Y
  wire $procmux$495_Y
  wire $procmux$499_Y
  wire $procmux$583_Y
  wire $procmux$587_Y
  wire $procmux$595_Y
  wire $procmux$603_Y
  wire $procmux$611_Y
  wire $procmux$619_Y
  wire $procmux$627_Y
  wire $procmux$644_CMP
  wire $procmux$645_CMP
  wire $procmux$646_CMP
  wire $procmux$647_CMP
  wire width 11 $procmux$652_Y
  attribute \src "fifo_sync.v:185.35-185.44"
  wire width 11 $sub$fifo_sync.v:185$204_Y
  attribute \src "fifo_sync.v:185.47-185.56"
  wire width 11 $sub$fifo_sync.v:185$205_Y
  attribute \src "fifo_sync.v:80.61-80.71"
  attribute \unused_bits "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$fifo_sync.v:80$88_Y
  attribute \src "fifo_sync.v:79.41-79.85"
  attribute \unused_bits "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$fifo_sync.v:79$84_Y
  attribute \src "fifo_sync.v:80.41-80.71"
  attribute \unused_bits "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$fifo_sync.v:80$89_Y
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_880"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_880
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_890"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_890
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_900"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_900
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_910"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_910
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_930"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_930
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_940"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_940
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_950"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_950
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_960"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_960
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_980"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_980
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_91_sample_data_990"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_990
  attribute \hdlname "_witness_ anyinit_procdff_665"
  wire \_witness_.anyinit_procdff_665
  attribute \hdlname "_witness_ anyinit_procdff_666"
  wire \_witness_.anyinit_procdff_666
  attribute \hdlname "_witness_ anyinit_procdff_685"
  wire \_witness_.anyinit_procdff_685
  attribute \hdlname "_witness_ anyinit_procdff_686"
  wire \_witness_.anyinit_procdff_686
  attribute \hdlname "_witness_ anyinit_procdff_687"
  wire \_witness_.anyinit_procdff_687
  attribute \hdlname "_witness_ anyinit_procdff_688"
  wire \_witness_.anyinit_procdff_688
  attribute \hdlname "_witness_ anyinit_procdff_689"
  wire \_witness_.anyinit_procdff_689
  attribute \hdlname "_witness_ anyinit_procdff_690"
  wire \_witness_.anyinit_procdff_690
  attribute \hdlname "_witness_ anyinit_procdff_691"
  wire \_witness_.anyinit_procdff_691
  attribute \hdlname "_witness_ anyinit_procdff_692"
  wire \_witness_.anyinit_procdff_692
  attribute \hdlname "_witness_ anyinit_procdff_693"
  wire \_witness_.anyinit_procdff_693
  attribute \hdlname "_witness_ anyinit_procdff_695"
  wire \_witness_.anyinit_procdff_695
  attribute \hdlname "_witness_ anyinit_procdff_697"
  wire \_witness_.anyinit_procdff_697
  attribute \hdlname "_witness_ anyinit_procdff_699"
  wire \_witness_.anyinit_procdff_699
  attribute \hdlname "_witness_ anyinit_procdff_701"
  wire \_witness_.anyinit_procdff_701
  attribute \hdlname "_witness_ anyinit_procdff_703"
  wire \_witness_.anyinit_procdff_703
  attribute \hdlname "_witness_ anyinit_procdff_705"
  wire \_witness_.anyinit_procdff_705
  attribute \hdlname "_witness_ anyinit_procdff_707"
  wire \_witness_.anyinit_procdff_707
  attribute \hdlname "_witness_ anyinit_procdff_709"
  wire \_witness_.anyinit_procdff_709
  attribute \hdlname "_witness_ anyinit_procdff_711"
  wire \_witness_.anyinit_procdff_711
  attribute \hdlname "_witness_ anyinit_procdff_713"
  wire \_witness_.anyinit_procdff_713
  attribute \hdlname "_witness_ anyinit_procdff_715"
  wire \_witness_.anyinit_procdff_715
  attribute \hdlname "_witness_ anyinit_procdff_717"
  wire \_witness_.anyinit_procdff_717
  attribute \hdlname "_witness_ anyinit_procdff_719"
  wire \_witness_.anyinit_procdff_719
  attribute \hdlname "_witness_ anyinit_procdff_721"
  wire \_witness_.anyinit_procdff_721
  attribute \hdlname "_witness_ anyinit_procdff_723"
  wire \_witness_.anyinit_procdff_723
  attribute \hdlname "_witness_ anyinit_procdff_724"
  wire \_witness_.anyinit_procdff_724
  attribute \hdlname "_witness_ anyinit_procdff_725"
  wire width 32 \_witness_.anyinit_procdff_725
  attribute \hdlname "_witness_ anyinit_procdff_726"
  wire \_witness_.anyinit_procdff_726
  attribute \hdlname "_witness_ anyinit_procdff_727"
  wire \_witness_.anyinit_procdff_727
  attribute \hdlname "_witness_ anyinit_procdff_728"
  wire width 11 \_witness_.anyinit_procdff_728
  attribute \hdlname "_witness_ anyinit_procdff_729"
  wire width 32 \_witness_.anyinit_procdff_729
  attribute \hdlname "_witness_ anyinit_procdff_730"
  wire \_witness_.anyinit_procdff_730
  attribute \hdlname "_witness_ anyinit_procdff_732"
  wire \_witness_.anyinit_procdff_732
  attribute \hdlname "_witness_ anyinit_procdff_734"
  wire \_witness_.anyinit_procdff_734
  attribute \hdlname "_witness_ anyinit_procdff_736"
  wire \_witness_.anyinit_procdff_736
  attribute \hdlname "_witness_ anyinit_procdff_738"
  wire \_witness_.anyinit_procdff_738
  attribute \hdlname "_witness_ anyinit_procdff_740"
  wire \_witness_.anyinit_procdff_740
  attribute \hdlname "_witness_ anyinit_procdff_742"
  wire \_witness_.anyinit_procdff_742
  attribute \hdlname "_witness_ anyinit_procdff_743"
  wire \_witness_.anyinit_procdff_743
  attribute \hdlname "_witness_ anyinit_procdff_744"
  wire \_witness_.anyinit_procdff_744
  attribute \hdlname "_witness_ anyinit_procdff_745"
  wire \_witness_.anyinit_procdff_745
  attribute \hdlname "_witness_ anyinit_procdff_746"
  wire \_witness_.anyinit_procdff_746
  attribute \hdlname "_witness_ anyinit_procdff_748"
  wire \_witness_.anyinit_procdff_748
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1001"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1001
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1003"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1003
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1005"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1005
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1007"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1007
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1009"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1009
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1011"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1011
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1013"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1013
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1015"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1015
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1017"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1017
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1019"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1019
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1021"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1021
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1023"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1023
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1025"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1025
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1027"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1027
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1029"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1029
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1031"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1031
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1033"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1033
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1035"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1035
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1037"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1037
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1039"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1039
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1041"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1041
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1043"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1043
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1045"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1045
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1047"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1047
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1049"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1049
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1051"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1051
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1053"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1053
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1055"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1055
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1057"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1057
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1059"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1059
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1061"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1061
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1063"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1063
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1065"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1065
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1067"
  wire \_witness_.anyseq_auto_setundef_cc_525_execute_1067
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1069"
  wire width 32 \_witness_.anyseq_auto_setundef_cc_525_execute_1069
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_525_execute_1071"
  wire width 10 \_witness_.anyseq_auto_setundef_cc_525_execute_1071
  attribute \src "fifo_sync.v:210.25-210.37"
  wire \f_addr_valid
  attribute \src "fifo_sync.v:211.60-211.74"
  wire \f_both_in_fifo
  attribute \src "fifo_sync.v:131.26-131.37"
  wire width 5 \f_clk_count
  attribute \src "fifo_sync.v:130.26-130.36"
  wire width 5 \f_clk_step
  attribute \src "fifo_sync.v:206.42-206.54"
  wire width 11 \f_const_addr
  attribute \src "fifo_sync.v:207.42-207.55"
  wire width 32 \f_const_first
  attribute \src "fifo_sync.v:207.57-207.69"
  wire width 32 \f_const_next
  attribute \src "fifo_sync.v:209.25-209.42"
  wire width 11 \f_const_next_addr
  attribute \src "fifo_sync.v:184.25-184.31"
  wire width 11 \f_fill
  attribute \src "fifo_sync.v:211.25-211.40"
  wire \f_first_in_fifo
  attribute \src "fifo_sync.v:210.39-210.51"
  wire \f_next_valid
  attribute \src "fifo_sync.v:116.27-116.39"
  wire \f_past_valid
  attribute \init 1'0
  attribute \src "fifo_sync.v:116.9-116.25"
  wire \f_past_valid_gbl
  attribute \src "fifo_sync.v:213.25-213.37"
  wire \f_read_first
  attribute \src "fifo_sync.v:213.39-213.52"
  wire \f_read_second
  attribute \src "fifo_sync.v:211.42-211.58"
  wire \f_second_in_fifo
  attribute \src "fifo_sync.v:212.25-212.46"
  wire \f_wait_for_first_read
  attribute \src "fifo_sync.v:212.48-212.70"
  wire \f_wait_for_second_read
  attribute \src "fifo_sync.v:14.34-14.39"
  wire input 1 \i_clk
  attribute \src "fifo_sync.v:18.34-18.40"
  wire width 32 input 3 \i_data
  attribute \src "fifo_sync.v:23.34-23.38"
  wire input 6 \i_rd
  attribute \src "fifo_sync.v:15.34-15.40"
  wire input 2 \i_rstn
  attribute \src "fifo_sync.v:19.34-19.38"
  wire input 4 \i_wr
  attribute \src "fifo_sync.v:22.34-22.40"
  wire width 32 output 5 \o_data
  attribute \src "fifo_sync.v:28.34-28.41"
  wire output 9 \o_empty
  attribute \src "fifo_sync.v:26.34-26.40"
  wire width 11 output 7 \o_fill
  attribute \src "fifo_sync.v:27.34-27.40"
  wire output 8 \o_full
  attribute \src "fifo_sync.v:37.26-37.30"
  wire width 10 \rptr
  attribute \src "fifo_sync.v:41.27-41.36"
  wire width 10 \rptr_next
  attribute \src "fifo_sync.v:38.26-38.30"
  wire width 10 \wptr
  attribute \src "fifo_sync.v:42.27-42.37"
  wire width 10 \wptr_next2
  attribute \src "fifo_sync.v:141.24-141.48"
  cell $add $add$fifo_sync.v:141$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \f_clk_count
    connect \B \f_clk_step
    connect \Y $0\f_clk_count[4:0]
  end
  attribute \src "fifo_sync.v:215.32-215.48"
  cell $add $add$fifo_sync.v:215$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \f_const_addr
    connect \B 1'1
    connect \Y \f_const_next_addr
  end
  attribute \src "fifo_sync.v:51.25-51.35"
  cell $add $add$fifo_sync.v:51$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \rptr
    connect \B 1'1
    connect \Y \rptr_next
  end
  attribute \src "fifo_sync.v:52.25-52.35"
  cell $add $add$fifo_sync.v:52$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A \wptr
    connect \B 2'10
    connect \Y \wptr_next2
  end
  attribute \src "fifo_sync.v:72.25-72.33"
  cell $add $add$fifo_sync.v:72$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \wptr
    connect \B 1'1
    connect \Y $add$fifo_sync.v:72$75_Y
  end
  attribute \src "fifo_sync.v:79.75-79.85"
  cell $add $add$fifo_sync.v:79$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \o_fill
    connect \B 1'1
    connect \Y $add$fifo_sync.v:79$82_Y
  end
  attribute \reg "f_const_addr"
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $anyconst $anyconst$223
    parameter \WIDTH 11
    connect \Y \f_const_addr
  end
  attribute \reg "f_const_first"
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $anyconst $anyconst$224
    parameter \WIDTH 32
    connect \Y \f_const_first
  end
  attribute \reg "f_const_next"
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $anyconst $anyconst$225
    parameter \WIDTH 32
    connect \Y \f_const_next
  end
  attribute \src "fifo_sync.v:133.25-133.34"
  cell $anyconst $anyconst$99
    parameter \WIDTH 5
    connect \Y \f_clk_step
  end
  attribute \src "fifo_sync.v:125.30-126.34"
  cell $assert $assert$fifo_sync.v:125$362
    connect \A $0$formal$fifo_sync.v:125$25_CHECK[0:0]$95
    connect \EN $0$formal$fifo_sync.v:125$25_EN[0:0]$96
  end
  attribute \src "fifo_sync.v:157.39-159.54"
  cell $assert $assert$fifo_sync.v:157$370
    connect \A \_witness_.anyinit_procdff_736
    connect \EN $formal$fifo_sync.v:154$30_EN
  end
  attribute \src "fifo_sync.v:159.55-160.54"
  cell $assert $assert$fifo_sync.v:159$371
    connect \A \_witness_.anyinit_procdff_738
    connect \EN $formal$fifo_sync.v:154$30_EN
  end
  attribute \src "fifo_sync.v:160.55-161.54"
  cell $assert $assert$fifo_sync.v:160$372
    connect \A \_witness_.anyinit_procdff_740
    connect \EN $formal$fifo_sync.v:154$30_EN
  end
  attribute \src "fifo_sync.v:170.31-172.30"
  cell $assert $assert$fifo_sync.v:170$375
    connect \A \_witness_.anyinit_procdff_709
    connect \EN $formal$fifo_sync.v:168$36_EN
  end
  attribute \src "fifo_sync.v:172.31-173.30"
  cell $assert $assert$fifo_sync.v:172$376
    connect \A \_witness_.anyinit_procdff_711
    connect \EN $formal$fifo_sync.v:168$36_EN
  end
  attribute \src "fifo_sync.v:173.31-174.36"
  cell $assert $assert$fifo_sync.v:173$377
    connect \A \_witness_.anyinit_procdff_713
    connect \EN $formal$fifo_sync.v:168$36_EN
  end
  attribute \src "fifo_sync.v:174.37-175.36"
  cell $assert $assert$fifo_sync.v:174$378
    connect \A \_witness_.anyinit_procdff_715
    connect \EN $formal$fifo_sync.v:168$36_EN
  end
  attribute \src "fifo_sync.v:175.37-177.32"
  cell $assert $assert$fifo_sync.v:175$379
    connect \A \_witness_.anyinit_procdff_717
    connect \EN $formal$fifo_sync.v:168$36_EN
  end
  attribute \src "fifo_sync.v:177.33-178.28"
  cell $assert $assert$fifo_sync.v:177$380
    connect \A \_witness_.anyinit_procdff_719
    connect \EN $formal$fifo_sync.v:168$36_EN
  end
  attribute \src "fifo_sync.v:178.29-179.28"
  cell $assert $assert$fifo_sync.v:178$381
    connect \A \_witness_.anyinit_procdff_721
    connect \EN $formal$fifo_sync.v:168$36_EN
  end
  attribute \src "fifo_sync.v:187.12-187.32"
  cell $assert $assert$fifo_sync.v:187$382
    connect \A $0$formal$fifo_sync.v:187$45_CHECK[0:0]$402
    connect \EN $0$formal$fifo_sync.v:187$45_EN[0:0]$403
  end
  attribute \src "fifo_sync.v:189.33-190.57"
  cell $assert $assert$fifo_sync.v:189$383
    connect \A \_witness_.anyinit_procdff_699
    connect \EN \f_past_valid_gbl
  end
  attribute \src "fifo_sync.v:192.53-193.27"
  cell $assert $assert$fifo_sync.v:192$384
    connect \A \_witness_.anyinit_procdff_701
    connect \EN $formal$fifo_sync.v:192$48_EN
  end
  attribute \src "fifo_sync.v:195.24-196.28"
  cell $assert $assert$fifo_sync.v:195$385
    connect \A \_witness_.anyinit_procdff_703
    connect \EN $formal$fifo_sync.v:195$49_EN
  end
  attribute \src "fifo_sync.v:199.19-200.48"
  cell $assert $assert$fifo_sync.v:199$386
    connect \A $0$formal$fifo_sync.v:199$50_CHECK[0:0]$218
    connect \EN 1'1
  end
  attribute \src "fifo_sync.v:271.68-272.84"
  cell $assert $assert$fifo_sync.v:271$387
    connect \A \_witness_.anyinit_procdff_693
    connect \EN $formal$fifo_sync.v:271$51_EN
  end
  attribute \src "fifo_sync.v:274.37-277.50"
  cell $assert $assert$fifo_sync.v:274$388
    connect \A \_witness_.anyinit_procdff_695
    connect \EN $formal$fifo_sync.v:274$52_EN
  end
  attribute \src "fifo_sync.v:279.47-280.87"
  cell $assert $assert$fifo_sync.v:279$389
    connect \A \_witness_.anyinit_procdff_697
    connect \EN $formal$fifo_sync.v:279$53_EN
  end
  attribute \src "fifo_sync.v:135.19-136.32"
  cell $assume $assume$fifo_sync.v:135$363
    connect \A $0$formal$fifo_sync.v:135$26_CHECK[0:0]$101
    connect \EN 1'1
  end
  attribute \src "fifo_sync.v:136.33-137.50"
  cell $assume $assume$fifo_sync.v:136$364
    connect \A $0$formal$fifo_sync.v:136$27_CHECK[0:0]$103
    connect \EN 1'1
  end
  attribute \src "fifo_sync.v:145.33-146.47"
  cell $assume $assume$fifo_sync.v:145$365
    connect \A \_witness_.anyinit_procdff_746
    connect \EN \f_past_valid_gbl
  end
  attribute \src "fifo_sync.v:148.26-148.49"
  cell $assume $assume$fifo_sync.v:148$366
    connect \A \_witness_.anyinit_procdff_748
    connect \EN $formal$fifo_sync.v:148$29_EN
  end
  attribute \src "fifo_sync.v:154.36-155.38"
  cell $assume $assume$fifo_sync.v:154$367
    connect \A \_witness_.anyinit_procdff_730
    connect \EN $formal$fifo_sync.v:154$30_EN
  end
  attribute \src "fifo_sync.v:155.39-156.40"
  cell $assume $assume$fifo_sync.v:155$368
    connect \A \_witness_.anyinit_procdff_732
    connect \EN $formal$fifo_sync.v:154$30_EN
  end
  attribute \src "fifo_sync.v:156.41-157.38"
  cell $assume $assume$fifo_sync.v:156$369
    connect \A \_witness_.anyinit_procdff_734
    connect \EN $formal$fifo_sync.v:154$30_EN
  end
  attribute \src "fifo_sync.v:168.47-169.30"
  cell $assume $assume$fifo_sync.v:168$373
    connect \A \_witness_.anyinit_procdff_705
    connect \EN $formal$fifo_sync.v:168$36_EN
  end
  attribute \src "fifo_sync.v:169.31-170.30"
  cell $assume $assume$fifo_sync.v:169$374
    connect \A \_witness_.anyinit_procdff_707
    connect \EN $formal$fifo_sync.v:168$36_EN
  end
  cell $ff $auto$clk2fflogic.cc:150:execute$778
    parameter \WIDTH 1
    connect \D \i_clk
    connect \Q $auto$clk2fflogic.cc:148:execute$mem#0#past_clk#\i_clk$777
  end
  cell $eqx $auto$clk2fflogic.cc:162:execute$779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \i_clk $auto$clk2fflogic.cc:148:execute$mem#0#past_clk#\i_clk$777 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2411:Eqx$780
  end
  cell $ff $auto$clk2fflogic.cc:165:execute$782
    parameter \WIDTH 32
    connect \D { $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] }
    connect \Q $auto$clk2fflogic.cc:164:execute$mem#0#en_q$781
  end
  cell $ff $auto$clk2fflogic.cc:168:execute$784
    parameter \WIDTH 10
    connect \D $0$memwr$\mem$fifo_sync.v:46$24_ADDR[9:0]$64
    connect \Q $auto$clk2fflogic.cc:167:execute$mem#0#addr_q$783
  end
  cell $ff $auto$clk2fflogic.cc:171:execute$786
    parameter \WIDTH 32
    connect \D $0$memwr$\mem$fifo_sync.v:46$24_DATA[31:0]$65
    connect \Q $auto$clk2fflogic.cc:170:execute$mem#0#data_q$785
  end
  cell $mux $auto$clk2fflogic.cc:174:execute$787
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$clk2fflogic.cc:164:execute$mem#0#en_q$781
    connect \S $auto$rtlil.cc:2411:Eqx$780
    connect \Y $auto$rtlil.cc:2468:Mux$788
  end
  cell $not $auto$clk2fflogic.cc:58:sample_control$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rstn
    connect \Y $auto$rtlil.cc:2371:Not$800
  end
  cell $ff $auto$clk2fflogic.cc:67:sample_control$802
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2371:Not$800
    connect \Q $auto$clk2fflogic.cc:62:sample_control$$auto$rtlil.cc:2371:Not$800#sampled$801
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:148:execute$mem#0#past_clk#\i_clk$777 \i_clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2411:Eqx$796
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$790
    parameter \WIDTH 10
    connect \D \wptr
    connect \Q $auto$clk2fflogic.cc:86:sample_data$\wptr#sampled$789
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$792
    parameter \WIDTH 10
    connect \D $0\wptr[9:0]
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0\wptr[9:0]#sampled$791
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$808
    parameter \WIDTH 10
    connect \D \rptr
    connect \Q $auto$clk2fflogic.cc:86:sample_data$\rptr#sampled$807
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$810
    parameter \WIDTH 10
    connect \D $0\rptr[9:0]
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0\rptr[9:0]#sampled$809
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$826
    parameter \WIDTH 1
    connect \D \o_empty
    connect \Q $auto$clk2fflogic.cc:86:sample_data$\o_empty#sampled$825
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$828
    parameter \WIDTH 1
    connect \D $0\o_empty[0:0]
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0\o_empty[0:0]#sampled$827
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$844
    parameter \WIDTH 1
    connect \D \o_full
    connect \Q $auto$clk2fflogic.cc:86:sample_data$\o_full#sampled$843
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$846
    parameter \WIDTH 1
    connect \D $0\o_full[0:0]
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0\o_full[0:0]#sampled$845
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$862
    parameter \WIDTH 11
    connect \D \o_fill
    connect \Q $auto$clk2fflogic.cc:86:sample_data$\o_fill#sampled$861
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$864
    parameter \WIDTH 11
    connect \D $0\o_fill[10:0]
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0\o_fill[10:0]#sampled$863
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$880
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$888
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_880
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$882
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:290$58_CHECK[0:0]$336
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:290$58_CHECK[0:0]$336#sampled$881
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$890
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$898
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_890
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$892
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:289$57_CHECK[0:0]$334
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:289$57_CHECK[0:0]$334#sampled$891
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$900
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$908
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_900
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$902
    parameter \WIDTH 1
    connect \D \i_rd
    connect \Q $auto$clk2fflogic.cc:86:sample_data$\i_rd#sampled$901
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$910
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$918
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_910
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$912
    parameter \WIDTH 1
    connect \D \i_wr
    connect \Q $auto$clk2fflogic.cc:86:sample_data$\i_wr#sampled$911
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$920
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:86:sample_data$\f_past_valid#sampled$919
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$922
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid_gbl
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$930
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$938
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_930
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$932
    parameter \WIDTH 1
    connect \D \i_rstn
    connect \Q $auto$clk2fflogic.cc:86:sample_data$\i_rstn#sampled$931
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$940
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$948
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_940
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$942
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:295$59_CHECK[0:0]$343
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:295$59_CHECK[0:0]$343#sampled$941
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$950
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$958
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_950
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$960
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$968
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_960
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$970
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$978
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$formal$fifo_sync.v:299$60_EN#sampled$969
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$972
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:295$59_EN[0:0]$344
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:295$59_EN[0:0]$344#sampled$971
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$980
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$988
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_980
  end
  cell $ff $auto$clk2fflogic.cc:91:sample_data$982
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:299$60_CHECK[0:0]$349
    connect \Q $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:299$60_CHECK[0:0]$349#sampled$981
  end
  cell $anyinit $auto$clk2fflogic.cc:91:sample_data$990
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2468:Mux$998
    connect \Q \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_990
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$797
    parameter \WIDTH 10
    connect \A $auto$clk2fflogic.cc:86:sample_data$\wptr#sampled$789
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0\wptr[9:0]#sampled$791
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$798
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$803
    parameter \WIDTH 10
    connect \A $auto$rtlil.cc:2468:Mux$798
    connect \B 10'0000000000
    connect \S $auto$clk2fflogic.cc:62:sample_control$$auto$rtlil.cc:2371:Not$800#sampled$801
    connect \Y $auto$rtlil.cc:2468:Mux$804
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$805
    parameter \WIDTH 10
    connect \A 10'0000000000
    connect \B $auto$rtlil.cc:2468:Mux$804
    connect \S \i_rstn
    connect \Y \wptr
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$815
    parameter \WIDTH 10
    connect \A $auto$clk2fflogic.cc:86:sample_data$\rptr#sampled$807
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0\rptr[9:0]#sampled$809
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$816
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$821
    parameter \WIDTH 10
    connect \A $auto$rtlil.cc:2468:Mux$816
    connect \B 10'0000000000
    connect \S $auto$clk2fflogic.cc:62:sample_control$$auto$rtlil.cc:2371:Not$800#sampled$801
    connect \Y $auto$rtlil.cc:2468:Mux$822
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$823
    parameter \WIDTH 10
    connect \A 10'0000000000
    connect \B $auto$rtlil.cc:2468:Mux$822
    connect \S \i_rstn
    connect \Y \rptr
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$833
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:86:sample_data$\o_empty#sampled$825
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0\o_empty[0:0]#sampled$827
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$834
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$839
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2468:Mux$834
    connect \B 1'1
    connect \S $auto$clk2fflogic.cc:62:sample_control$$auto$rtlil.cc:2371:Not$800#sampled$801
    connect \Y $auto$rtlil.cc:2468:Mux$840
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$841
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:2468:Mux$840
    connect \S \i_rstn
    connect \Y \o_empty
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$851
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:86:sample_data$\o_full#sampled$843
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0\o_full[0:0]#sampled$845
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$852
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$857
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2468:Mux$852
    connect \B 1'0
    connect \S $auto$clk2fflogic.cc:62:sample_control$$auto$rtlil.cc:2371:Not$800#sampled$801
    connect \Y $auto$rtlil.cc:2468:Mux$858
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$859
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:2468:Mux$858
    connect \S \i_rstn
    connect \Y \o_full
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$869
    parameter \WIDTH 11
    connect \A $auto$clk2fflogic.cc:86:sample_data$\o_fill#sampled$861
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0\o_fill[10:0]#sampled$863
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$870
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$875
    parameter \WIDTH 11
    connect \A $auto$rtlil.cc:2468:Mux$870
    connect \B 11'00000000000
    connect \S $auto$clk2fflogic.cc:62:sample_control$$auto$rtlil.cc:2371:Not$800#sampled$801
    connect \Y $auto$rtlil.cc:2468:Mux$876
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$877
    parameter \WIDTH 11
    connect \A 11'00000000000
    connect \B $auto$rtlil.cc:2468:Mux$876
    connect \S \i_rstn
    connect \Y \o_fill
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$887
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_880
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:290$58_CHECK[0:0]$336#sampled$881
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$888
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$897
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_890
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:289$57_CHECK[0:0]$334#sampled$891
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$898
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$907
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_900
    connect \B $auto$clk2fflogic.cc:86:sample_data$\i_rd#sampled$901
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$908
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$917
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_910
    connect \B $auto$clk2fflogic.cc:86:sample_data$\i_wr#sampled$911
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$918
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$927
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:86:sample_data$\f_past_valid#sampled$919
    connect \B \f_past_valid_gbl
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$937
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_930
    connect \B $auto$clk2fflogic.cc:86:sample_data$\i_rstn#sampled$931
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$938
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$947
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_940
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:295$59_CHECK[0:0]$343#sampled$941
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$948
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$957
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_950
    connect \B $auto$clk2fflogic.cc:86:sample_data$\i_wr#sampled$911
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$958
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$967
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_960
    connect \B $auto$clk2fflogic.cc:86:sample_data$\o_full#sampled$843
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$968
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$977
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:86:sample_data$$formal$fifo_sync.v:299$60_EN#sampled$969
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:295$59_EN[0:0]$344#sampled$971
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$978
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$987
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_980
    connect \B $auto$clk2fflogic.cc:86:sample_data$$0$formal$fifo_sync.v:299$60_CHECK[0:0]$349#sampled$981
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$988
  end
  cell $mux $auto$clk2fflogic.cc:98:mux$997
    parameter \WIDTH 1
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_91_sample_data_990
    connect \B $auto$clk2fflogic.cc:86:sample_data$\o_full#sampled$843
    connect \S $auto$rtlil.cc:2411:Eqx$796
    connect \Y $auto$rtlil.cc:2468:Mux$998
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$646_CMP $procmux$645_CMP $procmux$644_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$763
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$647_CMP $procmux$644_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$765
  end
  cell $anyseq $auto$setundef.cc:525:execute$1001
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1001
  end
  cell $anyseq $auto$setundef.cc:525:execute$1003
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1003
  end
  cell $anyseq $auto$setundef.cc:525:execute$1005
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1005
  end
  cell $anyseq $auto$setundef.cc:525:execute$1007
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1007
  end
  cell $anyseq $auto$setundef.cc:525:execute$1009
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1009
  end
  cell $anyseq $auto$setundef.cc:525:execute$1011
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1011
  end
  cell $anyseq $auto$setundef.cc:525:execute$1013
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1013
  end
  cell $anyseq $auto$setundef.cc:525:execute$1015
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1015
  end
  cell $anyseq $auto$setundef.cc:525:execute$1017
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1017
  end
  cell $anyseq $auto$setundef.cc:525:execute$1019
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1019
  end
  cell $anyseq $auto$setundef.cc:525:execute$1021
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1021
  end
  cell $anyseq $auto$setundef.cc:525:execute$1023
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1023
  end
  cell $anyseq $auto$setundef.cc:525:execute$1025
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1025
  end
  cell $anyseq $auto$setundef.cc:525:execute$1027
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1027
  end
  cell $anyseq $auto$setundef.cc:525:execute$1029
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1029
  end
  cell $anyseq $auto$setundef.cc:525:execute$1031
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1031
  end
  cell $anyseq $auto$setundef.cc:525:execute$1033
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1033
  end
  cell $anyseq $auto$setundef.cc:525:execute$1035
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1035
  end
  cell $anyseq $auto$setundef.cc:525:execute$1037
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1037
  end
  cell $anyseq $auto$setundef.cc:525:execute$1039
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1039
  end
  cell $anyseq $auto$setundef.cc:525:execute$1041
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1041
  end
  cell $anyseq $auto$setundef.cc:525:execute$1043
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1043
  end
  cell $anyseq $auto$setundef.cc:525:execute$1045
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1045
  end
  cell $anyseq $auto$setundef.cc:525:execute$1047
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1047
  end
  cell $anyseq $auto$setundef.cc:525:execute$1049
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1049
  end
  cell $anyseq $auto$setundef.cc:525:execute$1051
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1051
  end
  cell $anyseq $auto$setundef.cc:525:execute$1053
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1053
  end
  cell $anyseq $auto$setundef.cc:525:execute$1055
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1055
  end
  cell $anyseq $auto$setundef.cc:525:execute$1057
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1057
  end
  cell $anyseq $auto$setundef.cc:525:execute$1059
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1059
  end
  cell $anyseq $auto$setundef.cc:525:execute$1061
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1061
  end
  cell $anyseq $auto$setundef.cc:525:execute$1063
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1063
  end
  cell $anyseq $auto$setundef.cc:525:execute$1065
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1065
  end
  cell $anyseq $auto$setundef.cc:525:execute$1067
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1067
  end
  cell $anyseq $auto$setundef.cc:525:execute$1069
    parameter \WIDTH 32
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1069
  end
  cell $anyseq $auto$setundef.cc:525:execute$1071
    parameter \WIDTH 10
    connect \Y \_witness_.anyseq_auto_setundef_cc_525_execute_1071
  end
  attribute \src "fifo_sync.v:286.33-287.22"
  cell $cover $cover$fifo_sync.v:286$390
    connect \A $auto$rtlil.cc:2468:Mux$938
    connect \EN \f_past_valid
  end
  attribute \src "fifo_sync.v:287.23-288.20"
  cell $cover $cover$fifo_sync.v:287$391
    connect \A $auto$rtlil.cc:2468:Mux$918
    connect \EN \f_past_valid
  end
  attribute \src "fifo_sync.v:288.21-289.20"
  cell $cover $cover$fifo_sync.v:288$392
    connect \A $auto$rtlil.cc:2468:Mux$908
    connect \EN \f_past_valid
  end
  attribute \src "fifo_sync.v:289.21-290.31"
  cell $cover $cover$fifo_sync.v:289$393
    connect \A $auto$rtlil.cc:2468:Mux$898
    connect \EN \f_past_valid
  end
  attribute \src "fifo_sync.v:290.32-291.34"
  cell $cover $cover$fifo_sync.v:290$394
    connect \A $auto$rtlil.cc:2468:Mux$888
    connect \EN \f_past_valid
  end
  attribute \src "fifo_sync.v:295.25-296.62"
  cell $cover $cover$fifo_sync.v:295$395
    connect \A $auto$rtlil.cc:2468:Mux$948
    connect \EN $auto$rtlil.cc:2468:Mux$978
  end
  attribute \src "fifo_sync.v:299.25-300.46"
  cell $cover $cover$fifo_sync.v:299$396
    connect \A $auto$rtlil.cc:2468:Mux$988
    connect \EN $auto$rtlil.cc:2468:Mux$978
  end
  attribute \src "fifo_sync.v:303.29-304.50"
  cell $cover $cover$fifo_sync.v:303$397
    connect \A \_witness_.anyinit_procdff_666
    connect \EN $formal$fifo_sync.v:303$61_EN
  end
  attribute \src "fifo_sync.v:307.13-308.22"
  cell $cover $cover$fifo_sync.v:307$398
    connect \A \o_full
    connect \EN 1'1
  end
  attribute \src "fifo_sync.v:137.16-137.49"
  cell $eq $eq$fifo_sync.v:137$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_clk
    connect \B \f_clk_count [4]
    connect \Y $0$formal$fifo_sync.v:136$27_CHECK[0:0]$103
  end
  attribute \src "fifo_sync.v:146.16-146.46"
  cell $eq $eq$fifo_sync.v:146$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:146$121_Y
    connect \B $logic_and$fifo_sync.v:146$125_Y
    connect \Y $0$formal$fifo_sync.v:145$28_CHECK[0:0]$114
  end
  attribute \src "fifo_sync.v:155.24-155.31"
  cell $eq $eq$fifo_sync.v:155$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_724
    connect \B \i_wr
    connect \Y $eq$fifo_sync.v:155$162_Y
  end
  attribute \src "fifo_sync.v:156.24-156.31"
  cell $eq $eq$fifo_sync.v:156$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_725
    connect \B \i_data
    connect \Y $eq$fifo_sync.v:156$163_Y
  end
  attribute \src "fifo_sync.v:157.24-157.31"
  cell $eq $eq$fifo_sync.v:157$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_726
    connect \B \i_rd
    connect \Y $eq$fifo_sync.v:157$164_Y
  end
  attribute \src "fifo_sync.v:159.24-159.31"
  cell $eq $eq$fifo_sync.v:159$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_727
    connect \B \o_full
    connect \Y $eq$fifo_sync.v:159$165_Y
  end
  attribute \src "fifo_sync.v:160.24-160.31"
  cell $eq $eq$fifo_sync.v:160$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_728
    connect \B \o_fill
    connect \Y $eq$fifo_sync.v:160$168_Y
  end
  attribute \src "fifo_sync.v:161.24-161.31"
  cell $eq $eq$fifo_sync.v:161$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_729
    connect \B \o_data
    connect \Y $eq$fifo_sync.v:161$171_Y
  end
  attribute \src "fifo_sync.v:169.20-169.29"
  cell $not $eq$fifo_sync.v:169$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \Y $eq$fifo_sync.v:169$195_Y
  end
  attribute \src "fifo_sync.v:170.20-170.29"
  cell $not $eq$fifo_sync.v:170$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \Y $eq$fifo_sync.v:170$196_Y
  end
  attribute \src "fifo_sync.v:172.20-172.29"
  cell $logic_not $eq$fifo_sync.v:172$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \Y $eq$fifo_sync.v:172$197_Y
  end
  attribute \src "fifo_sync.v:173.20-173.29"
  cell $logic_not $eq$fifo_sync.v:173$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \wptr
    connect \Y $eq$fifo_sync.v:173$198_Y
  end
  attribute \src "fifo_sync.v:174.20-174.35"
  cell $eq $eq$fifo_sync.v:174$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rptr_next
    connect \B 1'1
    connect \Y $eq$fifo_sync.v:174$199_Y
  end
  attribute \src "fifo_sync.v:175.20-175.35"
  cell $eq $eq$fifo_sync.v:175$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wptr_next2
    connect \B 2'10
    connect \Y $eq$fifo_sync.v:175$200_Y
  end
  attribute \src "fifo_sync.v:177.20-177.31"
  cell $logic_not $eq$fifo_sync.v:177$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \o_fill
    connect \Y $eq$fifo_sync.v:177$201_Y
  end
  attribute \src "fifo_sync.v:187.20-187.31"
  cell $logic_not $eq$fifo_sync.v:187$404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \Y $0$formal$fifo_sync.v:187$45_CHECK[0:0]$402
  end
  attribute \src "fifo_sync.v:192.12-192.52"
  cell $eq $eq$fifo_sync.v:192$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \B 11'10000000000
    connect \Y $eq$fifo_sync.v:192$215_Y
  end
  attribute \src "fifo_sync.v:200.17-200.29"
  cell $eq $eq$fifo_sync.v:200$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B \wptr
    connect \Y $eq$fifo_sync.v:200$220_Y
  end
  attribute \src "fifo_sync.v:200.16-200.47"
  cell $eq $eq$fifo_sync.v:200$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fifo_sync.v:200$220_Y
    connect \B $0$formal$fifo_sync.v:187$45_CHECK[0:0]$402
    connect \Y $0$formal$fifo_sync.v:199$50_CHECK[0:0]$218
  end
  attribute \src "fifo_sync.v:245.29-245.79"
  cell $eq $eq$fifo_sync.v:245$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $memrd$\mem$fifo_sync.v:245$252_DATA
    connect \B \f_const_first
    connect \Y $eq$fifo_sync.v:245$253_Y
  end
  attribute \src "fifo_sync.v:248.29-248.83"
  cell $eq $eq$fifo_sync.v:248$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $memrd$\mem$fifo_sync.v:248$255_DATA
    connect \B \f_const_next
    connect \Y $eq$fifo_sync.v:248$256_Y
  end
  attribute \src "fifo_sync.v:257.35-257.58"
  cell $eq $eq$fifo_sync.v:257$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \o_data
    connect \B \f_const_first
    connect \Y $eq$fifo_sync.v:257$265_Y
  end
  attribute \src "fifo_sync.v:258.25-258.45"
  cell $eq $eq$fifo_sync.v:258$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B \f_const_addr
    connect \Y $eq$fifo_sync.v:258$269_Y
  end
  attribute \src "fifo_sync.v:262.35-262.60"
  cell $eq $eq$fifo_sync.v:262$275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \f_const_next_addr
    connect \B \rptr
    connect \Y $eq$fifo_sync.v:262$275_Y
  end
  attribute \src "fifo_sync.v:264.36-264.58"
  cell $eq $eq$fifo_sync.v:264$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \o_data
    connect \B \f_const_next
    connect \Y $eq$fifo_sync.v:264$277_Y
  end
  attribute \src "fifo_sync.v:265.26-265.51"
  cell $eq $eq$fifo_sync.v:265$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B \f_const_next_addr
    connect \Y $eq$fifo_sync.v:265$281_Y
  end
  attribute \src "fifo_sync.v:79.42-79.62"
  cell $eq $eq$fifo_sync.v:79$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \o_fill
    connect \B 11'10000000000
    connect \Y $eq$fifo_sync.v:79$81_Y
  end
  attribute \src "fifo_sync.v:86.33-86.50"
  cell $eq $eq$fifo_sync.v:86$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \rptr_next
    connect \B \wptr
    connect \Y $eq$fifo_sync.v:86$90_Y
  end
  attribute \src "fifo_sync.v:91.33-91.51"
  cell $eq $eq$fifo_sync.v:91$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \wptr_next2
    connect \B \rptr
    connect \Y $eq$fifo_sync.v:91$91_Y
  end
  attribute \src "fifo_sync.v:185.22-185.31"
  cell $gt $gt$fifo_sync.v:185$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \wptr
    connect \B \rptr
    connect \Y $gt$fifo_sync.v:185$203_Y
  end
  attribute \src "fifo_sync.v:220.30-220.49"
  cell $gt $gt$fifo_sync.v:220$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \wptr
    connect \B \f_const_addr
    connect \Y $gt$fifo_sync.v:220$229_Y
  end
  attribute \src "fifo_sync.v:233.30-233.54"
  cell $gt $gt$fifo_sync.v:233$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \wptr
    connect \B \f_const_next_addr
    connect \Y $gt$fifo_sync.v:233$241_Y
  end
  attribute \module_not_derived 1
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $initstate $initstate$46
    connect \Y $0$formal$fifo_sync.v:187$45_EN[0:0]$403
  end
  attribute \src "fifo_sync.v:190.16-190.56"
  cell $le $le$fifo_sync.v:190$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \B 11'10000000000
    connect \Y $0$formal$fifo_sync.v:189$47_CHECK[0:0]$208
  end
  attribute \src "fifo_sync.v:220.55-220.75"
  cell $le $le$fifo_sync.v:220$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B \f_const_addr
    connect \Y $le$fifo_sync.v:220$231_Y
  end
  attribute \src "fifo_sync.v:233.60-233.85"
  cell $le $le$fifo_sync.v:233$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B \f_const_next_addr
    connect \Y $le$fifo_sync.v:233$243_Y
  end
  attribute \src "fifo_sync.v:146.16-146.21"
  cell $logic_and $logic_and$fifo_sync.v:146$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \_witness_.anyinit_procdff_742 }
    connect \B $logic_not$fifo_sync.v:0$120_Y
    connect \Y $logic_and$fifo_sync.v:146$121_Y
  end
  attribute \src "fifo_sync.v:146.33-146.38"
  cell $logic_and $logic_and$fifo_sync.v:146$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \_witness_.anyinit_procdff_743 }
    connect \B $logic_not$fifo_sync.v:0$120_Y
    connect \Y $logic_and$fifo_sync.v:146$125_Y
  end
  attribute \src "fifo_sync.v:148.13-148.18"
  cell $logic_and $logic_and$fifo_sync.v:148$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:0$128_Y
    connect \B { 31'0000000000000000000000000000000 \i_clk }
    connect \Y $logic_and$fifo_sync.v:148$130_Y
  end
  attribute \src "fifo_sync.v:148.35-148.40"
  cell $logic_and $logic_and$fifo_sync.v:148$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:0$133_Y
    connect \B { 31'0000000000000000000000000000000 \i_rstn }
    connect \Y $logic_and$fifo_sync.v:148$135_Y
  end
  attribute \src "fifo_sync.v:154.17-154.22"
  cell $logic_and $logic_and$fifo_sync.v:154$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:0$158_Y
    connect \B { 31'0000000000000000000000000000000 \i_clk }
    connect \Y $logic_and$fifo_sync.v:154$160_Y
  end
  attribute \src "fifo_sync.v:220.12-220.50"
  cell $logic_and $logic_and$fifo_sync.v:220$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$fifo_sync.v:185$203_Y
    connect \B $gt$fifo_sync.v:220$229_Y
    connect \Y $logic_and$fifo_sync.v:220$230_Y
  end
  attribute \src "fifo_sync.v:220.12-220.76"
  cell $logic_and $logic_and$fifo_sync.v:220$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:220$230_Y
    connect \B $le$fifo_sync.v:220$231_Y
    connect \Y $logic_and$fifo_sync.v:220$232_Y
  end
  attribute \src "fifo_sync.v:223.17-223.55"
  cell $logic_and $logic_and$fifo_sync.v:223$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$fifo_sync.v:223$233_Y
    connect \B $lt$fifo_sync.v:223$234_Y
    connect \Y $logic_and$fifo_sync.v:223$235_Y
  end
  attribute \src "fifo_sync.v:226.17-226.56"
  cell $logic_and $logic_and$fifo_sync.v:226$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$fifo_sync.v:223$233_Y
    connect \B $le$fifo_sync.v:220$231_Y
    connect \Y $logic_and$fifo_sync.v:226$238_Y
  end
  attribute \src "fifo_sync.v:233.12-233.55"
  cell $logic_and $logic_and$fifo_sync.v:233$242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$fifo_sync.v:185$203_Y
    connect \B $gt$fifo_sync.v:233$241_Y
    connect \Y $logic_and$fifo_sync.v:233$242_Y
  end
  attribute \src "fifo_sync.v:233.12-233.86"
  cell $logic_and $logic_and$fifo_sync.v:233$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:233$242_Y
    connect \B $le$fifo_sync.v:233$243_Y
    connect \Y $logic_and$fifo_sync.v:233$244_Y
  end
  attribute \src "fifo_sync.v:236.18-236.61"
  cell $logic_and $logic_and$fifo_sync.v:236$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$fifo_sync.v:223$233_Y
    connect \B $lt$fifo_sync.v:236$246_Y
    connect \Y $logic_and$fifo_sync.v:236$247_Y
  end
  attribute \src "fifo_sync.v:239.18-239.62"
  cell $logic_and $logic_and$fifo_sync.v:239$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$fifo_sync.v:223$233_Y
    connect \B $le$fifo_sync.v:233$243_Y
    connect \Y $logic_and$fifo_sync.v:239$250_Y
  end
  attribute \src "fifo_sync.v:244.28-245.80"
  cell $logic_and $logic_and$fifo_sync.v:244$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_addr_valid
    connect \B $eq$fifo_sync.v:245$253_Y
    connect \Y \f_first_in_fifo
  end
  attribute \src "fifo_sync.v:247.28-248.84"
  cell $logic_and $logic_and$fifo_sync.v:247$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_next_valid
    connect \B $eq$fifo_sync.v:248$256_Y
    connect \Y \f_second_in_fifo
  end
  attribute \src "fifo_sync.v:250.28-250.67"
  cell $logic_and $logic_and$fifo_sync.v:250$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_first_in_fifo
    connect \B \f_second_in_fifo
    connect \Y \f_both_in_fifo
  end
  attribute \src "fifo_sync.v:254.33-255.81"
  cell $logic_and $logic_and$fifo_sync.v:254$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_both_in_fifo
    connect \B $logic_or$fifo_sync.v:255$263_Y
    connect \Y \f_wait_for_first_read
  end
  attribute \src "fifo_sync.v:257.24-257.59"
  cell $logic_and $logic_and$fifo_sync.v:257$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \B $eq$fifo_sync.v:257$265_Y
    connect \Y $logic_and$fifo_sync.v:257$266_Y
  end
  attribute \src "fifo_sync.v:257.24-257.73"
  cell $logic_and $logic_and$fifo_sync.v:257$268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:257$266_Y
    connect \B $logic_not$fifo_sync.v:257$267_Y
    connect \Y $logic_and$fifo_sync.v:257$268_Y
  end
  attribute \src "fifo_sync.v:257.24-258.46"
  cell $logic_and $logic_and$fifo_sync.v:257$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:257$268_Y
    connect \B $eq$fifo_sync.v:258$269_Y
    connect \Y $logic_and$fifo_sync.v:257$270_Y
  end
  attribute \src "fifo_sync.v:257.24-258.66"
  cell $logic_and $logic_and$fifo_sync.v:257$271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:257$270_Y
    connect \B \f_both_in_fifo
    connect \Y \f_read_first
  end
  attribute \src "fifo_sync.v:260.34-261.56"
  cell $logic_and $logic_and$fifo_sync.v:260$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_second_in_fifo
    connect \B $logic_or$fifo_sync.v:261$273_Y
    connect \Y $logic_and$fifo_sync.v:260$274_Y
  end
  attribute \src "fifo_sync.v:260.34-262.61"
  cell $logic_and $logic_and$fifo_sync.v:260$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:260$274_Y
    connect \B $eq$fifo_sync.v:262$275_Y
    connect \Y \f_wait_for_second_read
  end
  attribute \src "fifo_sync.v:264.25-264.59"
  cell $logic_and $logic_and$fifo_sync.v:264$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \B $eq$fifo_sync.v:264$277_Y
    connect \Y $logic_and$fifo_sync.v:264$278_Y
  end
  attribute \src "fifo_sync.v:264.25-264.73"
  cell $logic_and $logic_and$fifo_sync.v:264$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:264$278_Y
    connect \B $logic_not$fifo_sync.v:257$267_Y
    connect \Y $logic_and$fifo_sync.v:264$280_Y
  end
  attribute \src "fifo_sync.v:264.25-265.52"
  cell $logic_and $logic_and$fifo_sync.v:264$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:264$280_Y
    connect \B $eq$fifo_sync.v:265$281_Y
    connect \Y $logic_and$fifo_sync.v:264$282_Y
  end
  attribute \src "fifo_sync.v:264.25-266.43"
  cell $logic_and $logic_and$fifo_sync.v:264$283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:264$282_Y
    connect \B \f_second_in_fifo
    connect \Y \f_read_second
  end
  attribute \src "fifo_sync.v:270.12-270.38"
  cell $logic_and $logic_and$fifo_sync.v:270$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid_gbl
    connect \B \i_rstn
    connect \Y $logic_and$fifo_sync.v:270$299_Y
  end
  attribute \src "fifo_sync.v:271.16-271.67"
  cell $logic_and $logic_and$fifo_sync.v:271$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:271$300_Y
    connect \B \_witness_.anyinit_procdff_686
    connect \Y $logic_and$fifo_sync.v:271$301_Y
  end
  attribute \src "fifo_sync.v:272.53-272.58"
  cell $logic_and $logic_and$fifo_sync.v:272$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:0$303_Y
    connect \B { 31'0000000000000000000000000000000 \i_clk }
    connect \Y $logic_and$fifo_sync.v:272$305_Y
  end
  attribute \src "fifo_sync.v:272.52-272.82"
  cell $logic_and $logic_and$fifo_sync.v:272$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:272$305_Y
    connect \B \f_read_first
    connect \Y $logic_and$fifo_sync.v:272$306_Y
  end
  attribute \src "fifo_sync.v:276.24-276.29"
  cell $logic_and $logic_and$fifo_sync.v:276$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:0$309_Y
    connect \B { 31'0000000000000000000000000000000 \i_clk }
    connect \Y $logic_and$fifo_sync.v:276$311_Y
  end
  attribute \src "fifo_sync.v:276.22-276.53"
  cell $logic_and $logic_and$fifo_sync.v:276$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:276$312_Y
    connect \B \f_read_first
    connect \Y $logic_and$fifo_sync.v:276$313_Y
  end
  attribute \src "fifo_sync.v:276.58-276.63"
  cell $logic_and $logic_and$fifo_sync.v:276$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:0$315_Y
    connect \B { 31'0000000000000000000000000000000 \i_clk }
    connect \Y $logic_and$fifo_sync.v:276$317_Y
  end
  attribute \src "fifo_sync.v:276.58-277.48"
  cell $logic_and $logic_and$fifo_sync.v:276$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:276$317_Y
    connect \B $logic_or$fifo_sync.v:276$318_Y
    connect \Y $logic_and$fifo_sync.v:276$319_Y
  end
  attribute \src "fifo_sync.v:280.53-280.58"
  cell $logic_and $logic_and$fifo_sync.v:280$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:0$322_Y
    connect \B { 31'0000000000000000000000000000000 \i_clk }
    connect \Y $logic_and$fifo_sync.v:280$324_Y
  end
  attribute \src "fifo_sync.v:280.52-280.85"
  cell $logic_and $logic_and$fifo_sync.v:280$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:280$324_Y
    connect \B \f_read_second
    connect \Y $logic_and$fifo_sync.v:280$325_Y
  end
  attribute \src "fifo_sync.v:290.15-290.30"
  cell $logic_and $logic_and$fifo_sync.v:290$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_empty
    connect \B \i_rd
    connect \Y $0$formal$fifo_sync.v:289$57_CHECK[0:0]$334
  end
  attribute \src "fifo_sync.v:291.15-291.33"
  cell $logic_and $logic_and$fifo_sync.v:291$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_full
    connect \B \i_wr
    connect \Y $0$formal$fifo_sync.v:290$58_CHECK[0:0]$336
  end
  attribute \src "fifo_sync.v:296.19-296.49"
  cell $logic_and $logic_and$fifo_sync.v:296$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2468:Mux$968
    connect \B $auto$rtlil.cc:2468:Mux$958
    connect \Y $logic_and$fifo_sync.v:296$345_Y
  end
  attribute \src "fifo_sync.v:296.19-296.61"
  cell $logic_and $logic_and$fifo_sync.v:296$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:296$345_Y
    connect \B \o_full
    connect \Y $logic_and$fifo_sync.v:296$346_Y
  end
  attribute \src "fifo_sync.v:300.19-300.45"
  cell $logic_and $logic_and$fifo_sync.v:300$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2468:Mux$998
    connect \B $logic_not$fifo_sync.v:179$202_Y
    connect \Y $logic_and$fifo_sync.v:300$352_Y
  end
  attribute \src "fifo_sync.v:304.19-304.49"
  cell $logic_and $logic_and$fifo_sync.v:304$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_empty
    connect \B $logic_not$fifo_sync.v:304$357_Y
    connect \Y $logic_and$fifo_sync.v:304$358_Y
  end
  attribute \src "fifo_sync.v:75.16-75.38"
  cell $logic_and $logic_and$fifo_sync.v:75$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \B $ne$fifo_sync.v:75$76_Y
    connect \Y $logic_and$fifo_sync.v:75$77_Y
  end
  attribute \src "fifo_sync.v:79.16-79.29"
  cell $logic_and $logic_and$fifo_sync.v:79$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \B $logic_not$fifo_sync.v:255$260_Y
    connect \Y $logic_and$fifo_sync.v:79$80_Y
  end
  attribute \src "fifo_sync.v:80.16-80.29"
  cell $logic_and $logic_and$fifo_sync.v:80$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:80$85_Y
    connect \B \i_rd
    connect \Y $logic_and$fifo_sync.v:80$86_Y
  end
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_sync.v:0$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \i_rstn }
    connect \Y $logic_not$fifo_sync.v:0$120_Y
  end
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_sync.v:0$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \_witness_.anyinit_procdff_744 }
    connect \Y $logic_not$fifo_sync.v:0$128_Y
  end
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_sync.v:0$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \_witness_.anyinit_procdff_745 }
    connect \Y $logic_not$fifo_sync.v:0$133_Y
  end
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_sync.v:0$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \_witness_.anyinit_procdff_723 }
    connect \Y $logic_not$fifo_sync.v:0$158_Y
  end
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_sync.v:0$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \_witness_.anyinit_procdff_687 }
    connect \Y $logic_not$fifo_sync.v:0$303_Y
  end
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_sync.v:0$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \_witness_.anyinit_procdff_689 }
    connect \Y $logic_not$fifo_sync.v:0$309_Y
  end
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_sync.v:0$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \_witness_.anyinit_procdff_690 }
    connect \Y $logic_not$fifo_sync.v:0$315_Y
  end
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_sync.v:0$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \_witness_.anyinit_procdff_692 }
    connect \Y $logic_not$fifo_sync.v:0$322_Y
  end
  attribute \src "fifo_sync.v:126.20-126.33"
  cell $logic_not $logic_not$fifo_sync.v:126$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \Y $logic_not$fifo_sync.v:126$98_Y
  end
  attribute \src "fifo_sync.v:148.34-148.48"
  cell $logic_not $logic_not$fifo_sync.v:148$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:148$135_Y
    connect \Y $logic_not$fifo_sync.v:148$136_Y
  end
  attribute \src "fifo_sync.v:159.45-159.52"
  cell $logic_not $logic_not$fifo_sync.v:159$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rstn
    connect \Y $logic_not$fifo_sync.v:159$166_Y
  end
  attribute \src "fifo_sync.v:179.20-179.27"
  cell $logic_not $logic_not$fifo_sync.v:179$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_full
    connect \Y $logic_not$fifo_sync.v:179$202_Y
  end
  attribute \src "fifo_sync.v:255.35-255.40"
  cell $logic_not $logic_not$fifo_sync.v:255$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \Y $logic_not$fifo_sync.v:255$260_Y
  end
  attribute \src "fifo_sync.v:257.64-257.72"
  cell $logic_not $logic_not$fifo_sync.v:257$267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_empty
    connect \Y $logic_not$fifo_sync.v:257$267_Y
  end
  attribute \src "fifo_sync.v:271.17-271.37"
  cell $logic_not $logic_not$fifo_sync.v:271$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_685
    connect \Y $logic_not$fifo_sync.v:271$300_Y
  end
  attribute \src "fifo_sync.v:276.23-276.36"
  cell $logic_not $logic_not$fifo_sync.v:276$312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:276$311_Y
    connect \Y $logic_not$fifo_sync.v:276$312_Y
  end
  attribute \src "fifo_sync.v:304.33-304.48"
  cell $logic_not $logic_not$fifo_sync.v:304$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_665
    connect \Y $logic_not$fifo_sync.v:304$357_Y
  end
  attribute \src "fifo_sync.v:80.16-80.21"
  cell $logic_not $logic_not$fifo_sync.v:80$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \Y $logic_not$fifo_sync.v:80$85_Y
  end
  attribute \src "fifo_sync.v:159.24-159.53"
  cell $logic_or $logic_or$fifo_sync.v:159$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fifo_sync.v:159$165_Y
    connect \B $logic_not$fifo_sync.v:159$166_Y
    connect \Y $logic_or$fifo_sync.v:159$167_Y
  end
  attribute \src "fifo_sync.v:160.24-160.53"
  cell $logic_or $logic_or$fifo_sync.v:160$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fifo_sync.v:160$168_Y
    connect \B $logic_not$fifo_sync.v:159$166_Y
    connect \Y $logic_or$fifo_sync.v:160$170_Y
  end
  attribute \src "fifo_sync.v:161.24-161.53"
  cell $logic_or $logic_or$fifo_sync.v:161$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fifo_sync.v:161$171_Y
    connect \B \o_empty
    connect \Y $logic_or$fifo_sync.v:161$172_Y
  end
  attribute \src "fifo_sync.v:168.12-168.40"
  cell $logic_or $logic_or$fifo_sync.v:168$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:126$98_Y
    connect \B $logic_not$fifo_sync.v:159$166_Y
    connect \Y $logic_or$fifo_sync.v:168$194_Y
  end
  attribute \src "fifo_sync.v:255.34-255.67"
  cell $logic_or $logic_or$fifo_sync.v:255$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:255$260_Y
    connect \B $ne$fifo_sync.v:255$261_Y
    connect \Y $logic_or$fifo_sync.v:255$262_Y
  end
  attribute \src "fifo_sync.v:255.34-255.80"
  cell $logic_or $logic_or$fifo_sync.v:255$263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fifo_sync.v:255$262_Y
    connect \B \o_empty
    connect \Y $logic_or$fifo_sync.v:255$263_Y
  end
  attribute \src "fifo_sync.v:261.35-261.55"
  cell $logic_or $logic_or$fifo_sync.v:261$273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:255$260_Y
    connect \B \o_empty
    connect \Y $logic_or$fifo_sync.v:261$273_Y
  end
  attribute \src "fifo_sync.v:272.24-272.83"
  cell $logic_or $logic_or$fifo_sync.v:272$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_wait_for_first_read
    connect \B $logic_and$fifo_sync.v:272$306_Y
    connect \Y $logic_or$fifo_sync.v:272$307_Y
  end
  attribute \src "fifo_sync.v:276.73-277.47"
  cell $logic_or $logic_or$fifo_sync.v:276$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_read_second
    connect \B \f_wait_for_second_read
    connect \Y $logic_or$fifo_sync.v:276$318_Y
  end
  attribute \src "fifo_sync.v:276.21-277.49"
  cell $logic_or $logic_or$fifo_sync.v:276$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:276$313_Y
    connect \B $logic_and$fifo_sync.v:276$319_Y
    connect \Y $logic_or$fifo_sync.v:276$320_Y
  end
  attribute \src "fifo_sync.v:280.24-280.86"
  cell $logic_or $logic_or$fifo_sync.v:280$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_wait_for_second_read
    connect \B $logic_and$fifo_sync.v:280$325_Y
    connect \Y $logic_or$fifo_sync.v:280$326_Y
  end
  attribute \src "fifo_sync.v:223.18-223.29"
  cell $lt $lt$fifo_sync.v:223$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \wptr
    connect \B \rptr
    connect \Y $lt$fifo_sync.v:223$233_Y
  end
  attribute \src "fifo_sync.v:223.35-223.54"
  cell $lt $lt$fifo_sync.v:223$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \f_const_addr
    connect \B \wptr
    connect \Y $lt$fifo_sync.v:223$234_Y
  end
  attribute \src "fifo_sync.v:236.36-236.60"
  cell $lt $lt$fifo_sync.v:236$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \f_const_next_addr
    connect \B \wptr
    connect \Y $lt$fifo_sync.v:236$246_Y
  end
  attribute \src "fifo_sync.v:136.16-136.31"
  cell $reduce_bool $ne$fifo_sync.v:136$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_clk_step
    connect \Y $0$formal$fifo_sync.v:135$26_CHECK[0:0]$101
  end
  attribute \src "fifo_sync.v:255.46-255.66"
  cell $ne $ne$fifo_sync.v:255$261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \f_const_addr
    connect \B \rptr
    connect \Y $ne$fifo_sync.v:255$261_Y
  end
  attribute \src "fifo_sync.v:75.25-75.37"
  cell $ne $ne$fifo_sync.v:75$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B \wptr
    connect \Y $ne$fifo_sync.v:75$76_Y
  end
  attribute \src "fifo_sync.v:302.5-305.8"
  cell $anyinit $procdff$665
    parameter \WIDTH 1
    connect \D \o_empty
    connect \Q \_witness_.anyinit_procdff_665
  end
  attribute \src "fifo_sync.v:302.5-305.8"
  cell $anyinit $procdff$666
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:303$61_CHECK[0:0]$355
    connect \Q \_witness_.anyinit_procdff_666
  end
  attribute \src "fifo_sync.v:302.5-305.8"
  cell $ff $procdff$667
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:303$61_EN[0:0]$356
    connect \Q $formal$fifo_sync.v:303$61_EN
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$685
    parameter \WIDTH 1
    connect \D \f_read_first
    connect \Q \_witness_.anyinit_procdff_685
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$686
    parameter \WIDTH 1
    connect \D \f_both_in_fifo
    connect \Q \_witness_.anyinit_procdff_686
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$687
    parameter \WIDTH 1
    connect \D \i_clk
    connect \Q \_witness_.anyinit_procdff_687
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$688
    parameter \WIDTH 1
    connect \D \f_read_first
    connect \Q \_witness_.anyinit_procdff_688
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$689
    parameter \WIDTH 1
    connect \D \i_clk
    connect \Q \_witness_.anyinit_procdff_689
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$690
    parameter \WIDTH 1
    connect \D \i_clk
    connect \Q \_witness_.anyinit_procdff_690
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$691
    parameter \WIDTH 1
    connect \D \f_wait_for_second_read
    connect \Q \_witness_.anyinit_procdff_691
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$692
    parameter \WIDTH 1
    connect \D \i_clk
    connect \Q \_witness_.anyinit_procdff_692
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$693
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:271$51_CHECK[0:0]$293
    connect \Q \_witness_.anyinit_procdff_693
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $ff $procdff$694
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:271$51_EN[0:0]$294
    connect \Q $formal$fifo_sync.v:271$51_EN
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$695
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:274$52_CHECK[0:0]$295
    connect \Q \_witness_.anyinit_procdff_695
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $ff $procdff$696
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:274$52_EN[0:0]$296
    connect \Q $formal$fifo_sync.v:274$52_EN
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $anyinit $procdff$697
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:279$53_CHECK[0:0]$297
    connect \Q \_witness_.anyinit_procdff_697
  end
  attribute \src "fifo_sync.v:269.5-283.8"
  cell $ff $procdff$698
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:279$53_EN[0:0]$298
    connect \Q $formal$fifo_sync.v:279$53_EN
  end
  attribute \src "fifo_sync.v:189.5-197.8"
  cell $anyinit $procdff$699
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:189$47_CHECK[0:0]$208
    connect \Q \_witness_.anyinit_procdff_699
  end
  attribute \src "fifo_sync.v:189.5-197.8"
  cell $anyinit $procdff$701
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:192$48_CHECK[0:0]$210
    connect \Q \_witness_.anyinit_procdff_701
  end
  attribute \src "fifo_sync.v:189.5-197.8"
  cell $ff $procdff$702
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:192$48_EN[0:0]$211
    connect \Q $formal$fifo_sync.v:192$48_EN
  end
  attribute \src "fifo_sync.v:189.5-197.8"
  cell $anyinit $procdff$703
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:195$49_CHECK[0:0]$212
    connect \Q \_witness_.anyinit_procdff_703
  end
  attribute \src "fifo_sync.v:189.5-197.8"
  cell $ff $procdff$704
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:195$49_EN[0:0]$213
    connect \Q $formal$fifo_sync.v:195$49_EN
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $anyinit $procdff$705
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:168$36_CHECK[0:0]$174
    connect \Q \_witness_.anyinit_procdff_705
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $ff $procdff$706
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:168$36_EN[0:0]$175
    connect \Q $formal$fifo_sync.v:168$36_EN
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $anyinit $procdff$707
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:169$37_CHECK[0:0]$176
    connect \Q \_witness_.anyinit_procdff_707
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $anyinit $procdff$709
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:170$38_CHECK[0:0]$178
    connect \Q \_witness_.anyinit_procdff_709
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $anyinit $procdff$711
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:172$39_CHECK[0:0]$180
    connect \Q \_witness_.anyinit_procdff_711
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $anyinit $procdff$713
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:173$40_CHECK[0:0]$182
    connect \Q \_witness_.anyinit_procdff_713
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $anyinit $procdff$715
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:174$41_CHECK[0:0]$184
    connect \Q \_witness_.anyinit_procdff_715
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $anyinit $procdff$717
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:175$42_CHECK[0:0]$186
    connect \Q \_witness_.anyinit_procdff_717
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $anyinit $procdff$719
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:177$43_CHECK[0:0]$188
    connect \Q \_witness_.anyinit_procdff_719
  end
  attribute \src "fifo_sync.v:167.5-181.8"
  cell $anyinit $procdff$721
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:178$44_CHECK[0:0]$190
    connect \Q \_witness_.anyinit_procdff_721
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$723
    parameter \WIDTH 1
    connect \D \i_clk
    connect \Q \_witness_.anyinit_procdff_723
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$724
    parameter \WIDTH 1
    connect \D \i_wr
    connect \Q \_witness_.anyinit_procdff_724
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$725
    parameter \WIDTH 32
    connect \D \i_data
    connect \Q \_witness_.anyinit_procdff_725
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$726
    parameter \WIDTH 1
    connect \D \i_rd
    connect \Q \_witness_.anyinit_procdff_726
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$727
    parameter \WIDTH 1
    connect \D \o_full
    connect \Q \_witness_.anyinit_procdff_727
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$728
    parameter \WIDTH 11
    connect \D \o_fill
    connect \Q \_witness_.anyinit_procdff_728
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$729
    parameter \WIDTH 32
    connect \D \o_data
    connect \Q \_witness_.anyinit_procdff_729
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$730
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:154$30_CHECK[0:0]$145
    connect \Q \_witness_.anyinit_procdff_730
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $ff $procdff$731
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:154$30_EN[0:0]$146
    connect \Q $formal$fifo_sync.v:154$30_EN
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$732
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:155$31_CHECK[0:0]$147
    connect \Q \_witness_.anyinit_procdff_732
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$734
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:156$32_CHECK[0:0]$149
    connect \Q \_witness_.anyinit_procdff_734
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$736
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:157$33_CHECK[0:0]$151
    connect \Q \_witness_.anyinit_procdff_736
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$738
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:159$34_CHECK[0:0]$153
    connect \Q \_witness_.anyinit_procdff_738
  end
  attribute \src "fifo_sync.v:152.5-164.8"
  cell $anyinit $procdff$740
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:160$35_CHECK[0:0]$155
    connect \Q \_witness_.anyinit_procdff_740
  end
  attribute \src "fifo_sync.v:145.5-149.8"
  cell $anyinit $procdff$742
    parameter \WIDTH 1
    connect \D \i_rstn
    connect \Q \_witness_.anyinit_procdff_742
  end
  attribute \src "fifo_sync.v:145.5-149.8"
  cell $anyinit $procdff$743
    parameter \WIDTH 1
    connect \D \i_rstn
    connect \Q \_witness_.anyinit_procdff_743
  end
  attribute \src "fifo_sync.v:145.5-149.8"
  cell $anyinit $procdff$744
    parameter \WIDTH 1
    connect \D \i_clk
    connect \Q \_witness_.anyinit_procdff_744
  end
  attribute \src "fifo_sync.v:145.5-149.8"
  cell $anyinit $procdff$745
    parameter \WIDTH 1
    connect \D \i_rstn
    connect \Q \_witness_.anyinit_procdff_745
  end
  attribute \src "fifo_sync.v:145.5-149.8"
  cell $anyinit $procdff$746
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:145$28_CHECK[0:0]$114
    connect \Q \_witness_.anyinit_procdff_746
  end
  attribute \src "fifo_sync.v:145.5-149.8"
  cell $anyinit $procdff$748
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:148$29_CHECK[0:0]$116
    connect \Q \_witness_.anyinit_procdff_748
  end
  attribute \src "fifo_sync.v:145.5-149.8"
  cell $ff $procdff$749
    parameter \WIDTH 1
    connect \D $0$formal$fifo_sync.v:148$29_EN[0:0]$117
    connect \Q $formal$fifo_sync.v:148$29_EN
  end
  attribute \src "fifo_sync.v:140.5-142.8"
  cell $anyinit $procdff$750
    parameter \WIDTH 5
    connect \D $0\f_clk_count[4:0]
    connect \Q \f_clk_count
  end
  attribute \src "fifo_sync.v:303.12-303.28|fifo_sync.v:303.9-304.51"
  cell $mux $procmux$467
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:303$61_EN[0:0]$356
  end
  attribute \src "fifo_sync.v:303.12-303.28|fifo_sync.v:303.9-304.51"
  cell $mux $procmux$469
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1001
    connect \B $logic_and$fifo_sync.v:304$358_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:303$61_CHECK[0:0]$355
  end
  attribute \src "fifo_sync.v:299.12-299.24|fifo_sync.v:299.9-300.47"
  cell $mux $procmux$471
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:295$59_EN[0:0]$344
  end
  attribute \src "fifo_sync.v:299.12-299.24|fifo_sync.v:299.9-300.47"
  cell $mux $procmux$473
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1003
    connect \B $logic_and$fifo_sync.v:300$352_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:299$60_CHECK[0:0]$349
  end
  attribute \src "fifo_sync.v:295.12-295.24|fifo_sync.v:295.9-296.63"
  cell $mux $procmux$477
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1005
    connect \B $logic_and$fifo_sync.v:296$346_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:295$59_CHECK[0:0]$343
  end
  attribute \src "fifo_sync.v:271.16-271.67|fifo_sync.v:271.13-272.85"
  cell $mux $procmux$479
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_sync.v:271$301_Y
    connect \Y $procmux$479_Y
  end
  attribute \src "fifo_sync.v:270.12-270.38|fifo_sync.v:270.9-282.12"
  cell $mux $procmux$481
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$479_Y
    connect \S $logic_and$fifo_sync.v:270$299_Y
    connect \Y $0$formal$fifo_sync.v:271$51_EN[0:0]$294
  end
  attribute \src "fifo_sync.v:271.16-271.67|fifo_sync.v:271.13-272.85"
  cell $mux $procmux$483
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1007
    connect \B $logic_or$fifo_sync.v:272$307_Y
    connect \S $logic_and$fifo_sync.v:271$301_Y
    connect \Y $procmux$483_Y
  end
  attribute \src "fifo_sync.v:270.12-270.38|fifo_sync.v:270.9-282.12"
  cell $mux $procmux$485
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1009
    connect \B $procmux$483_Y
    connect \S $logic_and$fifo_sync.v:270$299_Y
    connect \Y $0$formal$fifo_sync.v:271$51_CHECK[0:0]$293
  end
  attribute \src "fifo_sync.v:274.17-274.36|fifo_sync.v:274.13-277.51"
  cell $mux $procmux$487
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \_witness_.anyinit_procdff_688
    connect \Y $procmux$487_Y
  end
  attribute \src "fifo_sync.v:270.12-270.38|fifo_sync.v:270.9-282.12"
  cell $mux $procmux$489
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$487_Y
    connect \S $logic_and$fifo_sync.v:270$299_Y
    connect \Y $0$formal$fifo_sync.v:274$52_EN[0:0]$296
  end
  attribute \src "fifo_sync.v:274.17-274.36|fifo_sync.v:274.13-277.51"
  cell $mux $procmux$491
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1011
    connect \B $logic_or$fifo_sync.v:276$320_Y
    connect \S \_witness_.anyinit_procdff_688
    connect \Y $procmux$491_Y
  end
  attribute \src "fifo_sync.v:270.12-270.38|fifo_sync.v:270.9-282.12"
  cell $mux $procmux$493
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1013
    connect \B $procmux$491_Y
    connect \S $logic_and$fifo_sync.v:270$299_Y
    connect \Y $0$formal$fifo_sync.v:274$52_CHECK[0:0]$295
  end
  attribute \src "fifo_sync.v:279.17-279.46|fifo_sync.v:279.13-280.88"
  cell $mux $procmux$495
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \_witness_.anyinit_procdff_691
    connect \Y $procmux$495_Y
  end
  attribute \src "fifo_sync.v:270.12-270.38|fifo_sync.v:270.9-282.12"
  cell $mux $procmux$497
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$495_Y
    connect \S $logic_and$fifo_sync.v:270$299_Y
    connect \Y $0$formal$fifo_sync.v:279$53_EN[0:0]$298
  end
  attribute \src "fifo_sync.v:279.17-279.46|fifo_sync.v:279.13-280.88"
  cell $mux $procmux$499
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1015
    connect \B $logic_or$fifo_sync.v:280$326_Y
    connect \S \_witness_.anyinit_procdff_691
    connect \Y $procmux$499_Y
  end
  attribute \src "fifo_sync.v:270.12-270.38|fifo_sync.v:270.9-282.12"
  cell $mux $procmux$501
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1017
    connect \B $procmux$499_Y
    connect \S $logic_and$fifo_sync.v:270$299_Y
    connect \Y $0$formal$fifo_sync.v:279$53_CHECK[0:0]$297
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:239.18-239.62|fifo_sync.v:239.14-240.33"
  cell $mux $procmux$504
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_sync.v:239$250_Y
    connect \Y $3\f_next_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:236.18-236.61|fifo_sync.v:236.14-240.33"
  cell $mux $procmux$513
    parameter \WIDTH 1
    connect \A $3\f_next_valid[0:0]
    connect \B 1'1
    connect \S $logic_and$fifo_sync.v:236$247_Y
    connect \Y $2\f_next_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:233.12-233.86|fifo_sync.v:233.9-240.33"
  cell $mux $procmux$519
    parameter \WIDTH 1
    connect \A $2\f_next_valid[0:0]
    connect \B 1'1
    connect \S $logic_and$fifo_sync.v:233$244_Y
    connect \Y \f_next_valid
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:226.17-226.56|fifo_sync.v:226.14-227.33"
  cell $mux $procmux$522
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_sync.v:226$238_Y
    connect \Y $3\f_addr_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:223.17-223.55|fifo_sync.v:223.14-227.33"
  cell $mux $procmux$531
    parameter \WIDTH 1
    connect \A $3\f_addr_valid[0:0]
    connect \B 1'1
    connect \S $logic_and$fifo_sync.v:223$235_Y
    connect \Y $2\f_addr_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:220.12-220.76|fifo_sync.v:220.9-227.33"
  cell $mux $procmux$537
    parameter \WIDTH 1
    connect \A $2\f_addr_valid[0:0]
    connect \B 1'1
    connect \S $logic_and$fifo_sync.v:220$232_Y
    connect \Y \f_addr_valid
  end
  attribute \src "fifo_sync.v:192.12-192.52|fifo_sync.v:192.9-193.28"
  cell $mux $procmux$539
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$fifo_sync.v:192$215_Y
    connect \Y $0$formal$fifo_sync.v:192$48_EN[0:0]$211
  end
  attribute \src "fifo_sync.v:192.12-192.52|fifo_sync.v:192.9-193.28"
  cell $mux $procmux$541
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1019
    connect \B \o_full
    connect \S $eq$fifo_sync.v:192$215_Y
    connect \Y $0$formal$fifo_sync.v:192$48_CHECK[0:0]$210
  end
  attribute \src "fifo_sync.v:195.12-195.23|fifo_sync.v:195.9-196.29"
  cell $mux $procmux$543
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $0$formal$fifo_sync.v:187$45_CHECK[0:0]$402
    connect \Y $0$formal$fifo_sync.v:195$49_EN[0:0]$213
  end
  attribute \src "fifo_sync.v:195.12-195.23|fifo_sync.v:195.9-196.29"
  cell $mux $procmux$545
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1021
    connect \B \o_empty
    connect \S $0$formal$fifo_sync.v:187$45_CHECK[0:0]$402
    connect \Y $0$formal$fifo_sync.v:195$49_CHECK[0:0]$212
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$547
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:168$36_EN[0:0]$175
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$549
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1023
    connect \B $eq$fifo_sync.v:169$195_Y
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:168$36_CHECK[0:0]$174
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$553
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1025
    connect \B $eq$fifo_sync.v:170$196_Y
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:169$37_CHECK[0:0]$176
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$557
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1027
    connect \B $eq$fifo_sync.v:172$197_Y
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:170$38_CHECK[0:0]$178
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$561
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1029
    connect \B $eq$fifo_sync.v:173$198_Y
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:172$39_CHECK[0:0]$180
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$565
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1031
    connect \B $eq$fifo_sync.v:174$199_Y
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:173$40_CHECK[0:0]$182
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$569
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1033
    connect \B $eq$fifo_sync.v:175$200_Y
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:174$41_CHECK[0:0]$184
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$573
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1035
    connect \B $eq$fifo_sync.v:177$201_Y
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:175$42_CHECK[0:0]$186
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$577
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1037
    connect \B \o_empty
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:177$43_CHECK[0:0]$188
  end
  attribute \src "fifo_sync.v:168.12-168.40|fifo_sync.v:168.9-180.12"
  cell $mux $procmux$581
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1039
    connect \B $logic_not$fifo_sync.v:179$202_Y
    connect \S $logic_or$fifo_sync.v:168$194_Y
    connect \Y $0$formal$fifo_sync.v:178$44_CHECK[0:0]$190
  end
  attribute \src "fifo_sync.v:154.16-154.29|fifo_sync.v:154.13-162.16"
  cell $mux $procmux$583
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$fifo_sync.v:154$160_Y
    connect \Y $procmux$583_Y
  end
  attribute \src "fifo_sync.v:153.12-153.28|fifo_sync.v:153.9-163.12"
  cell $mux $procmux$585
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$583_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:154$30_EN[0:0]$146
  end
  attribute \src "fifo_sync.v:154.16-154.29|fifo_sync.v:154.13-162.16"
  cell $mux $procmux$587
    parameter \WIDTH 1
    connect \A $eq$fifo_sync.v:155$162_Y
    connect \B \_witness_.anyseq_auto_setundef_cc_525_execute_1041
    connect \S $logic_and$fifo_sync.v:154$160_Y
    connect \Y $procmux$587_Y
  end
  attribute \src "fifo_sync.v:153.12-153.28|fifo_sync.v:153.9-163.12"
  cell $mux $procmux$589
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1043
    connect \B $procmux$587_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:154$30_CHECK[0:0]$145
  end
  attribute \src "fifo_sync.v:154.16-154.29|fifo_sync.v:154.13-162.16"
  cell $mux $procmux$595
    parameter \WIDTH 1
    connect \A $eq$fifo_sync.v:156$163_Y
    connect \B \_witness_.anyseq_auto_setundef_cc_525_execute_1045
    connect \S $logic_and$fifo_sync.v:154$160_Y
    connect \Y $procmux$595_Y
  end
  attribute \src "fifo_sync.v:153.12-153.28|fifo_sync.v:153.9-163.12"
  cell $mux $procmux$597
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1047
    connect \B $procmux$595_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:155$31_CHECK[0:0]$147
  end
  attribute \src "fifo_sync.v:154.16-154.29|fifo_sync.v:154.13-162.16"
  cell $mux $procmux$603
    parameter \WIDTH 1
    connect \A $eq$fifo_sync.v:157$164_Y
    connect \B \_witness_.anyseq_auto_setundef_cc_525_execute_1049
    connect \S $logic_and$fifo_sync.v:154$160_Y
    connect \Y $procmux$603_Y
  end
  attribute \src "fifo_sync.v:153.12-153.28|fifo_sync.v:153.9-163.12"
  cell $mux $procmux$605
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1051
    connect \B $procmux$603_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:156$32_CHECK[0:0]$149
  end
  attribute \src "fifo_sync.v:154.16-154.29|fifo_sync.v:154.13-162.16"
  cell $mux $procmux$611
    parameter \WIDTH 1
    connect \A $logic_or$fifo_sync.v:159$167_Y
    connect \B \_witness_.anyseq_auto_setundef_cc_525_execute_1053
    connect \S $logic_and$fifo_sync.v:154$160_Y
    connect \Y $procmux$611_Y
  end
  attribute \src "fifo_sync.v:153.12-153.28|fifo_sync.v:153.9-163.12"
  cell $mux $procmux$613
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1055
    connect \B $procmux$611_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:157$33_CHECK[0:0]$151
  end
  attribute \src "fifo_sync.v:154.16-154.29|fifo_sync.v:154.13-162.16"
  cell $mux $procmux$619
    parameter \WIDTH 1
    connect \A $logic_or$fifo_sync.v:160$170_Y
    connect \B \_witness_.anyseq_auto_setundef_cc_525_execute_1057
    connect \S $logic_and$fifo_sync.v:154$160_Y
    connect \Y $procmux$619_Y
  end
  attribute \src "fifo_sync.v:153.12-153.28|fifo_sync.v:153.9-163.12"
  cell $mux $procmux$621
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1059
    connect \B $procmux$619_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:159$34_CHECK[0:0]$153
  end
  attribute \src "fifo_sync.v:154.16-154.29|fifo_sync.v:154.13-162.16"
  cell $mux $procmux$627
    parameter \WIDTH 1
    connect \A $logic_or$fifo_sync.v:161$172_Y
    connect \B \_witness_.anyseq_auto_setundef_cc_525_execute_1061
    connect \S $logic_and$fifo_sync.v:154$160_Y
    connect \Y $procmux$627_Y
  end
  attribute \src "fifo_sync.v:153.12-153.28|fifo_sync.v:153.9-163.12"
  cell $mux $procmux$629
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1063
    connect \B $procmux$627_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:160$35_CHECK[0:0]$155
  end
  attribute \src "fifo_sync.v:148.12-148.25|fifo_sync.v:148.9-148.50"
  cell $mux $procmux$631
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$fifo_sync.v:148$130_Y
    connect \Y $0$formal$fifo_sync.v:148$29_EN[0:0]$117
  end
  attribute \src "fifo_sync.v:148.12-148.25|fifo_sync.v:148.9-148.50"
  cell $mux $procmux$633
    parameter \WIDTH 1
    connect \A $logic_not$fifo_sync.v:148$136_Y
    connect \B \_witness_.anyseq_auto_setundef_cc_525_execute_1065
    connect \S $logic_and$fifo_sync.v:148$130_Y
    connect \Y $0$formal$fifo_sync.v:148$29_CHECK[0:0]$116
  end
  attribute \src "fifo_sync.v:125.12-125.29|fifo_sync.v:125.9-126.35"
  cell $mux $procmux$635
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:125$25_EN[0:0]$96
  end
  attribute \src "fifo_sync.v:125.12-125.29|fifo_sync.v:125.9-126.35"
  cell $mux $procmux$637
    parameter \WIDTH 1
    connect \A $logic_not$fifo_sync.v:126$98_Y
    connect \B \_witness_.anyseq_auto_setundef_cc_525_execute_1067
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_sync.v:125$25_CHECK[0:0]$95
  end
  attribute \src "fifo_sync.v:71.16-71.20|fifo_sync.v:71.13-73.16"
  cell $mux $procmux$639
    parameter \WIDTH 10
    connect \A \wptr
    connect \B $add$fifo_sync.v:72$75_Y
    connect \S \i_wr
    connect \Y $0\wptr[9:0]
  end
  attribute \src "fifo_sync.v:75.16-75.38|fifo_sync.v:75.13-77.16"
  cell $mux $procmux$641
    parameter \WIDTH 10
    connect \A \rptr
    connect \B \rptr_next
    connect \S $logic_and$fifo_sync.v:75$77_Y
    connect \Y $0\rptr[9:0]
  end
  attribute \src "fifo_sync.v:0.0-0.0|fifo_sync.v:82.13-108.20"
  cell $pmux $procmux$643
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \o_empty
    connect \B { $eq$fifo_sync.v:86$90_Y 1'0 }
    connect \S { $procmux$647_CMP $auto$opt_reduce.cc:134:opt_pmux$763 }
    connect \Y $0\o_empty[0:0]
  end
  attribute \src "fifo_sync.v:0.0-0.0|fifo_sync.v:82.13-108.20"
  cell $eq $procmux$644_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \i_wr \i_rd \o_empty }
    connect \B 3'111
    connect \Y $procmux$644_CMP
  end
  attribute \src "fifo_sync.v:0.0-0.0|fifo_sync.v:82.13-108.20"
  cell $eq $procmux$645_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \i_wr \i_rd \o_empty }
    connect \B 3'110
    connect \Y $procmux$645_CMP
  end
  attribute \src "fifo_sync.v:0.0-0.0|fifo_sync.v:82.13-108.20"
  cell $eq $procmux$646_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \i_wr \i_rd \o_full }
    connect \B 3'100
    connect \Y $procmux$646_CMP
  end
  attribute \src "fifo_sync.v:0.0-0.0|fifo_sync.v:82.13-108.20"
  cell $eq $procmux$647_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \i_wr \i_rd \o_empty }
    connect \B 2'10
    connect \Y $procmux$647_CMP
  end
  attribute \src "fifo_sync.v:0.0-0.0|fifo_sync.v:82.13-108.20"
  cell $pmux $procmux$648
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \o_full
    connect \B { $eq$fifo_sync.v:91$91_Y 1'0 }
    connect \S { $procmux$646_CMP $auto$opt_reduce.cc:134:opt_pmux$765 }
    connect \Y $0\o_full[0:0]
  end
  attribute \src "fifo_sync.v:79.16-79.29|fifo_sync.v:79.13-79.86"
  cell $mux $procmux$652
    parameter \WIDTH 11
    connect \A \o_fill
    connect \B $ternary$fifo_sync.v:79$84_Y [10:0]
    connect \S $logic_and$fifo_sync.v:79$80_Y
    connect \Y $procmux$652_Y
  end
  attribute \src "fifo_sync.v:80.16-80.29|fifo_sync.v:80.13-80.72"
  cell $mux $procmux$654
    parameter \WIDTH 11
    connect \A $procmux$652_Y
    connect \B $ternary$fifo_sync.v:80$89_Y [10:0]
    connect \S $logic_and$fifo_sync.v:80$86_Y
    connect \Y $0\o_fill[10:0]
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:46.12-46.16|fifo_sync.v:46.9-46.38"
  cell $mux $procmux$657
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \i_wr
    connect \Y $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31]
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:46.12-46.16|fifo_sync.v:46.9-46.38"
  cell $mux $procmux$660
    parameter \WIDTH 32
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1069
    connect \B \i_data
    connect \S \i_wr
    connect \Y $0$memwr$\mem$fifo_sync.v:46$24_DATA[31:0]$65
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:46.12-46.16|fifo_sync.v:46.9-46.38"
  cell $mux $procmux$663
    parameter \WIDTH 10
    connect \A \_witness_.anyseq_auto_setundef_cc_525_execute_1071
    connect \B \wptr
    connect \S \i_wr
    connect \Y $0$memwr$\mem$fifo_sync.v:46$24_ADDR[9:0]$64
  end
  attribute \src "fifo_sync.v:185.35-185.44"
  cell $sub $sub$fifo_sync.v:185$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 11
    connect \A \wptr
    connect \B \rptr
    connect \Y $sub$fifo_sync.v:185$204_Y
  end
  attribute \src "fifo_sync.v:185.47-185.56"
  cell $sub $sub$fifo_sync.v:185$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 11
    connect \A \rptr
    connect \B \wptr
    connect \Y $sub$fifo_sync.v:185$205_Y
  end
  attribute \src "fifo_sync.v:80.61-80.71"
  cell $sub $sub$fifo_sync.v:80$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \o_fill
    connect \B 1'1
    connect \Y $sub$fifo_sync.v:80$88_Y [10:0]
  end
  attribute \src "fifo_sync.v:185.21-185.56"
  cell $mux $ternary$fifo_sync.v:185$206
    parameter \WIDTH 11
    connect \A $sub$fifo_sync.v:185$205_Y
    connect \B $sub$fifo_sync.v:185$204_Y
    connect \S $gt$fifo_sync.v:185$203_Y
    connect \Y \f_fill
  end
  attribute \src "fifo_sync.v:79.41-79.85"
  cell $mux $ternary$fifo_sync.v:79$84
    parameter \WIDTH 11
    connect \A $add$fifo_sync.v:79$82_Y
    connect \B \o_fill
    connect \S $eq$fifo_sync.v:79$81_Y
    connect \Y $ternary$fifo_sync.v:79$84_Y [10:0]
  end
  attribute \src "fifo_sync.v:80.41-80.71"
  cell $mux $ternary$fifo_sync.v:80$89
    parameter \WIDTH 11
    connect \A $sub$fifo_sync.v:80$88_Y [10:0]
    connect \B 11'00000000000
    connect \S $eq$fifo_sync.v:177$201_Y
    connect \Y $ternary$fifo_sync.v:80$89_Y [10:0]
  end
  attribute \ram_style "block"
  attribute \src "fifo_sync.v:34.52-34.55"
  cell $mem_v2 \mem
    parameter \ABITS 10
    parameter \INIT 32768'x
    parameter \MEMID "\\mem"
    parameter \OFFSET 0
    parameter \RD_ARST_VALUE 96'x
    parameter \RD_CE_OVER_SRST 3'000
    parameter \RD_CLK_ENABLE 3'000
    parameter \RD_CLK_POLARITY 3'000
    parameter \RD_COLLISION_X_MASK 3'000
    parameter \RD_INIT_VALUE 96'x
    parameter \RD_PORTS 3
    parameter \RD_SRST_VALUE 96'x
    parameter \RD_TRANSPARENCY_MASK 3'000
    parameter \RD_WIDE_CONTINUATION 3'000
    parameter \SIZE 1024
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 1'0
    parameter \WR_CLK_POLARITY 1'0
    parameter \WR_PORTS 1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    connect \RD_ADDR { \f_const_addr [9:0] \f_const_next_addr [9:0] \rptr }
    connect \RD_ARST 3'000
    connect \RD_CLK 3'000
    connect \RD_DATA { $memrd$\mem$fifo_sync.v:245$252_DATA $memrd$\mem$fifo_sync.v:248$255_DATA \o_data }
    connect \RD_EN 3'111
    connect \RD_SRST 3'000
    connect \WR_ADDR $auto$clk2fflogic.cc:167:execute$mem#0#addr_q$783
    connect \WR_CLK 1'0
    connect \WR_DATA $auto$clk2fflogic.cc:170:execute$mem#0#data_q$785
    connect \WR_EN $auto$rtlil.cc:2468:Mux$788
  end
  connect $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [30:0] { $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] $0$memwr$\mem$fifo_sync.v:46$24_EN[31:0]$66 [31] }
end
