INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/sharedhome/projects/fpga-market-parser/realParser/realParser.srcs/sources_1/new/parser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/sharedhome/projects/fpga-market-parser/realParser/realParser.srcs/sim_1/new/tb_parser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_parser
