Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 06:04:48 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram/post_route_timing.rpt
| Design       : td_fused_top_tdf7_l2_filters_0_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr1[7]                       ram_reg_0/ADDRARDADDR[10]      inf           
addr1[8]                       ram_reg_0/ADDRARDADDR[11]      inf           
addr1[9]                       ram_reg_0/ADDRARDADDR[12]      inf           
addr1[10]                      ram_reg_0/ADDRARDADDR[13]      inf           
addr1[11]                      ram_reg_0/ADDRARDADDR[14]      inf           
addr1[0]                       ram_reg_0/ADDRARDADDR[3]       inf           
addr1[1]                       ram_reg_0/ADDRARDADDR[4]       inf           
addr1[2]                       ram_reg_0/ADDRARDADDR[5]       inf           
addr1[3]                       ram_reg_0/ADDRARDADDR[6]       inf           
addr1[4]                       ram_reg_0/ADDRARDADDR[7]       inf           
addr1[5]                       ram_reg_0/ADDRARDADDR[8]       inf           
addr1[6]                       ram_reg_0/ADDRARDADDR[9]       inf           
addr0[7]                       ram_reg_0/ADDRBWRADDR[10]      inf           
addr0[8]                       ram_reg_0/ADDRBWRADDR[11]      inf           
addr0[9]                       ram_reg_0/ADDRBWRADDR[12]      inf           
addr0[10]                      ram_reg_0/ADDRBWRADDR[13]      inf           
addr0[11]                      ram_reg_0/ADDRBWRADDR[14]      inf           
addr0[0]                       ram_reg_0/ADDRBWRADDR[3]       inf           
addr0[1]                       ram_reg_0/ADDRBWRADDR[4]       inf           
addr0[2]                       ram_reg_0/ADDRBWRADDR[5]       inf           
addr0[3]                       ram_reg_0/ADDRBWRADDR[6]       inf           
addr0[4]                       ram_reg_0/ADDRBWRADDR[7]       inf           
addr0[5]                       ram_reg_0/ADDRBWRADDR[8]       inf           
addr0[6]                       ram_reg_0/ADDRBWRADDR[9]       inf           
d1[0]                          ram_reg_0/DIADI[0]             inf           
d1[1]                          ram_reg_0/DIADI[1]             inf           
d1[2]                          ram_reg_0/DIADI[2]             inf           
d1[3]                          ram_reg_0/DIADI[3]             inf           
d1[4]                          ram_reg_0/DIADI[4]             inf           
d1[5]                          ram_reg_0/DIADI[5]             inf           
d1[6]                          ram_reg_0/DIADI[6]             inf           
d1[7]                          ram_reg_0/DIADI[7]             inf           
d1[8]                          ram_reg_0/DIPADIP[0]           inf           
ce1                            ram_reg_0/ENARDEN              inf           
ce0                            ram_reg_0/ENBWREN              inf           
we1                            ram_reg_0/WEA[0]               inf           
addr1[7]                       ram_reg_1/ADDRARDADDR[10]      inf           
addr1[8]                       ram_reg_1/ADDRARDADDR[11]      inf           
addr1[9]                       ram_reg_1/ADDRARDADDR[12]      inf           
addr1[10]                      ram_reg_1/ADDRARDADDR[13]      inf           
addr1[11]                      ram_reg_1/ADDRARDADDR[14]      inf           
addr1[0]                       ram_reg_1/ADDRARDADDR[3]       inf           
addr1[1]                       ram_reg_1/ADDRARDADDR[4]       inf           
addr1[2]                       ram_reg_1/ADDRARDADDR[5]       inf           
addr1[3]                       ram_reg_1/ADDRARDADDR[6]       inf           
addr1[4]                       ram_reg_1/ADDRARDADDR[7]       inf           
addr1[5]                       ram_reg_1/ADDRARDADDR[8]       inf           
addr1[6]                       ram_reg_1/ADDRARDADDR[9]       inf           
addr0[7]                       ram_reg_1/ADDRBWRADDR[10]      inf           
addr0[8]                       ram_reg_1/ADDRBWRADDR[11]      inf           
addr0[9]                       ram_reg_1/ADDRBWRADDR[12]      inf           
addr0[10]                      ram_reg_1/ADDRBWRADDR[13]      inf           
addr0[11]                      ram_reg_1/ADDRBWRADDR[14]      inf           
addr0[0]                       ram_reg_1/ADDRBWRADDR[3]       inf           
addr0[1]                       ram_reg_1/ADDRBWRADDR[4]       inf           
addr0[2]                       ram_reg_1/ADDRBWRADDR[5]       inf           
addr0[3]                       ram_reg_1/ADDRBWRADDR[6]       inf           
addr0[4]                       ram_reg_1/ADDRBWRADDR[7]       inf           
addr0[5]                       ram_reg_1/ADDRBWRADDR[8]       inf           
addr0[6]                       ram_reg_1/ADDRBWRADDR[9]       inf           
d1[9]                          ram_reg_1/DIADI[0]             inf           
d1[10]                         ram_reg_1/DIADI[1]             inf           
d1[11]                         ram_reg_1/DIADI[2]             inf           
d1[12]                         ram_reg_1/DIADI[3]             inf           
d1[13]                         ram_reg_1/DIADI[4]             inf           
d1[14]                         ram_reg_1/DIADI[5]             inf           
d1[15]                         ram_reg_1/DIADI[6]             inf           
ce1                            ram_reg_1/ENARDEN              inf           
ce0                            ram_reg_1/ENBWREN              inf           
we1                            ram_reg_1/WEA[0]               inf           
ram_reg_0/CLKBWRCLK            q0[0]                          inf           
ram_reg_1/CLKBWRCLK            q0[10]                         inf           
ram_reg_1/CLKBWRCLK            q0[11]                         inf           
ram_reg_1/CLKBWRCLK            q0[12]                         inf           
ram_reg_1/CLKBWRCLK            q0[13]                         inf           
ram_reg_1/CLKBWRCLK            q0[14]                         inf           
ram_reg_1/CLKBWRCLK            q0[15]                         inf           
ram_reg_0/CLKBWRCLK            q0[1]                          inf           
ram_reg_0/CLKBWRCLK            q0[2]                          inf           
ram_reg_0/CLKBWRCLK            q0[3]                          inf           
ram_reg_0/CLKBWRCLK            q0[4]                          inf           
ram_reg_0/CLKBWRCLK            q0[5]                          inf           
ram_reg_0/CLKBWRCLK            q0[6]                          inf           
ram_reg_0/CLKBWRCLK            q0[7]                          inf           
ram_reg_0/CLKBWRCLK            q0[8]                          inf           
ram_reg_1/CLKBWRCLK            q0[9]                          inf           
ram_reg_0/CLKARDCLK            q1[0]                          inf           
ram_reg_1/CLKARDCLK            q1[10]                         inf           
ram_reg_1/CLKARDCLK            q1[11]                         inf           
ram_reg_1/CLKARDCLK            q1[12]                         inf           
ram_reg_1/CLKARDCLK            q1[13]                         inf           
ram_reg_1/CLKARDCLK            q1[14]                         inf           
ram_reg_1/CLKARDCLK            q1[15]                         inf           
ram_reg_0/CLKARDCLK            q1[1]                          inf           
ram_reg_0/CLKARDCLK            q1[2]                          inf           
ram_reg_0/CLKARDCLK            q1[3]                          inf           
ram_reg_0/CLKARDCLK            q1[4]                          inf           
ram_reg_0/CLKARDCLK            q1[5]                          inf           
ram_reg_0/CLKARDCLK            q1[6]                          inf           
ram_reg_0/CLKARDCLK            q1[7]                          inf           



