{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618050448022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618050448022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 14:57:25 2021 " "Processing started: Sat Apr 10 14:57:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618050448022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618050448022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618050448022 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618050448706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abrckt.v 5 5 " "Found 5 design units, including 5 entities, in source file abrckt.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABRCKT " "Found entity 1: ABRCKT" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050448757 ""} { "Info" "ISGN_ENTITY_NAME" "2 ABRCKT_DP " "Found entity 2: ABRCKT_DP" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050448757 ""} { "Info" "ISGN_ENTITY_NAME" "3 ABRCKT_CT " "Found entity 3: ABRCKT_CT" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050448757 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg_8 " "Found entity 4: reg_8" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050448757 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_8 " "Found entity 5: cnt_8" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050448757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618050448757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/frequency_divider.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050448764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618050448764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brgckt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file brgckt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BRGCKT " "Found entity 1: BRGCKT" {  } { { "BRGCKT.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/BRGCKT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050448766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618050448766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UxRX_ ABRCKT.v(5) " "Verilog HDL Implicit Net warning at ABRCKT.v(5): created implicit net for \"UxRX_\"" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618050448766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ABRCKT " "Elaborating entity \"ABRCKT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618050448796 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UxRXIF ABRCKT.v(1) " "Output port \"UxRXIF\" at ABRCKT.v(1) has no driver" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1618050448797 "|ABRCKT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT_DP ABRCKT_DP:dp " "Elaborating entity \"ABRCKT_DP\" for hierarchy \"ABRCKT_DP:dp\"" {  } { { "ABRCKT.v" "dp" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618050448798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_8 ABRCKT_DP:dp\|cnt_8:cnt " "Elaborating entity \"cnt_8\" for hierarchy \"ABRCKT_DP:dp\|cnt_8:cnt\"" {  } { { "ABRCKT.v" "cnt" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618050448800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ABRCKT.v(68) " "Verilog HDL assignment warning at ABRCKT.v(68): truncated value with size 32 to match size of target (8)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618050448801 "|ABRCKT|ABRCKT_DP:dp|cnt_8:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 ABRCKT_DP:dp\|reg_8:register " "Elaborating entity \"reg_8\" for hierarchy \"ABRCKT_DP:dp\|reg_8:register\"" {  } { { "ABRCKT.v" "register" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618050448803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT_CT ABRCKT_CT:dt " "Elaborating entity \"ABRCKT_CT\" for hierarchy \"ABRCKT_CT:dt\"" {  } { { "ABRCKT.v" "dt" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618050448805 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i ABRCKT.v(28) " "Verilog HDL Always Construct warning at ABRCKT.v(28): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i ABRCKT.v(40) " "Verilog HDL Always Construct warning at ABRCKT.v(40): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ABRCKT.v(34) " "Verilog HDL Always Construct warning at ABRCKT.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] ABRCKT.v(34) " "Inferred latch for \"i\[0\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] ABRCKT.v(34) " "Inferred latch for \"i\[1\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] ABRCKT.v(34) " "Inferred latch for \"i\[2\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] ABRCKT.v(34) " "Inferred latch for \"i\[3\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] ABRCKT.v(34) " "Inferred latch for \"i\[4\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] ABRCKT.v(34) " "Inferred latch for \"i\[5\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] ABRCKT.v(34) " "Inferred latch for \"i\[6\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] ABRCKT.v(34) " "Inferred latch for \"i\[7\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] ABRCKT.v(34) " "Inferred latch for \"i\[8\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448806 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] ABRCKT.v(34) " "Inferred latch for \"i\[9\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] ABRCKT.v(34) " "Inferred latch for \"i\[10\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] ABRCKT.v(34) " "Inferred latch for \"i\[11\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] ABRCKT.v(34) " "Inferred latch for \"i\[12\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] ABRCKT.v(34) " "Inferred latch for \"i\[13\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] ABRCKT.v(34) " "Inferred latch for \"i\[14\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] ABRCKT.v(34) " "Inferred latch for \"i\[15\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] ABRCKT.v(34) " "Inferred latch for \"i\[16\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] ABRCKT.v(34) " "Inferred latch for \"i\[17\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] ABRCKT.v(34) " "Inferred latch for \"i\[18\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] ABRCKT.v(34) " "Inferred latch for \"i\[19\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] ABRCKT.v(34) " "Inferred latch for \"i\[20\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] ABRCKT.v(34) " "Inferred latch for \"i\[21\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] ABRCKT.v(34) " "Inferred latch for \"i\[22\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] ABRCKT.v(34) " "Inferred latch for \"i\[23\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] ABRCKT.v(34) " "Inferred latch for \"i\[24\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] ABRCKT.v(34) " "Inferred latch for \"i\[25\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] ABRCKT.v(34) " "Inferred latch for \"i\[26\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] ABRCKT.v(34) " "Inferred latch for \"i\[27\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448807 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] ABRCKT.v(34) " "Inferred latch for \"i\[28\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448808 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] ABRCKT.v(34) " "Inferred latch for \"i\[29\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448808 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] ABRCKT.v(34) " "Inferred latch for \"i\[30\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448808 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] ABRCKT.v(34) " "Inferred latch for \"i\[31\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050448808 "|ABRCKT|ABRCKT_CT:dt"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UxRXIF GND " "Pin \"UxRXIF\" is stuck at GND" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618050449322 "|ABRCKT|UxRXIF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1618050449322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1618050449454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1618050449589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618050449756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618050449756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618050449795 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618050449795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618050449795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618050449795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618050449830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 14:57:29 2021 " "Processing ended: Sat Apr 10 14:57:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618050449830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618050449830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618050449830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618050449830 ""}
