
---------- Begin Simulation Statistics ----------
final_tick                                75601601000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170586                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425532                       # Number of bytes of host memory used
host_op_rate                                   324220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    97.07                       # Real time elapsed on the host
host_tick_rate                              778852743                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16558420                       # Number of instructions simulated
sim_ops                                      31471371                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075602                       # Number of seconds simulated
sim_ticks                                 75601601000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               77                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     77                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             15.120320                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3457455                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2496151                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32885                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828765                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1219                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      118486349                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.066136                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3312919                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          204                       # TLB misses on write requests
system.cpu0.numCycles                       151203202                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32716853                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6558420                       # Number of instructions committed
system.cpu1.committedOps                     12554991                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             23.054805                       # CPI: cycles per instruction
system.cpu1.discardedOps                      4231870                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1011741                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2011                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    6562964                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        25172                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      130078247                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.043375                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2651514                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          190                       # TLB misses on write requests
system.cpu1.numCycles                       151203095                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                5784686     46.07%     46.09% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     46.10% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     46.11% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     46.11% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     46.11% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     46.11% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     46.11% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     46.11% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     46.11% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     46.11% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     46.11% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     46.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     46.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     46.12% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     46.12% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     46.13% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     46.14% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      1.59%     47.73% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.06%     48.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.01%     48.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6426941     51.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                12554991                       # Class of committed instruction
system.cpu1.tickCycles                       21124848                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1484328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2969699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3086929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        42603                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6173923                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          42603                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             630464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       859432                       # Transaction distribution
system.membus.trans_dist::CleanEvict           624896                       # Transaction distribution
system.membus.trans_dist::ReadExReq            854907                       # Transaction distribution
system.membus.trans_dist::ReadExResp           854906                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        630464                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4455069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4455069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4455069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    150067328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    150067328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               150067328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1485371                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1485371    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1485371                       # Request fanout histogram
system.membus.reqLayer4.occupancy          6886752500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7907531250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1696689                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1696689                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1696689                       # number of overall hits
system.cpu0.icache.overall_hits::total        1696689                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1616177                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1616177                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1616177                       # number of overall misses
system.cpu0.icache.overall_misses::total      1616177                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  59296694000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  59296694000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  59296694000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  59296694000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3312866                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3312866                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3312866                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3312866                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.487849                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.487849                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.487849                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.487849                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 36689.480175                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 36689.480175                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 36689.480175                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 36689.480175                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1616161                       # number of writebacks
system.cpu0.icache.writebacks::total          1616161                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1616177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1616177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1616177                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1616177                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  57680517000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  57680517000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  57680517000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  57680517000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.487849                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.487849                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.487849                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.487849                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 35689.480175                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 35689.480175                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 35689.480175                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 35689.480175                       # average overall mshr miss latency
system.cpu0.icache.replacements               1616161                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1696689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1696689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1616177                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1616177                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  59296694000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  59296694000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3312866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3312866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.487849                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.487849                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 36689.480175                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 36689.480175                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1616177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1616177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  57680517000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  57680517000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.487849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.487849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 35689.480175                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 35689.480175                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999817                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3312866                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1616177                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.049816                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999817                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28119105                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28119105                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3397686                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3397686                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3397686                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3397686                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       721291                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        721291                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       721291                       # number of overall misses
system.cpu0.dcache.overall_misses::total       721291                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  24348299000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24348299000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  24348299000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24348299000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4118977                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4118977                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4118977                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4118977                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175114                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175114                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175114                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175114                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33756.554567                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33756.554567                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33756.554567                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33756.554567                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432324                       # number of writebacks
system.cpu0.dcache.writebacks::total           432324                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85527                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85527                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       635764                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       635764                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       635764                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       635764                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  20208615000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20208615000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  20208615000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20208615000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154350                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154350                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154350                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154350                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 31786.346821                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31786.346821                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 31786.346821                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31786.346821                       # average overall mshr miss latency
system.cpu0.dcache.replacements                635748                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1959386                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1959386                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       465206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       465206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  15121197500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15121197500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2424592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2424592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.191870                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.191870                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32504.304545                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32504.304545                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       447110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       447110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  14130583000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14130583000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184406                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184406                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 31604.265170                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31604.265170                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438300                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438300                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       256085                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       256085                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   9227101500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   9227101500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151137                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151137                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36031.401683                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36031.401683                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67431                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67431                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6078032000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6078032000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32217.880352                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32217.880352                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999828                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4033450                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           635764                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.344257                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999828                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33587580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33587580                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2642595                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2642595                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2642595                       # number of overall hits
system.cpu1.icache.overall_hits::total        2642595                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8876                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8876                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8876                       # number of overall misses
system.cpu1.icache.overall_misses::total         8876                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    228355500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    228355500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    228355500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    228355500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2651471                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2651471                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2651471                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2651471                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003348                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003348                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003348                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003348                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25727.298333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25727.298333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25727.298333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25727.298333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8860                       # number of writebacks
system.cpu1.icache.writebacks::total             8860                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8876                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8876                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8876                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8876                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    219479500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    219479500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    219479500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    219479500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003348                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003348                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003348                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003348                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24727.298333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24727.298333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24727.298333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24727.298333                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8860                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2642595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2642595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    228355500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    228355500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2651471                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2651471                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003348                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003348                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25727.298333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25727.298333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8876                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8876                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    219479500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    219479500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003348                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003348                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24727.298333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24727.298333                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999808                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2651471                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8876                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           298.723637                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999808                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21220644                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21220644                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5923087                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5923087                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5923087                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5923087                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1633926                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1633926                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1633926                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1633926                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 135731178500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 135731178500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 135731178500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 135731178500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      7557013                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7557013                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      7557013                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7557013                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216213                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216213                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216213                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216213                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83070.578778                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83070.578778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83070.578778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83070.578778                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       812567                       # number of writebacks
system.cpu1.dcache.writebacks::total           812567                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       807749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       807749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       807749                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       807749                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       826177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       826177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       826177                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       826177                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67178267000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67178267000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67178267000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67178267000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.109326                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109326                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.109326                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109326                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81312.197023                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81312.197023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81312.197023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81312.197023                       # average overall mshr miss latency
system.cpu1.dcache.replacements                826160                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       992803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         992803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    417925000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    417925000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1009203                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1009203                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.016250                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016250                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25483.231707                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25483.231707                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16098                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16098                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    388857000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    388857000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.015951                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015951                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24155.609392                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24155.609392                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4930284                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4930284                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1617526                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1617526                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 135313253500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 135313253500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6547810                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6547810                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.247033                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.247033                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83654.453468                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83654.453468                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       807447                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       807447                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       810079                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       810079                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  66789410000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  66789410000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123718                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123718                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82448.020502                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82448.020502                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999821                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6749263                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           826176                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.169280                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999821                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         61282280                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        61282280                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1093343                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              482302                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7358                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18620                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1601623                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1093343                       # number of overall hits
system.l2.overall_hits::.cpu0.data             482302                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7358                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18620                       # number of overall hits
system.l2.overall_hits::total                 1601623                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            522834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            153462                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            807557                       # number of demand (read+write) misses
system.l2.demand_misses::total                1485371                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           522834                       # number of overall misses
system.l2.overall_misses::.cpu0.data           153462                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1518                       # number of overall misses
system.l2.overall_misses::.cpu1.data           807557                       # number of overall misses
system.l2.overall_misses::total               1485371                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  43710216000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  13913868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    124766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  65639633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     123388483000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  43710216000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  13913868000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    124766000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  65639633000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    123388483000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1616177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          635764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8876                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          826177                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3086994                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1616177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         635764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8876                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         826177                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3086994                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.323500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.241382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.171023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.977462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.481171                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.323500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.241382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.171023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.977462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.481171                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83602.474208                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90666.536341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82191.040843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81281.733673                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83069.134243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83602.474208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90666.536341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82191.040843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81281.733673                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83069.134243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              859432                       # number of writebacks
system.l2.writebacks::total                    859432                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       522834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       153462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       807557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1485371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       522834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       153462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       807557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1485371                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  38481876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  12379248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    109586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  57564073000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 108534783000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  38481876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  12379248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    109586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  57564073000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 108534783000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.323500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.241382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.171023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.977462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.481171                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.323500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.241382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.171023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.977462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.481171                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73602.474208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80666.536341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72191.040843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71281.746056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73069.140976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73602.474208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80666.536341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72191.040843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71281.746056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73069.140976                       # average overall mshr miss latency
system.l2.replacements                        1488604                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1244891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1244891                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1244891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1244891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1625021                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1625021                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1625021                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1625021                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        38327                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         38327                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           138684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                143826                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          49970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         804937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              854907                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4323035500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65417459000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   69740494500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       810079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            998733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.264876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.993652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.855992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86512.617571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81270.284507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81576.703080                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        49970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       804937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         854907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3823335500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  57368099000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  61191434500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.264876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.993652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.855992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76512.617571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71270.296930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71576.714777                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1093343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1100701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       522834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           524352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  43710216000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    124766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  43834982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1616177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1625053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.323500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.171023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.322668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83602.474208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82191.040843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83598.388106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       522834                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       524352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  38481876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    109586000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  38591462000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.323500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.171023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.322668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73602.474208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72191.040843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73598.388106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       343618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            357096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       103492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2620                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          106112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   9590832500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    222174000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9813006500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       447110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        463208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.231469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.162753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92672.211379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84799.236641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92477.820605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       103492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2620                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       106112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   8555912500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    195974000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8751886500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.231469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.162753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.229081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82672.211379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74799.236641                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82477.820605                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.584943                       # Cycle average of tags in use
system.l2.tags.total_refs                     6135595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1489628                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.118877                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      86.744196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       71.985778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       55.995946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.274138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      806.584885                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.084711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.070299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.054684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.787681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          721                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50881012                       # Number of tag accesses
system.l2.tags.data_accesses                 50881012                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      33461376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       9821568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         97152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51683648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95063744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     33461376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        97152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33558528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55003648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55003648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         522834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         153462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         807557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1485371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       859432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             859432                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        442601421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129912169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1285052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        683631660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1257430302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    442601421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1285052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        443886473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      727546074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            727546074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      727546074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       442601421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129912169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1285052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       683631660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1984976376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    858800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    522834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    147586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    807545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209766250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53530                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53530                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3719212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             806443                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1485371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     859432                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1485371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   859432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5888                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   632                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             72516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             71918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             54446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             72286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             97848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            169943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            89015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           187549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           209259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            78840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             52842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             52769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             52938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             52867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             52858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            52958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            52797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            53381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            52928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            52970                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19577434000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7397415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             47317740250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13232.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31982.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1157709                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  754988                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1485371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               859432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1032484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  418809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   28115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  54023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  53953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  53897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  53899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  53879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  53581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  53533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       425548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    351.650032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.785818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.770361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       165711     38.94%     38.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81923     19.25%     58.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32885      7.73%     65.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22383      5.26%     71.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17973      4.22%     75.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15568      3.66%     79.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10128      2.38%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11075      2.60%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67902     15.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       425548                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.637941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.339934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.422943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          51775     96.72%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1605      3.00%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            97      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           17      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53530                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.042780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.350979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52683     98.42%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      0.16%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              153      0.29%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              542      1.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53530                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               94686912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  376832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54961280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95063744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55003648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1252.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       726.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1257.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    727.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75601543500                       # Total gap between requests
system.mem_ctrls.avgGap                      32242.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     33461376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      9445504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        97152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     51682880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     54961280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 442601420.570445299149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124937883.259906083345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1285052.151210395619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 683621501.613438010216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 726985662.644895553589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       522834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       153462                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       807557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       859432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  16956345750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6098844250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     47329500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  24215220750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1879854481000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32431.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39741.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31178.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29985.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2187321.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1915347840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1018004955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6796580280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2274635880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5967539760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34209019680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        223419360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        52404547755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        693.167169                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    279292500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2524340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72797968500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1123122000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            596949705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3766928340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2208143520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5967539760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32642859180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1542291360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47847833865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.894452                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3684060750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2524340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69393200250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2088261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2104323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1625021                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          846189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           998733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          998732                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1625053                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       463208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4848515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1907276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2478513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9260916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    206869632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     68357632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1135104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    104879552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              381241920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1488604                       # Total snoops (count)
system.tol2bus.snoopTraffic                  55003648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4575598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009311                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096043                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4532995     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42603      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4575598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5956873500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1244709087                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13324978                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         953696898                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2424363302                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  75601601000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
