IP Upgrade report for SoCKit_DDR3_RTL_Test
Wed Apr 13 01:03:39 2016
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed Apr 13 01:03:39 2016           ;
; Quartus Prime Version        ; 15.1.2 Build 193 02/01/2016 SJ Lite Edition ;
; Revision Name                ; SoCKit_DDR3_RTL_Test                        ;
; Top-level Entity Name        ; SoCKit_DDR3_RTL_Test                        ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                 ;
+-------------+-------------------------+---------+-----------------------------------+---------------------------------+-----------------------------------+---------+
; Entity Name ; Component Name          ; Version ; Original Source File              ; Generation File Path            ; New Source File                   ; Message ;
+-------------+-------------------------+---------+-----------------------------------+---------------------------------+-----------------------------------+---------+
; fpga_ddr3   ; altera_mem_if_ddr3_emif ; 13.0    ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.qip ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.qip ;         ;
+-------------+-------------------------+---------+-----------------------------------+---------------------------------+-----------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" to "FPGA_DDR3/fpga_ddr3/fpga_ddr3.BAK.v"
Info (11837): Started upgrading IP component altera_mem_if_ddr3_emif with file "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v"
Info (11131): Completed upgrading IP component altera_mem_if_ddr3_emif with file "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v"
Info (23030): Evaluation of Tcl script /home/diana/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1278 megabytes
    Info: Processing ended: Wed Apr 13 01:03:46 2016
    Info: Elapsed time: 00:04:40
    Info: Total CPU time (on all processors): 00:10:57


