Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 16:17:29 2022
| Host         : CSE-P07-2168-49 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  96          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cloc/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clockie/cloc/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  197          inf        0.000                      0                  197           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segments_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.190ns  (logic 4.122ns (66.598%)  route 2.068ns (33.402%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  segments_reg[6]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segments_reg[6]/Q
                         net (fo=1, routed)           2.068     2.487    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.703     6.190 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.190    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.027ns  (logic 4.170ns (69.187%)  route 1.857ns (30.813%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  segments_reg[4]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  segments_reg[4]/Q
                         net (fo=1, routed)           1.857     2.335    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.692     6.027 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.027    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_active_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            anode_active[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 4.021ns (68.421%)  route 1.856ns (31.579%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE                         0.000     0.000 r  anode_active_reg[0]/C
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  anode_active_reg[0]/Q
                         net (fo=1, routed)           1.856     2.374    anode_active_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.877 r  anode_active_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.877    anode_active[0]
    U2                                                                r  anode_active[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 4.054ns (68.985%)  route 1.822ns (31.015%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  segments_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segments_reg[3]/Q
                         net (fo=1, routed)           1.822     2.340    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.876 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.876    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clockie/cntr3/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.808ns  (logic 1.579ns (27.191%)  route 4.229ns (72.809%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rst_IBUF_inst/O
                         net (fo=73, routed)          3.595     5.051    clockie/cntr2/rst_IBUF
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  clockie/cntr2/count[3]_i_1__0/O
                         net (fo=4, routed)           0.633     5.808    clockie/cntr3/SR[0]
    SLICE_X64Y24         FDRE                                         r  clockie/cntr3/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clockie/cntr3/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.808ns  (logic 1.579ns (27.191%)  route 4.229ns (72.809%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rst_IBUF_inst/O
                         net (fo=73, routed)          3.595     5.051    clockie/cntr2/rst_IBUF
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  clockie/cntr2/count[3]_i_1__0/O
                         net (fo=4, routed)           0.633     5.808    clockie/cntr3/SR[0]
    SLICE_X64Y24         FDRE                                         r  clockie/cntr3/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clockie/cntr3/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.808ns  (logic 1.579ns (27.191%)  route 4.229ns (72.809%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rst_IBUF_inst/O
                         net (fo=73, routed)          3.595     5.051    clockie/cntr2/rst_IBUF
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  clockie/cntr2/count[3]_i_1__0/O
                         net (fo=4, routed)           0.633     5.808    clockie/cntr3/SR[0]
    SLICE_X64Y24         FDRE                                         r  clockie/cntr3/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.807ns  (logic 4.129ns (71.106%)  route 1.678ns (28.894%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  segments_reg[2]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segments_reg[2]/Q
                         net (fo=1, routed)           1.678     2.097    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710     5.807 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.807    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_active_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            anode_active[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 4.017ns (70.562%)  route 1.676ns (29.438%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE                         0.000     0.000 r  anode_active_reg[1]/C
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  anode_active_reg[1]/Q
                         net (fo=1, routed)           1.676     2.194    anode_active_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.693 r  anode_active_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.693    anode_active[1]
    U4                                                                r  anode_active[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.691ns  (logic 4.029ns (70.785%)  route 1.663ns (29.215%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  segments_reg[0]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segments_reg[0]/Q
                         net (fo=1, routed)           1.663     2.181    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.691 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.691    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  out_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  out_reg[1]/Q
                         net (fo=7, routed)           0.105     0.269    out[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.314 r  segments[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    segments[1]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  segments_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  out_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  out_reg[1]/Q
                         net (fo=7, routed)           0.106     0.270    out[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.315 r  segments[5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    segments[5]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  segments_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  out_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  out_reg[1]/Q
                         net (fo=7, routed)           0.105     0.269    out[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.048     0.317 r  segments[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    segments[2]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  segments_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  out_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  out_reg[1]/Q
                         net (fo=7, routed)           0.106     0.270    out[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.049     0.319 r  segments[6]_i_1/O
                         net (fo=1, routed)           0.000     0.319    segments[6]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  segments_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_active_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.444%)  route 0.191ns (57.556%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  disp/count_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/count_reg[0]/Q
                         net (fo=9, routed)           0.191     0.332    display[0]
    SLICE_X65Y26         FDSE                                         r  anode_active_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockie/cntr1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.929%)  route 0.153ns (45.071%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  clockie/cntr1/count_reg[1]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockie/cntr1/count_reg[1]/Q
                         net (fo=5, routed)           0.153     0.294    clockie/cntr1/count1[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  clockie/cntr1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    clockie_n_3
    SLICE_X64Y23         FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  disp/count_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/count_reg[0]/Q
                         net (fo=9, routed)           0.156     0.297    clockie/cntr1/display[0]
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  clockie/cntr1/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    clockie_n_4
    SLICE_X65Y24         FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cloc/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cloc/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE                         0.000     0.000 r  cloc/clk_out_reg/C
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cloc/clk_out_reg/Q
                         net (fo=18, routed)          0.168     0.309    cloc/clk_out
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  cloc/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.354    cloc/clk_out_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  cloc/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockie/cntr1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockie/cntr1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  clockie/cntr1/count_reg[1]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockie/cntr1/count_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    clockie/cntr1/count1[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.042     0.362 r  clockie/cntr1/count[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.362    clockie/cntr1/count[3]_i_2__0_n_0
    SLICE_X63Y24         FDRE                                         r  clockie/cntr1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockie/cntr2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockie/cntr2/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  clockie/cntr2/count_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockie/cntr2/count_reg[0]/Q
                         net (fo=7, routed)           0.179     0.320    clockie/cntr2/count2[0]
    SLICE_X65Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.365 r  clockie/cntr2/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    clockie/cntr2/count[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  clockie/cntr2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





