============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  08:35:20 am
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (106 ps) Late External Delay Assertion at pin SUM[63]
          Group: I2O
     Startpoint: (R) P0[61]
          Clock: (R) VCLK
       Endpoint: (R) SUM[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     527                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_2_1 
  output_delay             133             counter.sdc_line_14     

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  P0[61]          -       -      R     (arrival)      1  1.1     0     0     533    (-,-) 
  g64612__2900/S  -       A->S   F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g64558__7114/S  -       CI->S  R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g64290__1309/S  -       B->S   F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g64145__7675/CO -       CI->CO F     ADDFX1         3  0.9    13    44     770    (-,-) 
  g64118/Y        -       A->Y   R     INVXL          1  0.5     9    11     781    (-,-) 
  g64056__3772/Y  -       B0->Y  F     OAI211X1       1  0.4    27    28     808    (-,-) 
  g64038__6083/Y  -       A1->Y  R     AOI22X1        1  0.6    24    28     836    (-,-) 
  g63981__5703/Y  -       B->Y   F     XNOR2X1        1  0.5     8    33     868    (-,-) 
  g63972__2900/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     904    (-,-) 
  g63957__6877/Y  -       B->Y   F     XNOR2X1        1  0.5     8    31     934    (-,-) 
  g63911__3772/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     969    (-,-) 
  g63908__4296/Y  -       B->Y   F     XNOR2X1        1  0.7     9    31    1000    (-,-) 
  g63846__8780/S  -       CI->S  R     ADDFX1         1  0.0     6    60    1060    (-,-) 
  SUM[63]         -       -      R     (port)         -    -     -     0    1060    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: MET (126 ps) Late External Delay Assertion at pin CARRY[63]
          Group: I2O
     Startpoint: (R) P0[61]
          Clock: (R) VCLK
       Endpoint: (F) CARRY[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     126                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_2_1    
  output_delay             133             counter.sdc_line_14_2365_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  P0[61]          -       -      R     (arrival)      1  1.1     0     0     533    (-,-) 
  g64612__2900/S  -       A->S   F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g64558__7114/S  -       CI->S  R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g64290__1309/S  -       B->S   F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g64145__7675/CO -       CI->CO F     ADDFX1         3  0.9    13    44     770    (-,-) 
  g64118/Y        -       A->Y   R     INVXL          1  0.5     9    11     781    (-,-) 
  g64056__3772/Y  -       B0->Y  F     OAI211X1       1  0.4    27    28     808    (-,-) 
  g64038__6083/Y  -       A1->Y  R     AOI22X1        1  0.6    24    28     836    (-,-) 
  g63981__5703/Y  -       B->Y   F     XNOR2X1        1  0.5     8    33     868    (-,-) 
  g63972__2900/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     904    (-,-) 
  g63957__6877/Y  -       B->Y   F     XNOR2X1        1  0.5     8    31     934    (-,-) 
  g63911__3772/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     969    (-,-) 
  g63908__4296/Y  -       B->Y   F     XNOR2X1        1  0.7     9    31    1000    (-,-) 
  g63846__8780/CO -       CI->CO F     ADDFX1         1  0.0     7    40    1041    (-,-) 
  CARRY[63]       -       -      F     (port)         -    -     -     0    1041    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: MET (179 ps) Late External Delay Assertion at pin SUM[61]
          Group: I2O
     Startpoint: (F) P9[61]
          Clock: (R) VCLK
       Endpoint: (R) SUM[61]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     455                  
             Slack:=     179                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_578_1  
  output_delay             133             counter.sdc_line_14_2303_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[61]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64736__4296/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64473__7675/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64273__2250/S -       B->S  R     ADDFX1         1  1.1    13    68     728    (-,-) 
  g64068__2703/S -       B->S  F     ADDFX1         1  1.0    14    66     794    (-,-) 
  g64037__6083/S -       B->S  R     ADDFX1         1  1.1    13    68     863    (-,-) 
  g63955__7675/S -       B->S  F     ADDFX1         1  0.7    12    65     928    (-,-) 
  g63851__4547/S -       CI->S R     ADDFX1         1  0.0     6    60     988    (-,-) 
  SUM[61]        -       -     R     (port)         -    -     -     0     988    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (179 ps) Late External Delay Assertion at pin SUM[62]
          Group: I2O
     Startpoint: (F) P1[62]
          Clock: (R) VCLK
       Endpoint: (R) SUM[62]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     455                  
             Slack:=     179                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_65_1   
  output_delay             133             counter.sdc_line_14_2302_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[62]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64684__5703/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64383__5703/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64230__4547/S -       B->S  R     ADDFX1         3  1.4    15    69     729    (-,-) 
  g64186__1474/Y -       B->Y  F     XNOR2X1        3  1.1    12    34     763    (-,-) 
  g64059__5795/Y -       B->Y  R     XNOR2X1        2  1.1    11    37     800    (-,-) 
  g64044__9682/Y -       B->Y  F     XNOR2X1        1  0.5     8    31     831    (-,-) 
  g64016__5019/Y -       B->Y  R     XNOR2X1        1  0.7     9    36     867    (-,-) 
  g63938__1309/S -       CI->S F     ADDFX1         1  0.7    12    61     928    (-,-) 
  g63880__1474/S -       CI->S R     ADDFX1         1  0.0     6    60     988    (-,-) 
  SUM[62]        -       -     R     (port)         -    -     -     0     988    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (185 ps) Late External Delay Assertion at pin SUM[2]
          Group: I2O
     Startpoint: (R) P0[2]
          Clock: (R) VCLK
       Endpoint: (R) SUM[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     449                  
             Slack:=     185                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_61_1   
  output_delay             133             counter.sdc_line_14_2362_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[2]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g64682__7114/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g64455__7118/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g64219__7344/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g64109__2683/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g64009__2703/S -       B->S  F     ADDFX1         2  0.7    12    65     855    (-,-) 
  g63974__7114/Y -       B->Y  R     XNOR2X1        1  0.6     8    36     891    (-,-) 
  g63971__1786/Y -       B->Y  F     XNOR2X1        1  0.7     9    31     922    (-,-) 
  g63907__1309/S -       CI->S R     ADDFX1         1  0.0     6    60     982    (-,-) 
  SUM[2]         -       -     R     (port)         -    -     -     0     982    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (189 ps) Late External Delay Assertion at pin SUM[3]
          Group: I2O
     Startpoint: (F) P9[3]
          Clock: (R) VCLK
       Endpoint: (R) SUM[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_636_1  
  output_delay             133             counter.sdc_line_14_2361_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[3]          -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64763__3772/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64550__6877/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64302__2250/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64160__1840/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64033__5703/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63968__6877/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63906__2683/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[3]         -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (189 ps) Late External Delay Assertion at pin SUM[4]
          Group: I2O
     Startpoint: (F) P1[4]
          Clock: (R) VCLK
       Endpoint: (R) SUM[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_123_1  
  output_delay             133             counter.sdc_line_14_2360_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[4]          -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64696__6877/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64443__3772/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64216__6083/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64103__8780/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64007__2250/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63952__9682/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63900__1309/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[4]         -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (189 ps) Late External Delay Assertion at pin SUM[5]
          Group: I2O
     Startpoint: (F) P1[5]
          Clock: (R) VCLK
       Endpoint: (R) SUM[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_122_1  
  output_delay             133             counter.sdc_line_14_2359_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[5]          -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64715__3772/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64434__5795/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64215__2250/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64101__1857/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64032__5953/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63967__4296/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63899__9682/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[5]         -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (189 ps) Late External Delay Assertion at pin SUM[6]
          Group: I2O
     Startpoint: (F) P5[6]
          Clock: (R) VCLK
       Endpoint: (R) SUM[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_377_1  
  output_delay             133             counter.sdc_line_14_2358_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[6]          -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64801__3772/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64433__5795/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64255__4296/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64155__5795/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64005__7114/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63951__4547/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63898__4547/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[6]         -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (189 ps) Late External Delay Assertion at pin SUM[7]
          Group: I2O
     Startpoint: (F) P1[7]
          Clock: (R) VCLK
       Endpoint: (R) SUM[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_120_1  
  output_delay             133             counter.sdc_line_14_2357_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[7]          -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64714__6877/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64555__5703/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64213__5266/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64095__6083/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64031__1786/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63966__2683/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63897__1474/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[7]         -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (189 ps) Late External Delay Assertion at pin SUM[8]
          Group: I2O
     Startpoint: (F) P1[8]
          Clock: (R) VCLK
       Endpoint: (R) SUM[8]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_119_1  
  output_delay             133             counter.sdc_line_14_2356_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[8]          -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64754__8757/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64419__2391/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64211__5703/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64094__2250/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64003__5953/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63922__1840/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63875__7675/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[8]         -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (189 ps) Late External Delay Assertion at pin SUM[9]
          Group: I2O
     Startpoint: (F) P1[9]
          Clock: (R) VCLK
       Endpoint: (R) SUM[9]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_118_1  
  output_delay             133             counter.sdc_line_14_2355_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[9]          -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64632__6083/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64414__5953/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64210__5953/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64093__5266/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64002__1786/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63948__5019/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63874__3772/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[9]         -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (189 ps) Late External Delay Assertion at pin SUM[10]
          Group: I2O
     Startpoint: (F) P1[10]
          Clock: (R) VCLK
       Endpoint: (R) SUM[10]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_117_1  
  output_delay             133             counter.sdc_line_14_2354_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[10]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64815__7114/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64409__3772/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64207__7118/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64090__5953/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64000__7118/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63947__1840/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63896__4296/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[10]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (189 ps) Late External Delay Assertion at pin SUM[11]
          Group: I2O
     Startpoint: (F) P9[11]
          Clock: (R) VCLK
       Endpoint: (R) SUM[11]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_628_1  
  output_delay             133             counter.sdc_line_14_2353_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[11]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64833__7675/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64406__2703/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64262__6877/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64088__8757/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63999__7675/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63945__2703/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63895__8780/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[11]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (189 ps) Late External Delay Assertion at pin SUM[12]
          Group: I2O
     Startpoint: (F) P1[12]
          Clock: (R) VCLK
       Endpoint: (R) SUM[12]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_115_1  
  output_delay             133             counter.sdc_line_14_2352_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[12]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64606__4547/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64395__2391/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64204__2900/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64086__7675/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63996__6877/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63920__2683/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63873__5953/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[12]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (189 ps) Late External Delay Assertion at pin SUM[13]
          Group: I2O
     Startpoint: (F) P1[13]
          Clock: (R) VCLK
       Endpoint: (R) SUM[13]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_114_1  
  output_delay             133             counter.sdc_line_14_2351_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[13]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64654__7118/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64389__7118/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64202__1309/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64084__2900/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64029__7118/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63964__1857/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63872__9906/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[13]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (189 ps) Late External Delay Assertion at pin SUM[14]
          Group: I2O
     Startpoint: (F) P1[14]
          Clock: (R) VCLK
       Endpoint: (R) SUM[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_113_1  
  output_delay             133             counter.sdc_line_14_2350_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[14]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64691__2391/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64385__5266/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64201__5266/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64082__1309/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63995__1309/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63943__7114/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63894__1857/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[14]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (189 ps) Late External Delay Assertion at pin SUM[15]
          Group: I2O
     Startpoint: (F) P1[15]
          Clock: (R) VCLK
       Endpoint: (R) SUM[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_112_1  
  output_delay             133             counter.sdc_line_14_2349_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[15]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64732__4296/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64380__1786/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64200__7114/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64050__5953/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63976__7344/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63919__9906/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63871__5019/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[15]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (189 ps) Late External Delay Assertion at pin SUM[16]
          Group: I2O
     Startpoint: (F) P5[16]
          Clock: (R) VCLK
       Endpoint: (R) SUM[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_367_1  
  output_delay             133             counter.sdc_line_14_2348_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[16]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64777__4296/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64379__8757/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64245__2250/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64138__1474/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63975__5795/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63918__2250/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63870__1840/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[16]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (189 ps) Late External Delay Assertion at pin SUM[17]
          Group: I2O
     Startpoint: (F) P5[17]
          Clock: (R) VCLK
       Endpoint: (R) SUM[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_366_1  
  output_delay             133             counter.sdc_line_14_2347_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[17]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64709__9682/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64373__6877/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64242__5703/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64137__3772/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64026__2900/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63939__7675/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63869__7344/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[17]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (189 ps) Late External Delay Assertion at pin SUM[18]
          Group: I2O
     Startpoint: (F) P9[18]
          Clock: (R) VCLK
       Endpoint: (R) SUM[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_621_1  
  output_delay             133             counter.sdc_line_14_2346_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[18]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64707__5266/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64528__5703/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64240__1786/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64076__4296/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64024__1309/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63937__4547/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63893__5795/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[18]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (189 ps) Late External Delay Assertion at pin SUM[19]
          Group: I2O
     Startpoint: (F) P9[19]
          Clock: (R) VCLK
       Endpoint: (R) SUM[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_620_1  
  output_delay             133             counter.sdc_line_14_2345_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[19]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64778__5703/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64526__1474/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64285__3772/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64133__1857/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63992__4547/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63936__5019/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63892__2703/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[19]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (189 ps) Late External Delay Assertion at pin SUM[20]
          Group: I2O
     Startpoint: (F) P9[20]
          Clock: (R) VCLK
       Endpoint: (R) SUM[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_619_1  
  output_delay             133             counter.sdc_line_14_2344_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[20]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64623__2391/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64525__8757/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64284__4296/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64132__5019/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63990__3772/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63934__7114/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63891__7344/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[20]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (189 ps) Late External Delay Assertion at pin SUM[21]
          Group: I2O
     Startpoint: (F) P9[21]
          Clock: (R) VCLK
       Endpoint: (R) SUM[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_618_1  
  output_delay             133             counter.sdc_line_14_2343_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[21]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64635__3772/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64521__2250/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64282__9906/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64129__5795/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63989__4296/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63916__9682/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63868__6083/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[21]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (189 ps) Late External Delay Assertion at pin SUM[22]
          Group: I2O
     Startpoint: (F) P1[22]
          Clock: (R) VCLK
       Endpoint: (R) SUM[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_105_1  
  output_delay             133             counter.sdc_line_14_2342_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[22]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64629__8757/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64337__9682/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64192__2900/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64069__5795/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63988__8780/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63915__7344/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63867__2250/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[22]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (189 ps) Late External Delay Assertion at pin SUM[23]
          Group: I2O
     Startpoint: (F) P9[23]
          Clock: (R) VCLK
       Endpoint: (R) SUM[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_616_1  
  output_delay             133             counter.sdc_line_14_2341_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[23]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64594__7344/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64518__1309/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64279__1840/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64125__5266/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63986__1857/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63914__1857/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63866__5266/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[23]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (189 ps) Late External Delay Assertion at pin SUM[24]
          Group: I2O
     Startpoint: (F) P9[24]
          Clock: (R) VCLK
       Endpoint: (R) SUM[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_615_1  
  output_delay             133             counter.sdc_line_14_2340_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[24]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64624__6877/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64517__2683/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64277__5795/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64124__7114/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63984__1840/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63931__1309/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63865__9906/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[24]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (189 ps) Late External Delay Assertion at pin SUM[25]
          Group: I2O
     Startpoint: (F) P9[25]
          Clock: (R) VCLK
       Endpoint: (R) SUM[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_614_1  
  output_delay             133             counter.sdc_line_14_2339_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[25]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64832__5703/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64515__4547/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64276__2703/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64122__5953/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64021__4547/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63962__2703/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63890__7114/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[25]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (189 ps) Late External Delay Assertion at pin SUM[26]
          Group: I2O
     Startpoint: (F) P1[26]
          Clock: (R) VCLK
       Endpoint: (R) SUM[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_101_1  
  output_delay             133             counter.sdc_line_14_2338_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[26]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64818__4296/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64506__9682/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64226__3772/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64061__8757/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64020__1474/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63960__5266/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63905__5703/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[26]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (189 ps) Late External Delay Assertion at pin SUM[27]
          Group: I2O
     Startpoint: (F) P9[27]
          Clock: (R) VCLK
       Endpoint: (R) SUM[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_612_1  
  output_delay             133             counter.sdc_line_14_2337_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[27]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64822__5795/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64564__1840/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64315__4547/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64119__7118/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64019__3772/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63929__8780/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63889__5953/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[27]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (189 ps) Late External Delay Assertion at pin SUM[28]
          Group: I2O
     Startpoint: (F) P9[28]
          Clock: (R) VCLK
       Endpoint: (R) SUM[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_611_1  
  output_delay             133             counter.sdc_line_14_2336_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[28]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64805__5266/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64563__7344/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64314__1474/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64174__2391/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64015__9906/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63928__7344/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63888__1474/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[28]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (189 ps) Late External Delay Assertion at pin SUM[29]
          Group: I2O
     Startpoint: (F) P1[29]
          Clock: (R) VCLK
       Endpoint: (R) SUM[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_98_1   
  output_delay             133             counter.sdc_line_14_2335_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[29]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64790__7344/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64482__7114/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64223__9906/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64113__2391/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63979__5795/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63910__2391/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63850__1786/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[29]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (189 ps) Late External Delay Assertion at pin SUM[30]
          Group: I2O
     Startpoint: (F) P5[30]
          Clock: (R) VCLK
       Endpoint: (R) SUM[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_353_1  
  output_delay             133             counter.sdc_line_14_2334_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[30]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64726__1840/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64481__2250/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64266__7118/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64168__4547/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64014__1857/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63927__6083/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63849__8757/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[30]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (189 ps) Late External Delay Assertion at pin SUM[31]
          Group: I2O
     Startpoint: (F) P1[31]
          Clock: (R) VCLK
       Endpoint: (R) SUM[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_96_1   
  output_delay             133             counter.sdc_line_14_2333_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[31]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64766__2900/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64462__6877/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64222__1857/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64111__6877/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64013__5019/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63926__5703/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63864__7118/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[31]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (189 ps) Late External Delay Assertion at pin SUM[32]
          Group: I2O
     Startpoint: (F) P1[32]
          Clock: (R) VCLK
       Endpoint: (R) SUM[32]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_95_1   
  output_delay             133             counter.sdc_line_14_2332_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[32]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64695__3772/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64450__2683/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64220__1840/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64053__5266/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64012__1840/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63956__7118/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63863__7675/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[32]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (189 ps) Late External Delay Assertion at pin SUM[33]
          Group: I2O
     Startpoint: (F) P1[33]
          Clock: (R) VCLK
       Endpoint: (R) SUM[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_94_1   
  output_delay             133             counter.sdc_line_14_2331_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[33]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64593__9906/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64436__1840/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64218__5795/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64108__9682/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63978__2703/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63925__8757/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63862__2391/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[33]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (189 ps) Late External Delay Assertion at pin SUM[34]
          Group: I2O
     Startpoint: (F) P5[34]
          Clock: (R) VCLK
       Endpoint: (R) SUM[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_349_1  
  output_delay             133             counter.sdc_line_14_2330_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[34]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64799__9682/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64432__2703/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64257__1474/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64157__9906/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64008__6083/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63953__6877/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63861__2900/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[34]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (189 ps) Late External Delay Assertion at pin SUM[35]
          Group: I2O
     Startpoint: (F) P1[35]
          Clock: (R) VCLK
       Endpoint: (R) SUM[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_92_1   
  output_delay             133             counter.sdc_line_14_2329_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[35]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64718__2900/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64416__7118/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64212__7114/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64096__2703/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64006__5266/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63950__3772/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63887__6877/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[35]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (189 ps) Late External Delay Assertion at pin SUM[36]
          Group: I2O
     Startpoint: (F) P1[36]
          Clock: (R) VCLK
       Endpoint: (R) SUM[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_91_1   
  output_delay             133             counter.sdc_line_14_2328_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[36]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64626__1309/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64403__6083/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64208__8757/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64092__7114/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64004__5703/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63949__4296/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63886__1309/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[36]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 40: MET (189 ps) Late External Delay Assertion at pin SUM[37]
          Group: I2O
     Startpoint: (F) P5[37]
          Clock: (R) VCLK
       Endpoint: (R) SUM[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_346_1  
  output_delay             133             counter.sdc_line_14_2327_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[37]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64703__5266/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64402__2250/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64248__5795/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64089__1786/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64001__8757/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63921__8757/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63860__2683/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[37]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (189 ps) Late External Delay Assertion at pin SUM[38]
          Group: I2O
     Startpoint: (F) P5[38]
          Clock: (R) VCLK
       Endpoint: (R) SUM[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_345_1  
  output_delay             133             counter.sdc_line_14_2326_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[38]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64712__6877/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64387__2250/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64247__2703/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64143__2900/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63997__2900/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63946__5795/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63859__9682/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[38]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 42: MET (189 ps) Late External Delay Assertion at pin SUM[39]
          Group: I2O
     Startpoint: (F) P1[39]
          Clock: (R) VCLK
       Endpoint: (R) SUM[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_88_1   
  output_delay             133             counter.sdc_line_14_2325_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[39]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64834__7675/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64370__3772/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64199__5703/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64081__2683/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64028__7675/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63944__5266/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63885__4547/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[39]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 43: MET (189 ps) Late External Delay Assertion at pin SUM[40]
          Group: I2O
     Startpoint: (F) P5[40]
          Clock: (R) VCLK
       Endpoint: (R) SUM[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_343_1  
  output_delay             133             counter.sdc_line_14_2324_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[40]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64722__1840/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64367__1474/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64239__8757/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64136__4296/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63994__2683/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63942__5953/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63884__3772/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[40]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 44: MET (189 ps) Late External Delay Assertion at pin SUM[41]
          Group: I2O
     Startpoint: (F) P5[41]
          Clock: (R) VCLK
       Endpoint: (R) SUM[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_342_1  
  output_delay             133             counter.sdc_line_14_2323_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[41]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64648__7118/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64355__2703/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64236__2391/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64134__9906/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64025__6877/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63963__5795/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63883__4296/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[41]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 45: MET (189 ps) Late External Delay Assertion at pin SUM[42]
          Group: I2O
     Startpoint: (F) P1[42]
          Clock: (R) VCLK
       Endpoint: (R) SUM[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_85_1   
  output_delay             133             counter.sdc_line_14_2322_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[42]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64724__6877/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64332__4296/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64193__2391/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64071__1840/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63991__1474/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63917__7118/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63858__8780/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[42]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 46: MET (189 ps) Late External Delay Assertion at pin SUM[43]
          Group: I2O
     Startpoint: (F) P1[43]
          Clock: (R) VCLK
       Endpoint: (R) SUM[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_84_1   
  output_delay             133             counter.sdc_line_14_2321_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[43]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64819__7118/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64514__2900/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64190__1309/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64067__6083/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63987__9906/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63913__7675/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63857__1857/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[43]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 47: MET (189 ps) Late External Delay Assertion at pin SUM[44]
          Group: I2O
     Startpoint: (F) P5[44]
          Clock: (R) VCLK
       Endpoint: (R) SUM[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_339_1  
  output_delay             133             counter.sdc_line_14_2320_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[44]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64817__5266/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64511__8780/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64229__1474/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64121__1786/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g63985__5019/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63932__2391/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63856__5019/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[44]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 48: MET (189 ps) Late External Delay Assertion at pin SUM[45]
          Group: I2O
     Startpoint: (F) P9[45]
          Clock: (R) VCLK
       Endpoint: (R) SUM[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_594_1  
  output_delay             133             counter.sdc_line_14_2319_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[45]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64597__7114/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64562__2900/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64271__7114/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64062__5953/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64022__9682/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63961__2250/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63882__1840/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[45]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 49: MET (189 ps) Late External Delay Assertion at pin SUM[46]
          Group: I2O
     Startpoint: (F) P9[46]
          Clock: (R) VCLK
       Endpoint: (R) SUM[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_593_1  
  output_delay             133             counter.sdc_line_14_2318_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[46]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64770__4296/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64556__2391/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64313__3772/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64173__2900/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64017__8780/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63959__5703/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63902__5795/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[46]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------



Path 50: MET (189 ps) Late External Delay Assertion at pin SUM[47]
          Group: I2O
     Startpoint: (F) P5[47]
          Clock: (R) VCLK
       Endpoint: (R) SUM[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_336_1  
  output_delay             133             counter.sdc_line_14_2317_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P5[47]         -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g64807__7114/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g64461__5266/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g64263__2900/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g64166__2250/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g64040__2703/S -       B->S  R     ADDFX1         1  0.7    10    67     856    (-,-) 
  g63958__5953/S -       CI->S F     ADDFX1         1  0.7    12    61     917    (-,-) 
  g63901__2703/S -       CI->S R     ADDFX1         1  0.0     6    60     977    (-,-) 
  SUM[47]        -       -     R     (port)         -    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------

