Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Sep 22 15:09:40 2023
| Host         : DESKTOP-NOHGJAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_basicIO_control_sets_placed.rpt
| Design       : fpga_basicIO
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                           Enable Signal                          |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | inst_circuito/inst_control/FSM_sequential_curr_state[3]_i_1_n_0  | btnUreg                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | inst_circuito/inst_control/FSM_sequential_curr_state_reg[1]_0[0] | btnUreg                                       |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | inst_circuito/inst_control/E[0]                                  | btnUreg                                       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG |                                                                  | Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                                  | Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                                  | Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                                  |                                               |               23 |             43 |         1.87 |
+----------------+------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


