
<p align="center">
  <img src="https://github.com/fabriziotappero/Free-Range-VHDL-book/blob/master/pics/cover.png?raw=true" width = "70%" alt="" align=center/>
</p>
# Free Range VHDL ‚Äî –£–∫—Ä–∞—ó–Ω—Å—å–∫–∞ –≤–µ—Ä—Å—ñ—è üá∫üá¶

[![License: CC BY-SA 3.0](https://img.shields.io/badge/License-CC%20BY--SA%203.0-lightgrey.svg)](https://creativecommons.org/licenses/by-sa/3.0/)
[![Status](https://img.shields.io/badge/Status-Work_in_Progress-yellow)]()

## üì¢ –ü—Ä–æ —Ü–µ–π –ø—Ä–æ–µ–∫—Ç / About this Project

**[UA]**
–¶–µ–π —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä—ñ–π —î —Ñ–æ—Ä–∫–æ–º –ø—Ä–æ–µ–∫—Ç—É **Free Range VHDL**. –ú–æ—è –º–µ—Ç–∞ ‚Äî —Å—Ç–≤–æ—Ä–∏—Ç–∏ –ø–æ–≤–Ω–∏–π —Ç–∞ —è–∫—ñ—Å–Ω–∏–π –ø–µ—Ä–µ–∫–ª–∞–¥ —Ü—ñ—î—ó —á—É–¥–æ–≤–æ—ó –∫–Ω–∏–≥–∏ —É–∫—Ä–∞—ó–Ω—Å—å–∫–æ—é –º–æ–≤–æ—é, —â–æ–± –∑—Ä–æ–±–∏—Ç–∏ –≤–∏–≤—á–µ–Ω–Ω—è FPGA —Ç–∞ VHDL –¥–æ—Å—Ç—É–ø–Ω—ñ—à–∏–º –¥–ª—è —É–∫—Ä–∞—ó–Ω—Å—å–∫–∏—Ö —Å—Ç—É–¥–µ–Ω—Ç—ñ–≤ —Ç–∞ —ñ–Ω–∂–µ–Ω–µ—Ä—ñ–≤.

**–ü–æ—Ç–æ—á–Ω–∏–π —Å—Ç–∞—Ç—É—Å:** –†–æ–±–æ—Ç–∞ –≤ –ø—Ä–æ—Ü–µ—Å—ñ.

**[EN]**
This is a fork of the **Free Range VHDL** open-source book. My goal is to provide a complete Ukrainian translation to make FPGA and VHDL learning resources more accessible to the Ukrainian engineering community.

**Current Status:** Work in Progress.

### üìä –ü—Ä–æ–≥—Ä–µ—Å –ø–µ—Ä–µ–∫–ª–∞–¥—É / Translation Progress

- [x] –°–µ—Ç–∞–ø —Ñ–æ—Ä–∫—É (Setting up fork)
- [ ] –í—Å—Ç—É–ø: –¶—ñ–ª—å –¥–∞–Ω–æ—ó –∫–Ω–∏–≥–∏ (Purpose of this book) - –í –ø—Ä–æ—Ü–µ—Å—ñ... / In progress...
- [ ] –†–æ–∑–¥—ñ–ª 1: –í—Å—Ç—É–ø –¥–æ VHDL (Chapter 1)
- [ ] –†–æ–∑–¥—ñ–ª 2: –§—É–Ω–¥–∞–º–µ–Ω—Ç–∞–ª—å–Ω—ñ –ø—Ä–∞–≤–∏–ª–∞ (Chapter 2)
- [ ] –†–æ–∑–¥—ñ–ª 3: –û—Å–Ω–æ–≤–Ω—ñ –∫–æ–Ω—Å—Ç—Ä—É–∫—Ü—ñ—ó (Chapter 3)
- [ ] –†–æ–∑–¥—ñ–ª 4: –ü–∞—Ä–∞–¥—ñ–≥–º–∞ –æ–ø–∏—Å—É –∞–ø–∞—Ä–∞—Ç—É—Ä–∏ (Chapter 4)
- [ ] –†–æ–∑–¥—ñ–ª 5: –°—Ç–∞–Ω–¥–∞—Ä—Ç–Ω—ñ –º–æ–¥–µ–ª—ñ –æ–ø–∏—Å—É (Chapter 5)
- [ ] –†–æ–∑–¥—ñ–ª 6: –û–ø–µ—Ä–∞—Ç–æ—Ä–∏ —É VHDL (Chapter 6)
- [ ] –†–æ–∑–¥—ñ–ª 7: –û–ø–∏—Å –ø–æ—Å–ª—ñ–¥–æ–≤–Ω—ñ—Å–Ω–æ—ó –ª–æ–≥—ñ–∫–∏ (Chapter 7)
- [ ] –†–æ–∑–¥—ñ–ª 8: –°–∫—ñ–Ω—á–µ–Ω–Ω—ñ –∞–≤—Ç–æ–º–∞—Ç–∏ (Chapter 8)
- [ ] –†–æ–∑–¥—ñ–ª 9: –°—Ç—Ä—É–∫—Ç—É—Ä–Ω–∞ –º–æ–¥–µ–ª—å —É VHDL (Chapter 9)
- [ ] –†–æ–∑–¥—ñ–ª 10: –†–µ–≥—ñ—Å—Ç—Ä–∏ —Ç–∞ —Ä—ñ–≤–µ–Ω—å –ø–µ—Ä–µ–¥–∞—á—ñ —Ä–µ–≥—ñ—Å—Ç—Ä—ñ–≤ (RTL) (Chapter 10)
- [ ] –†–æ–∑–¥—ñ–ª 11: –¢–∏–ø–∏ –¥–∞–Ω–∏—Ö (Chapter 11)
- [ ] –†–æ–∑–¥—ñ–ª 12: –¶–∏–∫–ª–∏ —É VHDL (Chapter 12)
- [ ] –†–æ–∑–¥—ñ–ª 13: –ü—Ä–∏–∫–ª–∞–¥–∏ —Å—Ç–∞–Ω–¥–∞—Ä—Ç–Ω–∏—Ö —Ü–∏—Ñ—Ä–æ–≤–∏—Ö –∫—ñ–ª —É VHDL (Chapter 13)
- [ ] –†–æ–∑–¥—ñ–ª 14: –ü—Ä–æ—Ç–æ—Ç–∏–ø—É–≤–∞–Ω–Ω—è —É FPGA(Chapter 14)
- [ ] –í—ñ–¥–ø–æ–≤—ñ–¥—ñ –Ω–∞ –∑–∞–¥–∞—á—ñ (Solutions)
- [ ] –ê–≤—Ç–æ—Ä–∏ (Authors)
- [ ] –î–æ–¥–∞—Ç–∫–∏ (Appendix)
- [ ] –ü–æ–¥—è–∫–∏ (Acknowledgments)
- [ ] –õ—ñ—Ü–µ–Ω–∑—ñ—è (License)
- [ ] –ú–∞—Å—Ç–µ—Ä-—Ñ–∞–π–ª: –§–∞–π–ª –¥–ª—è –∑—à–∏–≤–∞–Ω–Ω—è –∫–Ω–∏–≥–∏ –≤ —î–¥–∏–Ω–∏–π PDF —Ñ–∞–π–ª (Master)

> **–•–æ—á–µ—Ç–µ –¥–æ–ø–æ–º–æ–≥—Ç–∏?** –ë—É–¥—É —Ä–∞–¥–∏–π –≤–∞—à–∏–º Pull Request-–∞–º! –î–∏–≤—ñ—Ç—å—Å—è –≤–∫–ª–∞–¥–∫—É [Issues], —â–æ–± –¥—ñ–∑–Ω–∞—Ç–∏—Å—è, —â–æ –ø–æ—Ç—Ä—ñ–±–Ω–æ –∑—Ä–æ–±–∏—Ç–∏ –∞–±–æ –ø—Ä–æ–ø–æ–Ω—É–π—Ç–µ —Å–≤–æ—î –≤—ñ–¥–∫—Ä–∏–≤–∞—é—á–∏ —Ç—ñ–∫–µ—Ç.

---

# Free Range VHDL (–û–ø–∏—Å –∫–Ω–∏–≥–∏)

**Free Range VHDL** ‚Äî —Ü–µ –±–µ–∑–∫–æ—à—Ç–æ–≤–Ω–∞ –∫–Ω–∏–≥–∞ –∑ VHDL —Ç–∞ –ø—Ä–æ–µ–∫—Ç—É–≤–∞–Ω–Ω—è FPGA, –Ω–∞–ø–∏—Å–∞–Ω–∞ –§–∞–±—Ä—ñ—Ü—ñ–æ –¢–∞–ø–ø–µ—Ä–æ (Fabrizio Tappero) —Ç–∞ –ë—Ä–∞–π–∞–Ω–æ–º –ú—ñ–ª—ñ (Bryan Mealy).

### –ü—Ä–æ –∫–Ω–∏–≥—É
–ú–µ—Ç–∞ —Ü—ñ—î—ó –∫–Ω–∏–≥–∏ ‚Äì –Ω–∞–¥–∞—Ç–∏ —Å—Ç—É–¥–µ–Ω—Ç–∞–º —Ç–∞ –º–æ–ª–æ–¥–∏–º —ñ–Ω–∂–µ–Ω–µ—Ä–∞–º –ø–æ—Å—ñ–±–Ω–∏–∫, —è–∫–∏–π –¥–æ–ø–æ–º–æ–∂–µ —ó–º —Ä–æ–∑–≤–∏–Ω—É—Ç–∏ –Ω–∞–≤–∏—á–∫–∏,
–Ω–µ–æ–±—Ö—ñ–¥–Ω—ñ –¥–ª—è –≤–∏–∫–æ—Ä–∏—Å—Ç–∞–Ω–Ω—è VHDL —É —Ü–∏—Ñ—Ä–æ–≤–æ–º—É –ø—Ä–æ–µ–∫—Ç—É–≤–∞–Ω–Ω—ñ –ø–æ—á–∞—Ç–∫–æ–≤–æ–≥–æ —Ç–∞ —Å–µ—Ä–µ–¥–Ω—å–æ–≥–æ —Ä—ñ–≤–Ω—è. –¶—ñ –Ω–∞–≤–∏—á–∫–∏ —Ç–∞–∫–æ–∂
–¥–∞–¥—É—Ç—å –≤–∞–º –º–æ–∂–ª–∏–≤—ñ—Å—Ç—å —ñ –≤–ø–µ–≤–Ω–µ–Ω—ñ—Å—Ç—å –ø—Ä–æ–¥–æ–≤–∂—É–≤–∞—Ç–∏ —Ü–∏—Ñ—Ä–æ–≤–µ –ø—Ä–æ–µ–∫—Ç—É–≤–∞–Ω–Ω—è –Ω–∞ –æ—Å–Ω–æ–≤—ñ VHDL. –¢–∞–∫–∏–º —á–∏–Ω–æ–º, –≤–∏ —Ç–∞–∫–æ–∂
–∑—Ä–æ–±–∏—Ç–µ –∫—Ä–æ–∫–∏ –¥–æ —Ä–æ–∑–≤–∏—Ç–∫—É –Ω–∞–≤–∏—á–æ–∫, –Ω–µ–æ–±—Ö—ñ–¥–Ω–∏—Ö –¥–ª—è —Ä–µ–∞–ª—ñ–∑–∞—Ü—ñ—ó –±—ñ–ª—å—à –ø—Ä–æ—Å—É–Ω—É—Ç–∏—Ö —Å–∏—Å—Ç–µ–º —Ü–∏—Ñ—Ä–æ–≤–æ–≥–æ –ø—Ä–æ–µ–∫—Ç—É–≤–∞–Ω–Ω—è.
–•–æ—á–∞ —ñ—Å–Ω—É—î –±–∞–≥–∞—Ç–æ –∫–Ω–∏–≥ —Ç–∞ –æ–Ω–ª–∞–π–Ω-–ø–æ—Å—ñ–±–Ω–∏–∫—ñ–≤, –ø—Ä–∏—Å–≤—è—á–µ–Ω–∏—Ö VHDL, —Ü—ñ –¥–∂–µ—Ä–µ–ª–∞ —á–∞—Å—Ç–æ —î –ø—Ä–æ–±–ª–µ–º–∞—Ç–∏—á–Ω–∏–º–∏ –∑
–¥–µ–∫—ñ–ª—å–∫–æ—Ö –ø—Ä–∏—á–∏–Ω. –ü–æ-–ø–µ—Ä—à–µ, –∑–Ω–∞—á–Ω–∞ —á–∞—Å—Ç–∏–Ω–∞ —ñ–Ω—Ñ–æ—Ä–º–∞—Ü—ñ—ó —â–æ–¥–æ VHDL —î –∞–±–æ –Ω–∞–¥–º—ñ—Ä–Ω–æ –∑–∞–ø–ª—É—Ç–∞–Ω–æ—é, –∞–±–æ –ø–æ–≥–∞–Ω–æ –≤–∏–∫–ª–∞–¥–µ–Ω–∞.
–ú–∞—Ç–µ—Ä—ñ–∞–ª–∏ –∑ —Ç–∞–∫–∏–º–∏ —Ö–∞—Ä–∞–∫—Ç–µ—Ä–∏—Å—Ç–∏–∫–∞–º–∏, –∑–¥–∞—î—Ç—å—Å—è, –Ω–∞–ø–∏—Å–∞–Ω—ñ –∑ —Ç–æ—á–∫–∏ –∑–æ—Ä—É –ª—é–¥–∏–Ω–∏, —è–∫–∞ –∞–±–æ –Ω–∞–¥–∑–≤–∏—á–∞–π–Ω–æ
—Ä–æ–∑—É–º–Ω–∞, –∞–±–æ –∑–∞–±—É–ª–∞, —â–æ —ó—ó –∞—É–¥–∏—Ç–æ—Ä—ñ—è –º–æ–∂–µ –±–∞—á–∏—Ç–∏ —Ü–µ–π –º–∞—Ç–µ—Ä—ñ–∞–ª –≤–ø–µ—Ä—à–µ. –ü–æ-–¥—Ä—É–≥–µ, –∑–∞–≥–∞–ª—å–Ω–∏–π
–ø—ñ–¥—Ö—ñ–¥ –±—ñ–ª—å—à–æ—Å—Ç—ñ –ø–æ—Å—ñ–±–Ω–∏–∫—ñ–≤ –∑ VHDL –ø–æ–ª—è–≥–∞—î –≤ —Ç–æ–º—É, —â–æ–± –∑–∞–Ω–∞–¥—Ç–æ —Ä–∞–Ω–æ –≤–≤–æ–¥–∏—Ç–∏ –∑–∞–Ω–∞–¥—Ç–æ –±–∞–≥–∞—Ç–æ —Ç–µ–º —ñ –±–∞–≥–∞—Ç–æ —Å—Ç–æ—Ä–æ–Ω–Ω—å–æ—ó —ñ–Ω—Ñ–æ—Ä–º–∞—Ü—ñ—ó.
–ë—ñ–ª—å—à—ñ—Å—Ç—å —Ü—å–æ–≥–æ –º–∞—Ç–µ—Ä—ñ–∞–ª—É –∫—Ä–∞—â–µ –±—É–ª–æ –± –ø—Ä–µ–¥—Å—Ç–∞–≤–∏—Ç–∏ –ø—ñ–∑–Ω—ñ—à–µ –≤ –ø—Ä–µ–∑–µ–Ω—Ç–∞—Ü—ñ—ó. –ú–∞—Ç–µ—Ä—ñ–∞–ª, –ø—Ä–µ–¥—Å—Ç–∞–≤–ª–µ–Ω–∏–π —Ç–∞–∫–∏–º —á–∏–Ω–æ–º, –º–∞—î —Ç–µ–Ω–¥–µ–Ω—Ü—ñ—é
–±—É—Ç–∏ –∑–∞–ø–ª—É—Ç–∞–Ω–∏–º, –ª–µ–≥–∫–æ –∑–∞–±—É–≤–∞—î—Ç—å—Å—è, —è–∫—â–æ –π–æ–≥–æ –Ω–µ–ø—Ä–∞–≤–∏–ª—å–Ω–æ –∑—Ä–æ–∑—É–º—ñ—Ç–∏, –∞–±–æ –ø—Ä–æ—Å—Ç–æ –Ω—ñ–∫–æ–ª–∏ –Ω–µ –∑–∞—Å—Ç–æ—Å–æ–≤—É—î—Ç—å—Å—è. –ü—ñ–¥—Ö—ñ–¥, –æ–±—Ä–∞–Ω–∏–π —É —Ü—ñ–π –∫–Ω–∏–∑—ñ,
–ø–æ–ª—è–≥–∞—î –≤ —Ç–æ–º—É, —â–æ–± –Ω–∞–¥–∞—Ç–∏ —Ç—ñ–ª—å–∫–∏ —Ç–µ, —â–æ –≤–∞–º –ø–æ—Ç—Ä—ñ–±–Ω–æ –∑–Ω–∞—Ç–∏, —â–æ–± —à–≤–∏–¥–∫–æ —Ä–æ–∑–ø–æ—á–∞—Ç–∏ —Ä–æ–±–æ—Ç—É –∑ VHDL. –Ø–∫ —ñ –≤ –±—É–¥—å-—è–∫–æ–º—É –Ω–∞–≤—á–∞–Ω–Ω—ñ, –ø—ñ—Å–ª—è —Ç–æ–≥–æ, —è–∫ –≤–∏
–æ—Ç—Ä–∏–º–∞–ª–∏ —ñ –∑–∞—Å—Ç–æ—Å—É–≤–∞–ª–∏ –∫–æ—Ä–∏—Å–Ω—É —ñ–Ω—Ñ–æ—Ä–º–∞—Ü—ñ—é, –Ω–∞–±–∞–≥–∞—Ç–æ –ª–µ–≥—à–µ —Ä–æ–∑–≤–∏–≤–∞—Ç–∏ —Å–≤–æ—ó –∑–Ω–∞–Ω–Ω—è, –Ω—ñ–∂ –ø–æ—Å—Ç—ñ–π–Ω–æ
–¥–æ–¥–∞–≤–∞—Ç–∏ —ñ–Ω—Ñ–æ—Ä–º–∞—Ü—ñ—é, —è–∫–∞ –Ω–µ –º–∞—î –ø—Ä—è–º–æ–≥–æ –≤—ñ–¥–Ω–æ—à–µ–Ω–Ω—è –¥–æ –¥–∞–Ω–æ—ó —Ç–µ–º–∏.

–ú–µ—Ç–∞ —Ü—ñ—î—ó –∫–Ω–∏–≥–∏ ‚Äì –ø—Ä–µ–¥—Å—Ç–∞–≤–∏—Ç–∏ —Ç–µ–º–∏ –¥–ª—è —Ç–∏—Ö, —Ö—Ç–æ –∑–Ω–∞–π–æ–º–∏–π –∑ —Ü–∏—Ñ—Ä–æ–≤–∏–º –ª–æ–≥—ñ—á–Ω–∏–º –ø—Ä–æ–µ–∫—Ç—É–≤–∞–Ω–Ω—è–º —ñ –º–∞—î –ø–µ–≤–Ω—ñ –Ω–∞–≤–∏—á–∫–∏ –≤
–∞–ª–≥–æ—Ä–∏—Ç–º—ñ—á–Ω–∏—Ö –º–æ–≤–∞—Ö –ø—Ä–æ–≥—Ä–∞–º—É–≤–∞–Ω–Ω—è, —Ç–∞–∫–∏—Ö —è–∫ Java –∞–±–æ C. –Ü–Ω—Ñ–æ—Ä–º–∞—Ü—ñ—è, –ø—Ä–µ–¥—Å—Ç–∞–≤–ª–µ–Ω–∞ —Ç—É—Ç, —Å–ø—Ä—è–º–æ–≤–∞–Ω–∞ –Ω–∞ –Ω–∞–¥–∞–Ω–Ω—è “ë—Ä—É–Ω—Ç–æ–≤–Ω–∏—Ö
–∑–Ω–∞–Ω—å –ø—Ä–æ –ø—ñ–¥—Ö—ñ–¥ —ñ —Ñ—É–Ω–∫—Ü—ñ—ó VHDL. –ó–∞–≤–¥—è–∫–∏ –ª–æ–≥—ñ—á–Ω–æ–º—É —Ç–∞ —Ä–æ–∑—É–º–Ω–æ–º—É –≤–≤–µ–¥–µ–Ω–Ω—é –≤ –æ—Å–Ω–æ–≤–Ω—ñ –ø–æ–Ω—è—Ç—Ç—è VHDL,
–≤–∏ –∑–º–æ–∂–µ—Ç–µ —à–≤–∏–¥–∫–æ —Ç–∞ –µ—Ñ–µ–∫—Ç–∏–≤–Ω–æ —Å—Ç–≤–æ—Ä—é–≤–∞—Ç–∏ –∫–æ—Ä–∏—Å–Ω–∏–π –∫–æ–¥ VHDL. –¢–∞–∫–∏–º —á–∏–Ω–æ–º, –≤–∏ –ø–æ–±–∞—á–∏—Ç–µ VHDL —è–∫ —Ü—ñ–Ω–Ω–∏–π
—ñ–Ω—Å—Ç—Ä—É–º–µ–Ω—Ç –ø—Ä–æ–µ–∫—Ç—É–≤–∞–Ω–Ω—è, –º–æ–¥–µ–ª—é–≤–∞–Ω–Ω—è —Ç–∞ —Ç–µ—Å—Ç—É–≤–∞–Ω–Ω—è, –∞ –Ω–µ —è–∫ —â–µ –æ–¥–∏–Ω –Ω–∞–±—ñ—Ä —Ç–µ—Ö–Ω—ñ—á–Ω–∏—Ö –∑–Ω–∞–Ω—å, —è–∫—ñ –º–æ–∂–Ω–∞ –≤–∏–∫–∏–Ω—É—Ç–∏, –æ—Ç—Ä–∏–º–∞–Ω–∏—Ö –Ω–∞ —è–∫–æ–º—É—Å—å
–∑–∞–±—É—Ç–æ–º—É –∑–∞–Ω—è—Ç—Ç—ñ –∞–±–æ –≤ –ª–∞–±–æ—Ä–∞—Ç–æ—Ä—ñ—ó.

–ù–∞—Ä–µ—à—Ç—ñ, VHDL —î –Ω–∞–¥–∑–≤–∏—á–∞–π–Ω–æ –ø–æ—Ç—É–∂–Ω–∏–º —ñ–Ω—Å—Ç—Ä—É–º–µ–Ω—Ç–æ–º. –ß–∏–º –±—ñ–ª—å—à–µ –≤–∏ —Ä–æ–∑—É–º—ñ—î—Ç–µ –ø—ñ–¥ —á–∞—Å –≤–∏–≤—á–µ–Ω–Ω—è —Ç–∞ —Ä–æ–±–æ—Ç–∏ –∑ VHDL, —Ç–∏–º –±—ñ–ª—å—à–µ —Ü–µ
–ø–æ–∫—Ä–∞—â–∏—Ç—å –≤–∞—à –¥–æ—Å–≤—ñ–¥ –Ω–∞–≤—á–∞–Ω–Ω—è –Ω–µ–∑–∞–ª–µ–∂–Ω–æ –≤—ñ–¥ –≤–∞—à–æ—ó –∫–æ–Ω–∫—Ä–µ—Ç–Ω–æ—ó —Å—Ñ–µ—Ä–∏ —ñ–Ω—Ç–µ—Ä–µ—Å—ñ–≤. –í–∞—Ä—Ç–æ –∑–∞–∑–Ω–∞—á–∏—Ç–∏, —â–æ
VHDL —Ç–∞ —ñ–Ω—à—ñ –ø–æ–¥—ñ–±–Ω—ñ –º–æ–≤–∏ –ø—Ä–æ–µ–∫—Ç—É–≤–∞–Ω–Ω—è –∞–ø–∞—Ä–∞—Ç–Ω–æ–≥–æ –∑–∞–±–µ–∑–ø–µ—á–µ–Ω–Ω—è –≤–∏–∫–æ—Ä–∏—Å—Ç–æ–≤—É—é—Ç—å—Å—è –¥–ª—è —Å—Ç–≤–æ—Ä–µ–Ω–Ω—è –±—ñ–ª—å—à–æ—Å—Ç—ñ —Ü–∏—Ñ—Ä–æ–≤–∏—Ö —ñ–Ω—Ç–µ–≥—Ä–∞–ª—å–Ω–∏—Ö —Å—Ö–µ–º,
—è–∫—ñ –º—ñ—Å—Ç—è—Ç—å—Å—è –≤ —Ä—ñ–∑–Ω–∏—Ö –µ–ª–µ–∫—Ç—Ä–æ–Ω–Ω–∏—Ö –ø—Ä–∏—Å—Ç—Ä–æ—è—Ö, —â–æ –∑–∞–ø–æ–ª–æ–Ω–∏–ª–∏ –Ω–∞—à–µ —Å—É—á–∞—Å–Ω–µ –∂–∏—Ç—Ç—è. –ö–æ–Ω—Ü–µ–ø—Ü—ñ—è –≤–∏–∫–æ—Ä–∏—Å—Ç–∞–Ω–Ω—è –ø—Ä–æ–≥—Ä–∞–º–Ω–æ–≥–æ –∑–∞–±–µ–∑–ø–µ—á–µ–Ω–Ω—è –¥–ª—è –ø—Ä–æ–µ–∫—Ç—É–≤–∞–Ω–Ω—è
–∞–ø–∞—Ä–∞—Ç–Ω–æ–≥–æ –∑–∞–±–µ–∑–ø–µ—á–µ–Ω–Ω—è, —è–∫–µ –∫–æ–Ω—Ç—Ä–æ–ª—é—î—Ç—å—Å—è –ø—Ä–æ–≥—Ä–∞–º–Ω–∏–º –∑–∞–±–µ–∑–ø–µ—á–µ–Ω–Ω—è–º, –±–µ–∑—Å—É–º–Ω—ñ–≤–Ω–æ, –∑–∞–±–µ–∑–ø–µ—á–∏—Ç—å –≤–∞–º –Ω–µ—Å–∫—ñ–Ω—á–µ–Ω–Ω—ñ –≥–æ–¥–∏–Ω–∏ —Ä–æ–∑–¥—É–º—ñ–≤. VHDL ‚Äî —Ü–µ –¥—É–∂–µ
—Ü—ñ–∫–∞–≤–∞ –º–æ–≤–∞, —ñ —ó—ó –æ—Å–≤–æ—î–Ω–Ω—è –¥–æ–∑–≤–æ–ª–∏—Ç—å –≤–∞–º —Ä–µ–∞–ª—ñ–∑–æ–≤—É–≤–∞—Ç–∏ —Å–∏—Å—Ç–µ–º–∏, –∑–¥–∞—Ç–Ω—ñ –ø–∞—Ä–∞–ª–µ–ª—å–Ω–æ –æ–±—Ä–æ–±–ª—è—Ç–∏ —Ç–∞ –æ–±—Ä–æ–±–ª—è—Ç–∏
–ª–æ–≥—ñ—á–Ω—ñ –ø–æ–¥—ñ—ó –Ω–∞ —Ä—ñ–≤–Ω—ñ –Ω—Å —É –∑—Ä—É—á–Ω–æ–º—É –ø—Ä–æ–≥—Ä–∞–º–Ω–æ–º—É —Å–µ—Ä–µ–¥–æ–≤–∏—â—ñ.

–¶—è –∫–Ω–∏–≥–∞ –±—É–ª–∞ –Ω–∞–ø–∏—Å–∞–Ω–∞ –∑ –º–µ—Ç–æ—é –∑—Ä–æ–±–∏—Ç–∏ —ó—ó –≤—ñ–ª—å–Ω–æ –¥–æ—Å—Ç—É–ø–Ω–æ—é –¥–ª—è –≤—Å—ñ—Ö. –§–æ—Ä–º–∞—Ç–æ–≤–∞–Ω–∞ –µ–ª–µ–∫—Ç—Ä–æ–Ω–Ω–∞ –≤–µ—Ä—Å—ñ—è
—Ü—ñ—î—ó –∫–Ω–∏–≥–∏ –¥–æ—Å—Ç—É–ø–Ω–∞ –≤ –Ü–Ω—Ç–µ—Ä–Ω–µ—Ç—ñ. –ë—É–¥—å-—è–∫–∞ —á–∞—Å—Ç–∏–Ω–∞ —Ü—ñ—î—ó –∫–Ω–∏–≥–∏ –º–æ–∂–µ –±—É—Ç–∏ —Å–∫–æ–ø—ñ–π–æ–≤–∞–Ω–∞, —Ä–æ–∑–ø–æ–≤—Å—é–¥–∂–µ–Ω–∞ —Ç–∞ –∑–º—ñ–Ω–µ–Ω–∞ –≤—ñ–¥–ø–æ–≤—ñ–¥–Ω–æ –¥–æ
—É–º–æ–≤ —ó—ó –ª—ñ—Ü–µ–Ω–∑—ñ—ó.

### –ê–≤—Ç–æ—Ä–∏ –æ—Ä–∏–≥—ñ–Ω–∞–ª—É
–¶—è —Ä–æ–±–æ—Ç–∞ –±–∞–∑—É—î—Ç—å—Å—è –Ω–∞ –æ—Ä–∏–≥—ñ–Ω–∞–ª—å–Ω—ñ–π –ø—Ä–∞—Ü—ñ:
* **Fabrizio Tappero**
* **Bryan Mealy**

–û—Ä–∏–≥—ñ–Ω–∞–ª—å–Ω–∏–π —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä—ñ–π: [fabriziotappero/Free-Range-VHDL-book](https://github.com/fabriziotappero/Free-Range-VHDL-book)

–Ø–∫—â–æ –±–∞–∂–∞—î—Ç–µ –∑–∞–º–æ–≤–∏—Ç–∏ —É –∞–≤—Ç–æ—Ä—ñ–≤ –æ—Ä–∏–≥—ñ–Ω–∞–ª—å–Ω–æ—ó –∫–Ω–∏–≥–∏ (–Ω–∞ –∞–Ω–≥–ª—ñ–π—Å—å–∫—ñ–π) –¥—Ä—É–∫–æ–≤–∞–Ω—É –≤–µ—Ä—Å—ñ—é: [amazon.com](https://www.amazon.com/no-frills-writing-powerful-digital-implementations/dp/B015MT2IBM/ref=sr_1_1)

### –õ—ñ—Ü–µ–Ω–∑—ñ—è / License
–¶–µ–π –ø—Ä–æ–µ–∫—Ç –ª—ñ—Ü–µ–Ω–∑–æ–≤–∞–Ω–æ –Ω–∞ —É–º–æ–≤–∞—Ö **Creative Commons Attribution-ShareAlike 3.0 Unported License**.

–í–∏ –º–æ–∂–µ—Ç–µ –≤—ñ–ª—å–Ω–æ:
* **–î—ñ–ª–∏—Ç–∏—Å—è** ‚Äî –∫–æ–ø—ñ—é–≤–∞—Ç–∏ —ñ —Ä–æ–∑–ø–æ–≤—Å—é–¥–∂—É–≤–∞—Ç–∏ –º–∞—Ç–µ—Ä—ñ–∞–ª —É –±—É–¥—å-—è–∫–æ–º—É —Ñ–æ—Ä–º–∞—Ç—ñ —á–∏ –Ω–æ—Å—ñ—ó.
* **–ó–º—ñ–Ω—é–≤–∞—Ç–∏** ‚Äî —Ä–µ–º—ñ–∫—Å—É–≤–∞—Ç–∏, —Ç—Ä–∞–Ω—Å—Ñ–æ—Ä–º—É–≤–∞—Ç–∏ —Ç–∞ –±—Ä–∞—Ç–∏ –º–∞—Ç–µ—Ä—ñ–∞–ª –∑–∞ –æ—Å–Ω–æ–≤—É –¥–ª—è –±—É–¥—å-—è–∫–∏—Ö —Ü—ñ–ª–µ–π, –Ω–∞–≤—ñ—Ç—å –∫–æ–º–µ—Ä—Ü—ñ–π–Ω–∏—Ö.

–ó–∞ —Ç–∞–∫–∏—Ö —É–º–æ–≤:
* **–ó–∞–∑–Ω–∞—á–µ–Ω–Ω—è –∞–≤—Ç–æ—Ä—Å—Ç–≤–∞ (Attribution)** ‚Äî –í–∏ –ø–æ–≤–∏–Ω–Ω—ñ –≤–∫–∞–∑–∞—Ç–∏ –∞–≤—Ç–æ—Ä—Å—Ç–≤–æ, –Ω–∞–¥–∞—Ç–∏ –ø–æ—Å–∏–ª–∞–Ω–Ω—è –Ω–∞ –ª—ñ—Ü–µ–Ω–∑—ñ—é —ñ –ø–æ–∑–Ω–∞—á–∏—Ç–∏, —á–∏ –±—É–ª–∏ –≤–Ω–µ—Å–µ–Ω—ñ –∑–º—ñ–Ω–∏.
* **–ü–æ—à–∏—Ä–µ–Ω–Ω—è –Ω–∞ —Ç–∏—Ö –∂–µ —É–º–æ–≤–∞—Ö (ShareAlike)** ‚Äî –Ø–∫—â–æ –≤–∏ –∑–º—ñ–Ω—é—î—Ç–µ, –ø–µ—Ä–µ—Ç–≤–æ—Ä—é—î—Ç–µ –∞–±–æ –±–µ—Ä–µ—Ç–µ —Ü–µ–π –º–∞—Ç–µ—Ä—ñ–∞–ª –∑–∞ –æ—Å–Ω–æ–≤—É, –≤–∏ –ø–æ–≤–∏–Ω–Ω—ñ –ø–æ—à–∏—Ä—é–≤–∞—Ç–∏ —Å–≤–æ—ó –≤–Ω–µ—Å–∫–∏ –ø—ñ–¥ **—Ç—ñ—î—é –∂ –ª—ñ—Ü–µ–Ω–∑—ñ—î—é**, —â–æ –π –æ—Ä–∏–≥—ñ–Ω–∞–ª.

–ü–æ–≤–Ω–∏–π —Ç–µ–∫—Å—Ç –ª—ñ—Ü–µ–Ω–∑—ñ—ó –¥–æ—Å—Ç—É–ø–Ω–∏–π –∑–∞ –ø–æ—Å–∏–ª–∞–Ω–Ω—è–º: [http://creativecommons.org/licenses/by-sa/3.0/](http://creativecommons.org/licenses/by-sa/3.0/) 

<details>
<summary>–ù–∞—Ç–∏—Å–Ω—ñ—Ç—å —Å—é–¥–∏, —â–æ–± –ø–æ–±–∞—á–∏—Ç–∏ –æ—Ä–∏–≥—ñ–Ω–∞–ª—å–Ω–∏–π –∞–Ω–≥–ª—ñ–π—Å—å–∫–∏–π README | Click to read original English README</summary>

This repository contains the Latex source files of the open-source VHDL book FREE RANGE VHDL. 

If you want to download the latex files of this book, grab the 
[latest release](https://github.com/fabriziotappero/Free-Range-VHDL-book/tags) 
and compile it. Alternatively, you can download the [PDF here](https://github.com/fabriziotappero/Free-Range-VHDL-book/tree/master/free_range_vhdl.pdf). To buy the paperback version you can head to
 [amazon.com](https://www.amazon.com/no-frills-writing-powerful-digital-implementations/dp/B015MT2IBM/ref=sr_1_1).

To contribute please have a look at the *contribute* file in the root of the repository.

# FREE RANGE VHDL

Bryan Mealy, Fabrizio Tappero

The purpose of this book is to provide students and young engineers with a guide to help them develop the skills
necessary to be able to use VHDL for introductory and intermediate level digital design. These skills will also
give you the ability and the confidence to continue on with VHDL-based digital design. In this way, you will also
take steps toward developing the skills required to implement more advanced digital design systems.
Although there are many books and on-line tutorials dealing with VHDL, these sources are often troublesome for
several reasons. Firstly, much of the information regarding VHDL is either needlessly confusing or poorly written.
Material with these characteristics seems to be written from the standpoint of someone who is either painfully
intelligent or has forgotten that their audience may be seeing the material for the first time. Secondly, the common
approach for most VHDL manuals is to introduce too many topics and a lot of extraneous information too early.
Most of this material would best appear later in the presentation. Material presented in this manner has a tendency
to be confusing, is easily forgotten if misunderstood or simply is never applied. The approach taken by this book
is to provide only what you need to know to quickly get up and running in VHDL. As with all learning, once you have
obtained and applied some useful information, it is much easier to build on what you know as opposed to continually
adding information that is not directly applicable to the subjects at hand.

The intent of this book is to present topics to someone familiar with digital logic design and with some skills in
algorithmic programming languages such as Java or C. The information presented here is focused on giving a solid
knowledge of the approach and function of VHDL. With a logical and intelligent introduction to basic VHDL concepts,
you should be able to quickly and efficiently create useful VHDL code. In this way, you will see VHDL as a valuable
design, simulation and test tool rather than another batch of throw-away technical knowledge encountered in some
forgotten class or lab.

Lastly, VHDL is an extremely powerful tool. The more you understand as you study and work with VHDL, the more it
will enhance your learning experience independently of your particular area of interest. It is well worth noting
that VHDL and other similar hardware design languages are used to create most of the digital integrated circuits
found in the various electronic gizmos that overwhelm our modern lives. The concept of using software to design
hardware that is controlled by software will surely provide you with endless hours of contemplation. VHDL is a very
exciting language and mastering it will allow you to implement systems capable of handling and processing in parallel
ns-level logic events in a comfortable software environment.

This book was written with the intention of being freely available to everybody. The formatted electronic version of
 this book is available from the Internet. Any part of this book can be copied, distributed and modified in accordance
 with the conditions of its license.

## How to Compile the Book
To compile the Latex files of this book and get the PDF first install Latex in your machine.

    sudo apt-get install texlive-latex-base 
    sudo apt-get install texlive-fonts-recommended texlive-fonts-extra 
    sudo apt-get install texlive-latex-extra

Clone this repository and run the script:

    ./compile

You can clean up the unnecessary files with the command:

    ./clean

</details>
