(pcb E:\msx\k_to_ha_da\k_to_ha_da.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  140000 -98300  116205 -98300  116205 -72000  140000 -72000
            140000 -98300)
    )
    (via "Via[0-1]_800:400_um" "Via[0-1]_1500:700_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C3 134366 -77660.5 front 270 (PN 0,1uf))
      (place C2 138430 -75692 front 270 (PN 0,1uf))
      (place C1 132842 -73279 front 0 (PN 0,1uf))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place JP2 134366 -90932 front 180 (PN Jumper))
      (place JP1 137922 -86868 front 180 (PN Jumper))
    )
    (component "Package_DIP:DIP-18_W7.62mm"
      (place U1 130620 -96139 front 180 (PN HA19510_DIP))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U2 118316 -73727.5 front 0 (PN IR3K07_DIP))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-18_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -21850  8700 1550))
      (outline (path signal 50  -1100 -21850  8700 -21850))
      (outline (path signal 50  -1100 1550  -1100 -21850))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -21650  6460 1330))
      (outline (path signal 120  1160 -21650  6460 -21650))
      (outline (path signal 120  1160 1330  1160 -21650))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -21590  635 270))
      (outline (path signal 100  6985 -21590  635 -21590))
      (outline (path signal 100  6985 1270  6985 -21590))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 18 7620 0)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -20320)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_1500:700_um"
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
  )
  (network
    (net "Net-(JP1-Pad2)"
      (pins U2-17 JP1-2)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-16 U2-8)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15 U2-7)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14 U2-6)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13 U2-5)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U2-4)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11 U2-3)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10 U2-1)
    )
    (net +5VA
      (pins U1-7 U1-3 U2-16 U2-14 U2-13)
    )
    (net +5V
      (pins U1-1 U2-20)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18 U2-10)
    )
    (net "Net-(U1-Pad17)"
      (pins U1-17 U2-9)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 U1-5 JP1-1)
    )
    (net "Net-(JP2-Pad2)"
      (pins JP2-2 U2-15)
    )
    (net "Net-(JP2-Pad1)"
      (pins JP2-1 U1-4)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 U1-2)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 U1-6)
    )
    (net GND
      (pins C3-1 C2-1 C1-1 U1-9 U1-8 U2-19 U2-18 U2-2)
    )
    (class kicad_default "" "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad2)"
      "Net-(C3-Pad2)" "Net-(JP1-Pad2)" "Net-(JP2-Pad1)" "Net-(JP2-Pad2)" "Net-(U1-Pad10)"
      "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad13)" "Net-(U1-Pad14)"
      "Net-(U1-Pad15)" "Net-(U1-Pad16)" "Net-(U1-Pad17)" "Net-(U1-Pad18)"
      "Net-(U1-Pad4)" "Net-(U2-Pad11)" "Net-(U2-Pad12)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class power +5V +5VA GND
      (circuit
        (use_via Via[0-1]_1500:700_um)
      )
      (rule
        (width 1000)
        (clearance 250.1)
      )
    )
  )
  (wiring
  )
)
