{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525260827335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525260827339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 12:33:47 2018 " "Processing started: Wed May 02 12:33:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525260827339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525260827339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SeqDet1001 -c SeqDet1001 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SeqDet1001 -c SeqDet1001" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525260827339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525260827757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525260827757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetFSM-MealyArch " "Found design unit 1: SeqDetFSM-MealyArch" {  } { { "SeqDetFSM.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDetFSM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525260839370 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetFSM " "Found entity 1: SeqDetFSM" {  } { { "SeqDetFSM.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDetFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525260839370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525260839370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdet1001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdet1001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDet1001-teste " "Found design unit 1: SeqDet1001-teste" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525260839372 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDet1001 " "Found entity 1: SeqDet1001" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525260839372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525260839372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SeqDet1001 " "Elaborating entity \"SeqDet1001\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525260839402 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_clk SeqDet1001.vhd(12) " "VHDL Signal Declaration warning at SeqDet1001.vhd(12): used implicit default value for signal \"s_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525260839403 "|SeqDet1001"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..0\] SeqDet1001.vhd(5) " "Using initial value X (don't care) for net \"LEDG\[7..0\]\" at SeqDet1001.vhd(5)" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525260839403 "|SeqDet1001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SeqDetFSM SeqDetFSM:uut A:mealyarch " "Elaborating entity \"SeqDetFSM\" using architecture \"A:mealyarch\" for hierarchy \"SeqDetFSM:uut\"" {  } { { "SeqDet1001.vhd" "uut" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525260839422 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525260839910 "|SeqDet1001|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525260839910 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525260839919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525260840227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525260840227 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525260840285 "|SeqDet1001|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_reset " "No output dependent on input pin \"s_reset\"" {  } { { "SeqDet1001.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 9/parte 1/SeqDet1001.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525260840285 "|SeqDet1001|s_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525260840285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525260840285 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525260840285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525260840285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525260840336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 12:34:00 2018 " "Processing ended: Wed May 02 12:34:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525260840336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525260840336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525260840336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525260840336 ""}
