{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "8ee3f05a-9994-4091-ae5c-3afa4ca9e8ad",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(3031, 223)"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import pandas as pd\n",
    "\n",
    "df = pd.read_csv(\"toorandmed.csv\")\n",
    "df.shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "1b1e3a40-3d88-4eec-adda-ee99f9a841de",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['course_uuid',\n",
       " 'code',\n",
       " 'title__en',\n",
       " 'version__title__en',\n",
       " 'credits',\n",
       " 'overview__description__en',\n",
       " 'version__overview__description__en',\n",
       " 'overview__learning_outcomes_text_en',\n",
       " 'uuid',\n",
       " 'state__code',\n",
       " 'state__et',\n",
       " 'state__en',\n",
       " 'last_update',\n",
       " 'title__et',\n",
       " 'general__input_languages',\n",
       " 'general__structural_unit_shares',\n",
       " 'general__type__code',\n",
       " 'general__type__et',\n",
       " 'general__type__en',\n",
       " 'general__structural_units',\n",
       " 'additional_info__duration_in_semesters',\n",
       " 'additional_info__assessment_scale__code',\n",
       " 'additional_info__assessment_scale__et',\n",
       " 'additional_info__assessment_scale__en',\n",
       " 'additional_info__is_vota_course',\n",
       " 'additional_info__is_continuous_learning_course',\n",
       " 'additional_info__prerequisites',\n",
       " 'overview__description__et',\n",
       " 'overview__objectives',\n",
       " 'overview__learning_outcomes',\n",
       " '_actions__is_editable',\n",
       " '_actions__is_version_creatable',\n",
       " '_actions__is_deletable',\n",
       " 'overview__objectives_text_en',\n",
       " 'version__uuid',\n",
       " 'version__state__code',\n",
       " 'version__state__et',\n",
       " 'version__state__en',\n",
       " 'version__last_update',\n",
       " 'version__title__et',\n",
       " 'version__credits',\n",
       " 'version__credit_type',\n",
       " 'version__target__year__code',\n",
       " 'version__target__year__et',\n",
       " 'version__target__year__en',\n",
       " 'version__target__semester__code',\n",
       " 'version__target__semester__et',\n",
       " 'version__target__semester__en',\n",
       " 'version__target__study_type__code',\n",
       " 'version__target__study_type__et',\n",
       " 'version__target__study_type__en',\n",
       " 'version__target__language__code',\n",
       " 'version__target__language__et',\n",
       " 'version__target__language__en',\n",
       " 'version__target__part__code',\n",
       " 'version__target__part__et',\n",
       " 'version__target__part__en',\n",
       " 'version__target__part_credits',\n",
       " 'version__target__faculty__code',\n",
       " 'version__target__faculty__name__en',\n",
       " 'version__target__faculty__name__et',\n",
       " 'version__target__faculty__address',\n",
       " 'version__target__faculty__city',\n",
       " 'version__target__faculty__level',\n",
       " 'version__target__faculty__academic',\n",
       " 'version__target__faculty__supports_continuous_learning',\n",
       " 'version__target__course_main_structural_unit__code',\n",
       " 'version__target__course_main_structural_unit__name__en',\n",
       " 'version__target__course_main_structural_unit__name__et',\n",
       " 'version__target__course_main_structural_unit__phone',\n",
       " 'version__target__course_main_structural_unit__address',\n",
       " 'version__target__course_main_structural_unit__city',\n",
       " 'version__target__course_main_structural_unit__street',\n",
       " 'version__target__course_main_structural_unit__zip',\n",
       " 'version__target__course_main_structural_unit__level',\n",
       " 'version__target__course_main_structural_unit__academic',\n",
       " 'version__target__course_main_structural_unit__supports_continuous_learning',\n",
       " 'version__target__course_main_structural_unit__parent_code',\n",
       " 'version__target__label__en',\n",
       " 'version__target__label__et',\n",
       " 'version__general__year__code',\n",
       " 'version__general__year__et',\n",
       " 'version__general__year__en',\n",
       " 'version__general__input_languages',\n",
       " 'version__general__structural_unit_shares',\n",
       " 'version__general__type__code',\n",
       " 'version__general__type__et',\n",
       " 'version__general__type__en',\n",
       " 'version__additional_info__is_vota_course',\n",
       " 'version__additional_info__is_continuous_learning_course',\n",
       " 'version__additional_info__study_levels',\n",
       " 'version__additional_info__hours__lecture',\n",
       " 'version__additional_info__hours__practice',\n",
       " 'version__additional_info__hours__seminar',\n",
       " 'version__additional_info__hours__colloquium',\n",
       " 'version__additional_info__hours__web_learning',\n",
       " 'version__additional_info__hours__independent_work',\n",
       " 'version__additional_info__hours__individual_work',\n",
       " 'version__additional_info__hours__internship',\n",
       " 'version__additional_info__is_enlight_course',\n",
       " 'version__overview__study_languages',\n",
       " 'version__overview__description__et',\n",
       " 'version__overview__objectives',\n",
       " 'version__overview__learning_outcomes',\n",
       " 'version__grading__independent_work_assessments',\n",
       " 'version__grading__grade_preconditions__et',\n",
       " 'version__grading__grade_evaluation__et',\n",
       " 'version__grading__debt_elimination__et',\n",
       " 'version__grading__assessment_scale__code',\n",
       " 'version__grading__assessment_scale__et',\n",
       " 'version__grading__assessment_scale__en',\n",
       " 'version__resources__web_based__code',\n",
       " 'version__resources__web_based__et',\n",
       " 'version__resources__web_based__en',\n",
       " 'version__resources__website_url',\n",
       " 'version__resources__is_moodle_connected',\n",
       " 'version__resources__learning_environments',\n",
       " 'version__participants__lecturers',\n",
       " 'version__participants__study_groups',\n",
       " 'version__schedule__weeks__et',\n",
       " 'version__schedule__entries',\n",
       " 'version__registration_info__min_students',\n",
       " 'version__registration_info__max_students',\n",
       " 'version__parent_uuid',\n",
       " 'version__parent_code',\n",
       " 'version__parent_credits',\n",
       " 'version___actions__is_editable',\n",
       " 'version___actions__is_moodle_editable',\n",
       " 'version___actions__is_deletable',\n",
       " 'version__overview__objectives_text_en',\n",
       " 'version__overview__learning_outcomes_text_en',\n",
       " 'latest_version_uuid',\n",
       " 'additional_info__occurrence_frequency__code',\n",
       " 'additional_info__occurrence_frequency__et',\n",
       " 'additional_info__occurrence_frequency__en',\n",
       " 'version__target__course_main_structural_unit__webpage_url',\n",
       " 'version__grading__independent_work__et',\n",
       " 'version__resources__mandatory_materials',\n",
       " 'version__resources__recommended_materials',\n",
       " 'version__target__course_main_structural_unit__email',\n",
       " 'version__resources__materials',\n",
       " 'version__participants__assistants',\n",
       " 'version__overview__notes__et',\n",
       " 'version__registration_info__audience__et',\n",
       " 'version__confirmation_process__confirmation_uuid',\n",
       " 'version__confirmation_process__state_code',\n",
       " 'version__confirmation_process__is_paused',\n",
       " 'version__code',\n",
       " 'version__grading__grade_conditions__A__et',\n",
       " 'version__grading__grade_conditions__B__et',\n",
       " 'version__grading__grade_conditions__C__et',\n",
       " 'version__grading__grade_conditions__D__et',\n",
       " 'version__grading__grade_conditions__E__et',\n",
       " 'version__grading__grade_conditions__F__et',\n",
       " 'version__target__course_main_structural_unit__is_expired',\n",
       " 'version__grading__grade_conditions__arvestatud__et',\n",
       " 'additional_info__language_training__language__code',\n",
       " 'additional_info__language_training__language__et',\n",
       " 'additional_info__language_training__language__en',\n",
       " 'version__overview__other_languages',\n",
       " 'version__grading__grade_conditions__mittearvestatud__et',\n",
       " 'version__grading__min_points_from_tests',\n",
       " 'version__grading__results_available_from__et',\n",
       " 'additional_info__language_training__start_level__code',\n",
       " 'additional_info__language_training__start_level__et',\n",
       " 'additional_info__language_training__start_level__en',\n",
       " 'version__grading__grade_conditions__mi__et',\n",
       " 'version__grading__grade_conditions__mitteilmunud__et',\n",
       " 'version__overview__notes__en',\n",
       " 'version__grading__independent_work__en',\n",
       " 'version__grading__grade_preconditions__en',\n",
       " 'version__grading__grade_evaluation__en',\n",
       " 'version__grading__debt_elimination__en',\n",
       " 'version__grading__results_available_from__en',\n",
       " 'version__resources__library_package',\n",
       " 'version__additional_info__language_training__language__code',\n",
       " 'version__additional_info__language_training__language__et',\n",
       " 'version__additional_info__language_training__language__en',\n",
       " 'version__additional_info__language_training__start_level__code',\n",
       " 'version__additional_info__language_training__start_level__et',\n",
       " 'version__additional_info__language_training__start_level__en',\n",
       " 'version__additional_info__language_training__end_level__code',\n",
       " 'version__additional_info__language_training__end_level__et',\n",
       " 'version__additional_info__language_training__end_level__en',\n",
       " 'additional_info__complex_course_sub_courses',\n",
       " 'additional_info__language_training__end_level__code',\n",
       " 'additional_info__language_training__end_level__et',\n",
       " 'additional_info__language_training__end_level__en',\n",
       " 'version__grading__grade_conditions__A__en',\n",
       " 'version__grading__grade_conditions__B__en',\n",
       " 'version__grading__grade_conditions__C__en',\n",
       " 'version__grading__grade_conditions__D__en',\n",
       " 'version__grading__grade_conditions__E__en',\n",
       " 'version__grading__grade_conditions__F__en',\n",
       " 'version__grading__grade_conditions__mi__en',\n",
       " 'version__confirmation_process__comment',\n",
       " 'additional_info__language_training__is_in_depth_estonian_training',\n",
       " 'version__additional_info__language_training__is_in_depth_estonian_training',\n",
       " 'overview__description__fr',\n",
       " 'version__grading__grade_conditions__arvestatud__en',\n",
       " 'version__grading__grade_conditions__mittearvestatud__en',\n",
       " 'version__grading__grade_conditions__mitteilmunud__en',\n",
       " 'title__ru',\n",
       " 'version__title__ru',\n",
       " 'version__target__faculty__phone',\n",
       " 'version__target__faculty__street',\n",
       " 'version__target__faculty__zip',\n",
       " 'version__target__faculty__parent_code',\n",
       " 'version__target__faculty__email',\n",
       " 'version__target__faculty__webpage_url',\n",
       " 'version__target__faculty__is_expired',\n",
       " 'overview__description__ru',\n",
       " 'title__es',\n",
       " 'overview__description__es',\n",
       " 'version__title__es',\n",
       " 'version__overview__description__es',\n",
       " 'title__de',\n",
       " 'version__title__de',\n",
       " 'overview__description__de',\n",
       " 'title__vro',\n",
       " 'overview__description__vro',\n",
       " 'version__title__vro',\n",
       " 'version__overview__description__vro']"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "list(df.columns)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "6888daf6-56aa-4cc9-a289-745c64e7b37d",
   "metadata": {},
   "outputs": [],
   "source": [
    "rida = df.iloc[154]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "ed124bdb-01e1-4a75-bd3d-c77762c0c70a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "course_uuid                            5d168387-baee-7a00-756a-9fa5827ae44d\n",
      "code                                                            LOTI.05.041\n",
      "title__en                                                     Digital Logic\n",
      "version__title__en                                            Digital Logic\n",
      "credits                                                                 6.0\n",
      "                                                       ...                 \n",
      "overview__description__de                                               NaN\n",
      "title__vro                                                              NaN\n",
      "overview__description__vro                                              NaN\n",
      "version__title__vro                                                     NaN\n",
      "version__overview__description__vro                                     NaN\n",
      "Name: 154, Length: 223, dtype: object\n"
     ]
    }
   ],
   "source": [
    "print(rida)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "cd1ecb7e-399d-47fd-a0d7-d4a7e4ea5f8f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "np.int64(86)"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "rida.isna().sum()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "4964508e-4f8e-401d-acc3-ff0324572abd",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "154\n",
       "<class 'str'>              99\n",
       "<class 'float'>            83\n",
       "<class 'numpy.float64'>    23\n",
       "<class 'bool'>             12\n",
       "<class 'numpy.bool'>        5\n",
       "<class 'numpy.int64'>       1\n",
       "Name: count, dtype: int64"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "rida.apply(type).value_counts()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "c626424c-e7bf-4b2d-9703-66d5058f5f3a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['5d168387-baee-7a00-756a-9fa5827ae44d', 'LOTI.05.041', 'Digital Logic', 'Digital Logic', np.float64(6.0), 'Introduction to binary logic and its application in digital systems.\\nLogic functions and their exact and heuristic minimization.\\nMemories, storage elements, machines.\\nImplementation and minimization.\\nIntroduction to hardware description language VHDL, its use of digital modeling.\\nOverview of the families of logic systems.\\nOverview of complex digital systems and design methodologies at different abstraction on FPGA.', 'Introduction to binary logic and its application in digital systems.\\nLogic functions and their exact and heuristic minimization.\\nMemories, storage elements, machines.\\nImplementation and minimization.\\nIntroduction to hardware description language VHDL, its use of digital modeling.\\nOverview of the families of logic systems.\\nOverview of complex digital systems and design methodologies at different abstraction on FPGA.', '- After successful completion of the course first part the student:\\n- 1) Can operate with different number systems and logic gates and also apply them in practice.\\n- 2) Is able to use Boolean logic, Venn diagrams or Karnaugh map to convert up to 5-input functions.\\n- 3) Is familiar with a variety of buffers, adders, (de)coders, (de)muxes, code converters, locking memory elements, trigers, records and comparators.\\n- After successful completion of the course second part the student:\\n- 1) Can compare different circuit types (PLA, PAL, ASICs, FPGAs and CPLDs) and is capable to choose the more suitable in practice.\\n- 2) Is able to use CAD software Xilinx Vivado to programm FPGA.\\n- 3) Is able to independently solve easier and more moderate tasks using  VHDL language for programming (inc. visual programming) FPGA hardware and to find solutions to the issues raised. In addition, is able to write a simulation to the solution and analyze it.\\n- 4) Is able to analyze and assess a VHDL code, can use appropriate methods and tools to developed it further independently, knows the tools that can be used to change the VHDL code to be faster or more energy efficient.', '5d168387-baee-7a00-756a-9fa5827ae44d', 'confirmed', 'Kinnitatud', 'confirmed', '2024-02-05T11:04:36', 'Digitaalne loogika', '[{\"code\": \"et\", \"en\": \"Estonian\", \"et\": \"eesti keel\"}]', '[{\"coordinating\": true, \"course_share_percent\": 100, \"structural_unit_code\": \"LTTI\", \"structural_unit_name\": {\"en\": \"Institute of Technology\", \"et\": \"tehnoloogiainstituut\"}}]', 'regular', 'Tavaline aine', 'Regular course', '[{\"academic\": true, \"address\": \"Nooruse 1\\\\n50411 Tartu linn, \\\\nTartu linn, Tartumaa \\\\nEST\", \"city\": \"Tartu linn\", \"code\": \"LTTI\", \"email\": \"info@tuit.ut.ee\", \"level\": 2, \"name\": {\"en\": \"Institute of Technology\", \"et\": \"tehnoloogiainstituut\"}, \"parent_code\": \"LT\", \"phone\": \"+372 737 4800\", \"street\": \"Nooruse 1\", \"supports_continuous_learning\": true, \"webpage_url\": \"https://tuit.ut.ee\", \"zip\": \"50411\"}]', np.int64(2), 'grade', 'Eristav (A, B, C, D, E, F, mi)', 'differentiated (A, B, C, D, E, F, not present)', np.True_, np.False_, nan, 'Aine toimub kahel semestril. Esimese osa läbimine on eelduseks teisele osale pääsemiseks. Esimene osa on pigem teoreeriline koos tahvlipraktikumidega. Teine osa rohkem praktiline (õpitakse VHDLi ja praktiseeritakse seda FPGA riistvaral).\\n\\nKäsitletakse erinevaid kombinatoorseid loogikalülitusi, nende abil sooritatavaid matemaatilisi ja loogikatehteid. Tutvustatakse mitmesuguseid mäluga loogikalülitusi ja nendel baseeruvaid mäluelemente. Selgitatakse digitaalsüsteemide disainimisel ja modelleerimisel vajalikke kontseptsioone. Kirjeldatakse digitaalsignaali kodeerimist, kompressimist ja veakorrektsiooni meetodeid. \\nMärksõnad: ajalooline ülevaade; digitaalsete lülituste teooria; kombinatsioonloogikaahelad ja nende modulaardisain; mäluelemendid; järjendloogikaahelad; digitaalsete süsteemide disain; modelleerimine ja simulatsioonid; formaalne kontroll; vigade mudelid ja testimine.\\n\\nSoovituslikud eeldusained:\\n\\tMTAT.05.110\\tDiskreetse matemaatika elemendid (3 EAP)\\n\\tMTAT.03.100\\tProgrammeerimine (6 EAP)\\nÕppeained, millele on soovituslikuks eeldusaineks:\\n\\tLOFY.03.014 \\tMikroprotsessorid (6EAP)\\n\\tLOFY.01.017 \\tDigitaalelektroonika (3EAP)\\n\\tLOFY.03.016 \\tRiistvaraprojekt (6EAP)', '[{\"en\": \"* Provide an overview of the past circuit designs and embedded devices and about modern project progress, methods and tools;\", \"et\": \"* Anda ülevaade mineviku mikroskeemidest ja sardsüsteemidest ning kaasaegsete projekteerimise käikudest, meetoditest ja vahenditest;\"}, {\"en\": \"* To provide a comprehensive overview of the modeling of digital systems;\", \"et\": \"* anda põhjalik ülevaade digitaalsüsteemide modelleerimisest;\"}, {\"en\": \"* To provide a comprehensive overview of the hardware description language VHDL;\", \"et\": \"* anda põhjalik ülevaade riistvara kirjelduskeelest VHDL;\"}, {\"en\": \"* Teach hardware description language use in various design and abstraction;\", \"et\": \"* õpetada riistvara kirjelduskeele kasutamist erinevatel disaini- ja abstraktsioonitasemetel;\"}, {\"en\": \"* To provide an overview of the synthesis of digital systems and register transfer logic;\", \"et\": \"* anda ülevaade digitaalsüsteemide sünteesist registersiirete ja loogika tasemel FPGA baasil;\"}, {\"en\": \"* Teach the use of industrial simulations and synthesis tools using FPGA.\", \"et\": \"* õpetada tööstuslike simuleerimis- ja sünteesivahendite kasutamist.\"}]', '[{\"en\": \"After successful completion of the course first part the student:\", \"et\": \"Aine I osa edukalt läbinud õppija:\"}, {\"en\": \"1) Can operate with different number systems and logic gates and also apply them in practice.\", \"et\": \"1) Oskab opereerida erinevate numbrisüsteemide ja loogikaväratitega ning neid praktikas rakendada.\"}, {\"en\": \"2) Is able to use Boolean logic, Venn diagrams or Karnaugh map to convert up to 5-input functions.\", \"et\": \"2) Suudab rakendada kuni 5 sisendiga funktsiooni teisendamist Booleani loogika, Venni diagrammide või Karnaugh kaardi abil.\"}, {\"en\": \"3) Is familiar with a variety of buffers, adders, (de)coders, (de)muxes, code converters, locking memory elements, trigers, records and comparators.\", \"et\": \"3) Tunneb erinevaid puhvreid, summaatoreid, (de)koodreid, (de)multipleksereid, koodimuundajaid, lukustuvaid mäluelemente, trigereid, registreid ja komparaatoreid.\"}, {\"en\": \"After successful completion of the course second part the student:\", \"et\": \"Aine II osa edukalt läbinud õppija:\"}, {\"en\": \"1) Can compare different circuit types (PLA, PAL, ASICs, FPGAs and CPLDs) and is capable to choose the more suitable in practice.\", \"et\": \"1) Oskab kõrvutada erinevaid mikroskeemi tüüpe (PLA, PAL, ASIC, CPLD ja FPGA) ning valida neist praktikas sobilikuma.\"}, {\"en\": \"2) Is able to use CAD software Xilinx Vivado to programm FPGA.\", \"et\": \"2) Oskab kasutada FPGA programmeerimiseks kasutatavat CAD vahendit Xilinx Vivado.\"}, {\"en\": \"3) Is able to independently solve easier and more moderate tasks using  VHDL language for programming (inc. visual programming) FPGA hardware and to find solutions to the issues raised. In addition, is able to write a simulation to the solution and analyze it.\", \"et\": \"3) Suudab iseseisvalt tegeleda VHDL keeles lihtsamate ja keskmise raskusega ülesannete programmeerimisega (k.a. visuaalprogrammeerimine) FPGA riistvarale ning leida tekkinud küsimustele iseseisvalt lahendusi. Lisaks suudab kirjutada lahendusele simulatsiooni ja seda analüüsida.\"}, {\"en\": \"4) Is able to analyze and assess a VHDL code, can use appropriate methods and tools to developed it further independently, knows the tools that can be used to change the VHDL code to be faster or more energy efficient.\", \"et\": \"4) Oskab analüüsida ja hinnata valmis VHDL koodi, suudab seda kohaseid meetodeid ja vahendeid kasutades iseseisvalt edasi arendada, teab vahendeid millega saab VHDL koodi muuta kiiremaks või energiasäästlikumaks.\"}]', np.False_, np.False_, np.False_, '- * Provide an overview of the past circuit designs and embedded devices and about modern project progress, methods and tools;\\n- * To provide a comprehensive overview of the modeling of digital systems;\\n- * To provide a comprehensive overview of the hardware description language VHDL;\\n- * Teach hardware description language use in various design and abstraction;\\n- * To provide an overview of the synthesis of digital systems and register transfer logic;\\n- * Teach the use of industrial simulations and synthesis tools using FPGA.', '4e05be24-a36c-8d65-18b7-d01097567921', 'confirmed', 'Kinnitatud', 'confirmed', '2026-01-12T12:49:29', 'Digitaalne loogika', np.float64(3.0), 'ECTS', np.float64(2025.0), '2025/2026', '2025/2026', 'spring', 'kevad', 'spring', 'fulltime', 'päevaõpe', 'regular studies', 'et', 'eesti keel', 'Estonian', np.float64(2.0), '2. osa', 'part 2', np.float64(3.0), 'LT', 'Faculty of Science and Technology', 'loodus- ja täppisteaduste valdkond', 'Tartu linn, \\nTartu linn, Tartumaa \\nEST', 'Tartu linn', np.float64(1.0), True, True, 'LTTI', 'Institute of Technology', 'tehnoloogiainstituut', '+372 737 4800', 'Nooruse 1\\n50411 Tartu linn, \\nTartu linn, Tartumaa \\nEST', 'Tartu linn', 'Nooruse 1', np.float64(50411.0), np.float64(2.0), True, True, 'LT', '25/26 S regular part 2 3 CP LT', '25/26 K PÕ 2. osa 3 EAP LT', np.float64(2025.0), '2025/2026', '2025/2026', '[{\"code\": \"et\", \"en\": \"Estonian\", \"et\": \"eesti keel\"}]', '[{\"coordinating\": true, \"course_share_percent\": 100, \"structural_unit_code\": \"LTTI\", \"structural_unit_name\": {\"en\": \"Institute of Technology\", \"et\": \"tehnoloogiainstituut\"}}]', 'regular', 'Tavaline aine', 'Regular course', True, False, '[{\"code\": \"bachelor\", \"en\": \"bachelor\\'s studies\", \"et\": \"bakalaureuseõpe\"}, {\"code\": \"master\", \"en\": \"master\\'s studies\", \"et\": \"magistriõpe\"}, {\"code\": \"bachelor_master\", \"en\": \"integrated bachelor\\'s and master\\'s studies\", \"et\": \"integreeritud bakalaureuse- ja magistriõpe\"}]', np.float64(14.0), np.float64(14.0), np.float64(0.0), np.float64(0.0), np.float64(0.0), np.float64(50.0), np.float64(0.0), np.float64(0.0), False, '[{\"code\": \"et\", \"en\": \"Estonian\", \"et\": \"eesti keel\"}]', 'Aine toimub kahel semestril. Esimese osa läbimine on eelduseks teisele osale pääsemiseks. Esimene osa on pigem teoreeriline koos tahvlipraktikumidega. Teine osa rohkem praktiline (õpitakse VHDLi ja praktiseeritakse seda FPGA riistvaral).\\n\\nKäsitletakse erinevaid kombinatoorseid loogikalülitusi, nende abil sooritatavaid matemaatilisi ja loogikatehteid. Tutvustatakse mitmesuguseid mäluga loogikalülitusi ja nendel baseeruvaid mäluelemente. Selgitatakse digitaalsüsteemide disainimisel ja modelleerimisel vajalikke kontseptsioone. Kirjeldatakse digitaalsignaali kodeerimist, kompressimist ja veakorrektsiooni meetodeid. \\nMärksõnad: ajalooline ülevaade; digitaalsete lülituste teooria; kombinatsioonloogikaahelad ja nende modulaardisain; mäluelemendid; järjendloogikaahelad; digitaalsete süsteemide disain; modelleerimine ja simulatsioonid; formaalne kontroll; vigade mudelid ja testimine.\\n\\nSoovituslikud eeldusained:\\n\\tMTAT.05.110\\tDiskreetse matemaatika elemendid (3 EAP)\\n\\tMTAT.03.100\\tProgrammeerimine (6 EAP)\\nÕppeained, millele on soovituslikuks eeldusaineks:\\n\\tLOFY.03.014 \\tMikroprotsessorid (6EAP)\\n\\tLOFY.01.017 \\tDigitaalelektroonika (3EAP)\\n\\tLOFY.03.016 \\tRiistvaraprojekt (6EAP)', '[{\"en\": \"* Provide an overview of the past circuit designs and embedded devices and about modern project progress, methods and tools;\", \"et\": \"* Anda ülevaade mineviku mikroskeemidest ja sardsüsteemidest ning kaasaegsete projekteerimise käikudest, meetoditest ja vahenditest;\"}, {\"en\": \"* To provide a comprehensive overview of the modeling of digital systems;\", \"et\": \"* anda põhjalik ülevaade digitaalsüsteemide modelleerimisest;\"}, {\"en\": \"* To provide a comprehensive overview of the hardware description language VHDL;\", \"et\": \"* anda põhjalik ülevaade riistvara kirjelduskeelest VHDL;\"}, {\"en\": \"* Teach hardware description language use in various design and abstraction;\", \"et\": \"* õpetada riistvara kirjelduskeele kasutamist erinevatel disaini- ja abstraktsioonitasemetel;\"}, {\"en\": \"* To provide an overview of the synthesis of digital systems and register transfer logic;\", \"et\": \"* anda ülevaade digitaalsüsteemide sünteesist registersiirete ja loogika tasemel FPGA baasil;\"}, {\"en\": \"* Teach the use of industrial simulations and synthesis tools using FPGA.\", \"et\": \"* õpetada tööstuslike simuleerimis- ja sünteesivahendite kasutamist.\"}]', '[{\"en\": \"After successful completion of the course first part the student:\", \"et\": \"Aine I osa edukalt läbinud õppija:\"}, {\"en\": \"1) Can operate with different number systems and logic gates and also apply them in practice.\", \"et\": \"1) Oskab opereerida erinevate numbrisüsteemide ja loogikaväratitega ning neid praktikas rakendada.\"}, {\"en\": \"2) Is able to use Boolean logic, Venn diagrams or Karnaugh map to convert up to 5-input functions.\", \"et\": \"2) Suudab rakendada kuni 5 sisendiga funktsiooni teisendamist Booleani loogika, Venni diagrammide või Karnaugh kaardi abil.\"}, {\"en\": \"3) Is familiar with a variety of buffers, adders, (de)coders, (de)muxes, code converters, locking memory elements, trigers, records and comparators.\", \"et\": \"3) Tunneb erinevaid puhvreid, summaatoreid, (de)koodreid, (de)multipleksereid, koodimuundajaid, lukustuvaid mäluelemente, trigereid, registreid ja komparaatoreid.\"}, {\"en\": \"After successful completion of the course second part the student:\", \"et\": \"Aine II osa edukalt läbinud õppija:\"}, {\"en\": \"1) Can compare different circuit types (PLA, PAL, ASICs, FPGAs and CPLDs) and is capable to choose the more suitable in practice.\", \"et\": \"1) Oskab kõrvutada erinevaid mikroskeemi tüüpe (PLA, PAL, ASIC, CPLD ja FPGA) ning valida neist praktikas sobilikuma.\"}, {\"en\": \"2) Is able to use CAD software Xilinx Vivado to programm FPGA.\", \"et\": \"2) Oskab kasutada FPGA programmeerimiseks kasutatavat CAD vahendit Xilinx Vivado.\"}, {\"en\": \"3) Is able to independently solve easier and more moderate tasks using  VHDL language for programming (inc. visual programming) FPGA hardware and to find solutions to the issues raised. In addition, is able to write a simulation to the solution and analyze it.\", \"et\": \"3) Suudab iseseisvalt tegeleda VHDL keeles lihtsamate ja keskmise raskusega ülesannete programmeerimisega (k.a. visuaalprogrammeerimine) FPGA riistvarale ning leida tekkinud küsimustele iseseisvalt lahendusi. Lisaks suudab kirjutada lahendusele simulatsiooni ja seda analüüsida.\"}, {\"en\": \"4) Is able to analyze and assess a VHDL code, can use appropriate methods and tools to developed it further independently, knows the tools that can be used to change the VHDL code to be faster or more energy efficient.\", \"et\": \"4) Oskab analüüsida ja hinnata valmis VHDL koodi, suudab seda kohaseid meetodeid ja vahendeid kasutades iseseisvalt edasi arendada, teab vahendeid millega saab VHDL koodi muuta kiiremaks või energiasäästlikumaks.\"}]', nan, 'Üliõpilane lubatakse eksamile, kui ta on registreerunud õppeainele ja täitnud kõik ainekavas eksamile lubamiseks esitatud tingimused. Kui üliõpilasele on aine raames väljastatud töövahend (Basys3, Pmod vms), siis eksamile pääsemiseks peab see olema eelnevalt tagastatud.', 'Eksami hinne + seminarides/praktikumides teenitud punktid.', 'Kokkuleppel.\\nKorduseksami peab sooritama hiljemalt järgneva semestri alguseks.\\nKorduseksami tähtaega võib dekaan õppejõu taotlusel pikendada kuni 2 nädala võrra.', 'grade', 'Eristav (A, B, C, D, E, F, mi)', 'differentiated (A, B, C, D, E, F, not present)', np.float64(2.0), 'põimõpe', 'blended learning', 'https://moodle.ut.ee/course/view.php?id=3412', False, nan, '[{\"is_responsible\": true, \"is_teaching\": true, \"person_name\": \"Margus Rosin\", \"person_uuid\": \"d91bb58d-762d-5855-9409-7ef2846cf839\", \"structural_unit\": {\"academic\": true, \"address\": \"Nooruse 1\\\\n50411 Tartu linn, \\\\nTartu linn, Tartumaa \\\\nEST\", \"city\": \"Tartu linn\", \"code\": \"LTTI\", \"email\": \"info@tuit.ut.ee\", \"level\": 2, \"name\": {\"en\": \"Institute of Technology\", \"et\": \"tehnoloogiainstituut\"}, \"parent_code\": \"LT\", \"phone\": \"+372 737 4800\", \"street\": \"Nooruse 1\", \"supports_continuous_learning\": true, \"webpage_url\": \"https://tuit.ut.ee\", \"zip\": \"50411\"}}]', '[{\"code\": \"T8\", \"max_size\": 8, \"uuid\": \"0f61efcd-8ebc-2a19-7035-563d24baca95\"}, {\"code\": \"T10\", \"max_size\": 8, \"uuid\": \"d24c84ad-3b3d-7020-d66c-35c2a08765a6\"}, {\"code\": \"T16\", \"max_size\": 10, \"uuid\": \"90e38674-8434-fb7a-8a12-90e2fe7d6447\"}, {\"code\": \"N14\", \"max_size\": 10, \"uuid\": \"c775fe10-a31a-a5e8-88b9-1e522844a1f6\"}, {\"code\": \"N16\", \"max_size\": 10, \"uuid\": \"af5b5b3d-17f7-6294-61d6-e2244619d94d\"}]', '24-36', '[{\"description\": {\"et\": \"1) FPGA ajalugu, kirjandus, matemaatika meeldetuletus (OR, AND).\"}, \"topic\": {}, \"work_type\": {\"code\": \"lecture\", \"en\": \"lecture\", \"et\": \"loeng\"}}, {\"description\": {\"et\": \"2) FPGA riistvara ülesehitus. Disain.\"}, \"topic\": {}, \"work_type\": {\"code\": \"lecture\", \"en\": \"lecture\", \"et\": \"loeng\"}}, {\"description\": {\"et\": \"3) VHDL sissejuhatus.\"}, \"topic\": {}, \"work_type\": {\"code\": \"lecture\", \"en\": \"lecture\", \"et\": \"loeng\"}}, {\"description\": {\"et\": \"4) VHDL programmeerimine - \\\\\"Hello, World\\\\\".\"}, \"topic\": {}, \"work_type\": {\"code\": \"lecture\", \"en\": \"lecture\", \"et\": \"loeng\"}}, {\"description\": {\"et\": \"5) VHDL prog. - andmetüübid, Xilinx ISE/Vivado.\"}, \"topic\": {}, \"work_type\": {\"code\": \"lecture\", \"en\": \"lecture\", \"et\": \"loeng\"}}, {\"description\": {\"et\": \"6) VHDL prog. - simulatsioon, tsüklid.\"}, \"topic\": {}, \"work_type\": {\"code\": \"lecture\", \"en\": \"lecture\", \"et\": \"loeng\"}}, {\"description\": {\"et\": \"7) VHDL prog. ... olekumasinad.\"}, \"topic\": {}, \"work_type\": {\"code\": \"lecture\", \"en\": \"lecture\", \"et\": \"loeng\"}}]', np.float64(nan), np.float64(46.0), '5d168387-baee-7a00-756a-9fa5827ae44d', 'LOTI.05.041', np.float64(6.0), False, False, False, '- * Provide an overview of the past circuit designs and embedded devices and about modern project progress, methods and tools;\\n- * To provide a comprehensive overview of the modeling of digital systems;\\n- * To provide a comprehensive overview of the hardware description language VHDL;\\n- * Teach hardware description language use in various design and abstraction;\\n- * To provide an overview of the synthesis of digital systems and register transfer logic;\\n- * Teach the use of industrial simulations and synthesis tools using FPGA.', '- After successful completion of the course first part the student:\\n- 1) Can operate with different number systems and logic gates and also apply them in practice.\\n- 2) Is able to use Boolean logic, Venn diagrams or Karnaugh map to convert up to 5-input functions.\\n- 3) Is familiar with a variety of buffers, adders, (de)coders, (de)muxes, code converters, locking memory elements, trigers, records and comparators.\\n- After successful completion of the course second part the student:\\n- 1) Can compare different circuit types (PLA, PAL, ASICs, FPGAs and CPLDs) and is capable to choose the more suitable in practice.\\n- 2) Is able to use CAD software Xilinx Vivado to programm FPGA.\\n- 3) Is able to independently solve easier and more moderate tasks using  VHDL language for programming (inc. visual programming) FPGA hardware and to find solutions to the issues raised. In addition, is able to write a simulation to the solution and analyze it.\\n- 4) Is able to analyze and assess a VHDL code, can use appropriate methods and tools to developed it further independently, knows the tools that can be used to change the VHDL code to be faster or more energy efficient.', '4e05be24-a36c-8d65-18b7-d01097567921', 'year', 'igal õppeaastal', 'every academic year', 'https://tuit.ut.ee', nan, nan, nan, 'info@tuit.ut.ee', nan, nan, nan, nan, '8a193efa-aab8-48d9-8b82-2034ffe08162', 'COMPLETED', False, 'lt-2025-spring-fulltime-p2', nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, np.float64(nan), nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, np.float64(nan), nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan, nan]\n"
     ]
    }
   ],
   "source": [
    "print(list(rida))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "041f3fa0-d8c2-43ef-966e-602d699164f7",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b973ae21-06e0-4c83-b62d-3866adf9f29f",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
