Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 64
L2 Cache Lines: 128
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 306057
misses: 1491
hits: 302
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 64
L2 Cache Lines: 128
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 306057
misses: 1491
hits: 302
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 64
L2 Cache Lines: 256
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 292269
misses: 1436
hits: 357
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 64
L2 Cache Lines: 256
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 292269
misses: 1436
hits: 357
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 128
L2 Cache Lines: 256
Cache Line Size: 64
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 577240
misses: 1382
hits: 345
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 128
L2 Cache Lines: 256
Cache Line Size: 64
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 577240
misses: 1382
hits: 345
gates: 0

Simulation Inputs:
Cycles: 2000000
L1 Cache Lines: 64
L2 Cache Lines: 128
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 306057
misses: 1491
hits: 302
gates: 0

Simulation Inputs:
Cycles: 2000000
L1 Cache Lines: 64
L2 Cache Lines: 128
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 306057
misses: 1491
hits: 302
gates: 0

Simulation Inputs:
Cycles: 2000000
L1 Cache Lines: 64
L2 Cache Lines: 256
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 292269
misses: 1436
hits: 357
gates: 0

Simulation Inputs:
Cycles: 2000000
L1 Cache Lines: 64
L2 Cache Lines: 256
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 292269
misses: 1436
hits: 357
gates: 0

Simulation Inputs:
Cycles: 2000000
L1 Cache Lines: 128
L2 Cache Lines: 256
Cache Line Size: 64
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 577240
misses: 1382
hits: 345
gates: 0

Simulation Inputs:
Cycles: 2000000
L1 Cache Lines: 128
L2 Cache Lines: 256
Cache Line Size: 64
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 577240
misses: 1382
hits: 345
gates: 0

Simulation Inputs:
Cycles: 3000000
L1 Cache Lines: 64
L2 Cache Lines: 128
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 306057
misses: 1491
hits: 302
gates: 0

Simulation Inputs:
Cycles: 3000000
L1 Cache Lines: 64
L2 Cache Lines: 128
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 306057
misses: 1491
hits: 302
gates: 0

Simulation Inputs:
Cycles: 3000000
L1 Cache Lines: 64
L2 Cache Lines: 256
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 292269
misses: 1436
hits: 357
gates: 0

Simulation Inputs:
Cycles: 3000000
L1 Cache Lines: 64
L2 Cache Lines: 256
Cache Line Size: 32
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 292269
misses: 1436
hits: 357
gates: 0

Simulation Inputs:
Cycles: 3000000
L1 Cache Lines: 128
L2 Cache Lines: 256
Cache Line Size: 64
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 577240
misses: 1382
hits: 345
gates: 0

Simulation Inputs:
Cycles: 3000000
L1 Cache Lines: 128
L2 Cache Lines: 256
Cache Line Size: 64
L1 Cache Latency: 5
L2 Cache Latency: 15
Memory Latency: 30

Simulation Result:
cycles: 577240
misses: 1382
hits: 345
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 16
L2 Cache Lines: 32
Cache Line Size: 8
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 21207
misses: 241
hits: 144
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 16
L2 Cache Lines: 32
Cache Line Size: 8
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 18678
misses: 226
hits: 120
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 16
L2 Cache Lines: 32
Cache Line Size: 8
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 314
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 16
L2 Cache Lines: 32
Cache Line Size: 8
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 3096
misses: 6
hits: 100
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 16
L2 Cache Lines: 32
Cache Line Size: 8
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 48504
misses: 298
hits: 1027
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 16
L2 Cache Lines: 32
Cache Line Size: 8
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 1387
misses: 18
hits: 3
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 16
L2 Cache Lines: 32
Cache Line Size: 8
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: -1
misses: 1474
hits: 0
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 16
L2 Cache Lines: 32
Cache Line Size: 8
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 555
misses: 5
hits: 5
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 16
L2 Cache Lines: 32
Cache Line Size: 8
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 93
misses: 2
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 64
Cache Line Size: 16
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 29694
misses: 154
hits: 127
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 64
Cache Line Size: 16
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 22711
misses: 58
hits: 201
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 64
Cache Line Size: 16
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 554
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 64
Cache Line Size: 16
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 6095
misses: 6
hits: 100
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 64
Cache Line Size: 16
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 70562
misses: 22
hits: 989
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 64
Cache Line Size: 16
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 1500
misses: 12
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 64
Cache Line Size: 16
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 247884
misses: 2191
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 64
Cache Line Size: 16
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 654
misses: 4
hits: 5
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 64
Cache Line Size: 16
L1 Cache Latency: 10
L2 Cache Latency: 20
Memory Latency: 30

Simulation Result:
cycles: 153
misses: 2
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 3276898
misses: 6
hits: 997
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 6423
misses: 2
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 6423
misses: 2
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 6423
misses: 2
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 32

Simulation Result:
cycles: 97443
misses: 125
hits: 142
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 32

Simulation Result:
cycles: 83117
misses: 16
hits: 222
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 32

Simulation Result:
cycles: 2104
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 32

Simulation Result:
cycles: 24615
misses: 2
hits: 102
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 32

Simulation Result:
cycles: 262242
misses: 6
hits: 997
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 32

Simulation Result:
cycles: 4708
misses: 8
hits: 6
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 32

Simulation Result:
cycles: 830243
misses: 2046
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 32

Simulation Result:
cycles: 2600
misses: 4
hits: 5
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 32

Simulation Result:
cycles: 535
misses: 2
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 6423
misses: 2
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 6423
misses: 2
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 6423
misses: 2
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 12840
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 12840
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 19240
misses: 4
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 12838
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 1
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 38454
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 24854
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 30

Simulation Result:
cycles: 89829
misses: 125
hits: 142
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 30

Simulation Result:
cycles: 77685
misses: 16
hits: 222
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 30

Simulation Result:
cycles: 1914
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 30

Simulation Result:
cycles: 23048
misses: 2
hits: 102
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 30

Simulation Result:
cycles: 245795
misses: 6
hits: 997
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 30

Simulation Result:
cycles: 4296
misses: 8
hits: 6
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 30

Simulation Result:
cycles: 762493
misses: 2046
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 30

Simulation Result:
cycles: 2408
misses: 4
hits: 5
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 30

Simulation Result:
cycles: 1914
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 24854
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 24854
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 24854
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 24854
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 24854
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 25654
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 38454
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13654
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13654
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13654
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13654
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13654
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13654
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13654
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 1
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 10

Simulation Result:
cycles: 4868
misses: 254
hits: 104
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 1
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 10

Simulation Result:
cycles: 92
misses: 6
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 1
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 10

Simulation Result:
cycles: 2310
misses: 132
hits: 37
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 398592
misses: 125
hits: 142
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 3684
misses: 252
hits: 104
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 66
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 1786
misses: 132
hits: 37
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 322
misses: 24
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 86
misses: 5
hits: 5
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 6192
misses: 458
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 3684
misses: 252
hits: 104
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 66
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 1786
misses: 132
hits: 37
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 28915
misses: 2167
hits: 70
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 322
misses: 24
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 32099
misses: 2398
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 86
misses: 5
hits: 5
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 62
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 6675
misses: 456
hits: 2
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 4127
misses: 248
hits: 108
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 77
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 1475
misses: 98
hits: 71
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 29002
misses: 2039
hits: 198
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 328
misses: 23
hits: 1
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 34126
misses: 2398
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 101
misses: 5
hits: 5
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 62
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 4
L2 Cache Lines: 8
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 5681
misses: 526
hits: 2
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 4
L2 Cache Lines: 8
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 4759
misses: 460
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 4
L2 Cache Lines: 8
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 75
misses: 5
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 4
L2 Cache Lines: 8
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 1720
misses: 134
hits: 91
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 4
L2 Cache Lines: 8
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 24956
misses: 2351
hits: 223
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 4
L2 Cache Lines: 8
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 292
misses: 28
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 4
L2 Cache Lines: 8
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 28696
misses: 2761
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 4
L2 Cache Lines: 8
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 92
misses: 6
hits: 5
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 4
L2 Cache Lines: 8
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 48
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13644
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13238
misses: 3
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13644
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 64
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 13644
misses: 3
hits: 2
gates: 0

Simulation Inputs:
Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 147
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 133
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 133
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 154
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 127
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 127
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 127
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 5

Simulation Result:
cycles: 111
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 127
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 127
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 127
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 172
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 139
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 10

Simulation Result:
cycles: 157
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 177
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 171
misses: 10
hits: 6
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 165
misses: 10
hits: 6
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 266371
misses: 456
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 9627
misses: 456
hits: 2
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 5865
misses: 248
hits: 178
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 101
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: -1
misses: 532
hits: 1
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: -1
misses: 490
hits: 66
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 477
misses: 23
hits: 1
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: -1
misses: 479
hits: 0
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 152
misses: 5
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 111
misses: 3
hits: 6
gates: 0

Simulation Inputs:
Cycles: 10000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 191
misses: 9
hits: 5
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 2453
misses: 3
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 9627
misses: 456
hits: 2
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 5865
misses: 248
hits: 178
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 101
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 41776
misses: 2039
hits: 231
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 477
misses: 23
hits: 1
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 49682
misses: 2398
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 152
misses: 5
hits: 7
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 99
misses: 3
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 191
misses: 9
hits: 5
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 2453
misses: 3
hits: 4
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 2453
misses: 3
hits: 4
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 4
L2 Cache Latency: 16
Memory Latency: 400

Simulation Result:
cycles: 2458
misses: 3
hits: 5
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 9627
misses: 456
hits: 2
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 5865
misses: 248
hits: 178
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 101
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 41776
misses: 2039
hits: 231
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 477
misses: 23
hits: 1
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 49682
misses: 2398
hits: 0
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 152
misses: 5
hits: 7
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 103
misses: 3
hits: 5
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 191
misses: 9
hits: 5
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 9627
misses: 456
hits: 2
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 5865
misses: 248
hits: 178
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 101
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 41776
misses: 2039
hits: 231
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 477
misses: 23
hits: 1
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 49682
misses: 2398
hits: 0
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 152
misses: 5
hits: 7
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 103
misses: 3
hits: 5
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 191
misses: 9
hits: 5
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 9627
misses: 456
hits: 2
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 5865
misses: 248
hits: 178
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 101
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 41776
misses: 2039
hits: 231
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 477
misses: 23
hits: 1
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 49682
misses: 2398
hits: 0
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 152
misses: 5
hits: 7
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 103
misses: 3
hits: 5
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 191
misses: 9
hits: 5
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 9627
misses: 456
hits: 2
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 5865
misses: 248
hits: 178
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 101
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 41776
misses: 2039
hits: 231
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 477
misses: 23
hits: 1
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 49682
misses: 2398
hits: 0
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 152
misses: 5
hits: 7
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 103
misses: 3
hits: 5
gates: 0

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 191
misses: 9
hits: 5
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 191
misses: 9
hits: 5
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 9627
misses: 456
hits: 2
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 5865
misses: 248
hits: 178
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 101
misses: 4
hits: 4
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 37370
misses: 1996
hits: 3
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 41776
misses: 2039
hits: 231
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 477
misses: 23
hits: 1
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 49682
misses: 2398
hits: 0
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 152
misses: 5
hits: 7
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 103
misses: 3
hits: 5
gates: 0

Simulation Inputs:
Cycles: 100000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 191
misses: 9
hits: 5
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 237
misses: 10
hits: 7
gates: 0

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 237
misses: 10
hits: 7
gates: 6079

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 222
misses: 8
hits: 7
gates: 10877

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 32
L2 Cache Lines: 128
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 222
misses: 8
hits: 7
gates: 20285

Simulation Inputs:
Cycles: 10000000
L1 Cache Lines: 2
L2 Cache Lines: 4
Cache Line Size: 8
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 12

Simulation Result:
cycles: 237
misses: 10
hits: 7
gates: 6863

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 5755
misses: 530
hits: 0
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 4297
misses: 460
hits: 0
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 102
misses: 9
hits: 2
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 29188
misses: 2746
hits: 1
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 28147
misses: 2637
hits: 39
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 316
misses: 29
hits: 0
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 29452
misses: 2761
hits: 0
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 107
misses: 6
hits: 7
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 65
misses: 3
hits: 5
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 152
misses: 13
hits: 3
gates: 4249

Simulation Inputs:
Cycles: 1000000
L1 Cache Lines: 2
L2 Cache Lines: 2
Cache Line Size: 4
L1 Cache Latency: 3
L2 Cache Latency: 5
Memory Latency: 7

Simulation Result:
cycles: 172
misses: 15
hits: 2
gates: 4249

