{"vcs1":{"timestamp_begin":1682966452.864765839, "rt":0.48, "ut":0.23, "st":0.11}}
{"vcselab":{"timestamp_begin":1682966453.401218590, "rt":0.41, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1682966453.864630282, "rt":0.23, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682966452.528834549}
{"VCS_COMP_START_TIME": 1682966452.528834549}
{"VCS_COMP_END_TIME": 1682966454.152943812}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339072}}
{"stitch_vcselab": {"peak_mem": 238996}}
