/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  reg [4:0] _02_;
  wire [2:0] _03_;
  reg [3:0] _04_;
  reg [12:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [9:0] celloutsig_0_14z;
  reg [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [21:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [23:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [25:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [29:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [14:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [12:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_53z;
  wire [5:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [12:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_59z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [21:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [13:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [5:0] celloutsig_0_84z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_0_90z;
  wire celloutsig_0_92z;
  wire [10:0] celloutsig_0_93z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_1z[10] & celloutsig_0_6z[11]);
  assign celloutsig_0_28z = ~(celloutsig_0_16z & celloutsig_0_7z);
  assign celloutsig_0_8z = ~(in_data[9] | celloutsig_0_6z[13]);
  assign celloutsig_1_5z = ~(in_data[182] | celloutsig_1_0z);
  assign celloutsig_0_82z = _00_ | ~(celloutsig_0_33z);
  assign celloutsig_1_6z = celloutsig_1_4z | celloutsig_1_0z;
  assign celloutsig_0_11z = in_data[18] | celloutsig_0_10z[0];
  assign celloutsig_0_20z = in_data[84] | celloutsig_0_1z[18];
  always_ff @(posedge clkin_data[64], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_10z[4:1], celloutsig_0_3z };
  reg [2:0] _14_;
  always_ff @(negedge clkin_data[64], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _14_ <= 3'h0;
    else _14_ <= { celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_20z };
  assign { _03_[2:1], _00_ } = _14_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_47z[8:6], celloutsig_0_60z };
  always_ff @(posedge clkin_data[64], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 5'h00;
    else _01_ <= in_data[55:51];
  assign celloutsig_0_59z = celloutsig_0_57z[3:0] / { 1'h1, celloutsig_0_51z[6:4] };
  assign celloutsig_0_84z = celloutsig_0_0z[10:5] / { 1'h1, celloutsig_0_42z[5:1] };
  assign celloutsig_0_3z = { in_data[63:54], celloutsig_0_0z } > { in_data[80:63], _01_ };
  assign celloutsig_0_69z = { celloutsig_0_59z[2], celloutsig_0_47z } > { celloutsig_0_0z[12:9], celloutsig_0_60z, _03_[2:1], _00_, celloutsig_0_35z, celloutsig_0_60z };
  assign celloutsig_0_7z = { in_data[39:36], _01_, celloutsig_0_1z } > { celloutsig_0_1z[8:0], celloutsig_0_1z };
  assign celloutsig_0_92z = { celloutsig_0_56z, celloutsig_0_55z, celloutsig_0_56z, celloutsig_0_69z, celloutsig_0_48z } > { celloutsig_0_6z[11:4], celloutsig_0_87z, celloutsig_0_40z };
  assign celloutsig_1_18z = { in_data[136:132], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_12z } > { celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_13z = celloutsig_0_0z[9:5] > celloutsig_0_0z[10:6];
  assign celloutsig_0_29z = { in_data[15:8], celloutsig_0_4z } > { celloutsig_0_0z[11:0], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_37z = { celloutsig_0_22z[4:1], celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_33z } || { celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_30z };
  assign celloutsig_0_60z = { celloutsig_0_51z[8:3], celloutsig_0_3z } || { in_data[50:45], celloutsig_0_3z };
  assign celloutsig_0_71z = celloutsig_0_55z[5:1] || { celloutsig_0_15z[3:1], celloutsig_0_40z, celloutsig_0_43z };
  assign celloutsig_0_87z = { celloutsig_0_0z[9:2], celloutsig_0_11z, celloutsig_0_62z } || celloutsig_0_1z[20:11];
  assign celloutsig_0_83z = celloutsig_0_3z & ~(celloutsig_0_27z[0]);
  assign celloutsig_0_17z = celloutsig_0_13z & ~(celloutsig_0_12z);
  assign celloutsig_0_19z = celloutsig_0_15z[0] & ~(celloutsig_0_3z);
  assign celloutsig_0_21z = celloutsig_0_16z & ~(celloutsig_0_13z);
  assign celloutsig_0_26z = celloutsig_0_21z & ~(celloutsig_0_3z);
  assign celloutsig_0_30z = celloutsig_0_6z[6] & ~(celloutsig_0_26z);
  assign celloutsig_0_47z = { celloutsig_0_42z[16:13], celloutsig_0_9z } % { 1'h1, celloutsig_0_31z[16:3] };
  assign celloutsig_0_70z = { celloutsig_0_5z[15:2], _03_[2:1], _00_ } % { 1'h1, celloutsig_0_61z[5], celloutsig_0_43z, celloutsig_0_63z, celloutsig_0_51z, celloutsig_0_59z };
  assign celloutsig_0_10z = celloutsig_0_1z[18:13] % { 1'h1, celloutsig_0_9z[9:5] };
  assign celloutsig_1_15z = celloutsig_1_13z[6:1] % { 1'h1, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_1z[9:7], celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[17:3] };
  assign celloutsig_0_31z = { celloutsig_0_1z[9:5], celloutsig_0_8z, celloutsig_0_22z[4:1], celloutsig_0_17z, celloutsig_0_0z } * { celloutsig_0_4z[9:6], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_61z = in_data[85:64] * { celloutsig_0_25z[6:3], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_47z, celloutsig_0_29z };
  assign celloutsig_0_27z = { celloutsig_0_25z[6:4], celloutsig_0_16z } * in_data[37:34];
  assign celloutsig_0_34z = celloutsig_0_33z ? { celloutsig_0_0z[7:1], celloutsig_0_26z } : celloutsig_0_4z[9:2];
  assign celloutsig_1_13z = celloutsig_1_6z ? { celloutsig_1_8z[1:0], celloutsig_1_8z, celloutsig_1_12z } : { celloutsig_1_11z[5:1], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_5z ? { in_data[149:137], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_6z, 1'h1, celloutsig_1_4z } : { celloutsig_1_4z, celloutsig_1_0z, 1'h0, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_15z, 1'h0, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_22z[4:1] = celloutsig_0_15z[1] ? celloutsig_0_1z[15:12] : { celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_1_3z = { in_data[101:98], celloutsig_1_2z } !== { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_33z = & celloutsig_0_1z[7:2];
  assign celloutsig_0_68z = & { celloutsig_0_62z, celloutsig_0_31z, celloutsig_0_1z[8:7] };
  assign celloutsig_1_17z = | { in_data[136:128], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_24z = | { in_data[16:13], celloutsig_0_12z };
  assign celloutsig_0_43z = celloutsig_0_26z & celloutsig_0_13z;
  assign celloutsig_0_48z = celloutsig_0_10z[3] & in_data[94];
  assign celloutsig_0_62z = celloutsig_0_59z[3] & celloutsig_0_4z[12];
  assign celloutsig_0_63z = celloutsig_0_20z & celloutsig_0_28z;
  assign celloutsig_0_77z = celloutsig_0_1z[17] & celloutsig_0_6z[4];
  assign celloutsig_1_14z = celloutsig_1_13z[1] & celloutsig_1_10z;
  assign celloutsig_0_18z = in_data[22] & celloutsig_0_14z[5];
  assign celloutsig_0_56z = ~^ celloutsig_0_6z[12:6];
  assign celloutsig_1_2z = ~^ in_data[132:110];
  assign celloutsig_1_10z = ~^ { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_9z[10:7], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_40z = ^ celloutsig_0_14z[8:0];
  assign celloutsig_0_53z = { in_data[11], _01_ } >> { celloutsig_0_31z[18:15], celloutsig_0_13z, celloutsig_0_37z };
  assign celloutsig_0_90z = { celloutsig_0_0z[11:2], celloutsig_0_77z, celloutsig_0_71z, _02_, celloutsig_0_3z, celloutsig_0_83z } >> { celloutsig_0_68z, celloutsig_0_28z, celloutsig_0_70z };
  assign celloutsig_1_8z = { in_data[160:159], celloutsig_1_2z, celloutsig_1_3z } >> { in_data[131:129], celloutsig_1_5z };
  assign celloutsig_0_57z = celloutsig_0_31z[22:10] << { celloutsig_0_32z[11:0], celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } << { in_data[122:110], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_35z = { in_data[55:53], celloutsig_0_27z } <<< { celloutsig_0_1z[6:2], celloutsig_0_29z, celloutsig_0_13z };
  assign celloutsig_0_38z = { in_data[95], celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_23z, _01_, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_28z } <<< { in_data[41:17], celloutsig_0_33z };
  assign celloutsig_0_42z = { celloutsig_0_32z[11:6], celloutsig_0_22z[4:1], celloutsig_0_17z, celloutsig_0_40z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_8z } <<< { celloutsig_0_1z[11:2], celloutsig_0_30z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_93z = { celloutsig_0_82z, celloutsig_0_84z, _04_ } <<< celloutsig_0_90z[13:3];
  assign celloutsig_0_23z = { celloutsig_0_4z, celloutsig_0_3z } <<< { celloutsig_0_5z[9:6], celloutsig_0_15z, celloutsig_0_22z[4:1], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_1z[21:17], celloutsig_0_18z, celloutsig_0_18z } <<< { celloutsig_0_9z[9:4], celloutsig_0_16z };
  assign celloutsig_0_6z = { celloutsig_0_4z[1], celloutsig_0_0z } - { celloutsig_0_1z[9:1], _01_ };
  assign celloutsig_0_32z = celloutsig_0_23z[13:1] ^ { celloutsig_0_0z[10:0], celloutsig_0_24z, celloutsig_0_19z };
  assign celloutsig_0_51z = { celloutsig_0_26z, celloutsig_0_48z, celloutsig_0_20z, _01_, celloutsig_0_29z } ^ { celloutsig_0_38z[24:18], celloutsig_0_28z, celloutsig_0_12z };
  assign celloutsig_0_4z = { in_data[28], celloutsig_0_3z, _01_, _01_, celloutsig_0_3z } ^ { in_data[23:17], celloutsig_0_3z, _01_ };
  assign celloutsig_0_55z = celloutsig_0_53z ^ { celloutsig_0_51z[3:2], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_24z };
  assign celloutsig_0_9z = celloutsig_0_0z[11:1] ^ { celloutsig_0_4z[12:3], celloutsig_0_3z };
  assign celloutsig_1_11z = { celloutsig_1_9z[12:7], celloutsig_1_4z } ^ { in_data[106:101], celloutsig_1_3z };
  assign celloutsig_1_12z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_3z);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[30:18];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_14z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_4z[8:0], celloutsig_0_8z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_1z = 22'h000000;
    else if (clkin_data[0]) celloutsig_0_1z = { celloutsig_0_0z[11:3], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_15z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_15z = celloutsig_0_0z[8:5];
  assign celloutsig_1_0z = ~((in_data[137] & in_data[181]) | (in_data[188] & in_data[114]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_3z));
  assign celloutsig_1_7z = ~((celloutsig_1_4z & celloutsig_1_5z) | (celloutsig_1_5z & celloutsig_1_2z));
  assign celloutsig_0_12z = ~((celloutsig_0_3z & celloutsig_0_9z[5]) | (celloutsig_0_11z & celloutsig_0_7z));
  assign _03_[0] = _00_;
  assign celloutsig_0_22z[0] = celloutsig_0_17z;
  assign { out_data[128], out_data[114:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
