#define __ASM_ARCH_REGS_S3C2412_H "s3c2412"
#define S3C2412_SWRST		(S3C24XX_VA_CLKPWR + 0x30)
#define S3C2412_SWRST_RESET	(0x533C2412)
