
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062ec  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b8  080064a8  080064a8  000164a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006960  08006960  00016960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006964  08006964  00016964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000060  20040000  08006968  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_interrupt_stack 00000800  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._os_stack    00008000  20000800  20000800  00030000  2**0
                  ALLOC
  8 ._system_pool 00008000  20008800  20008800  00030000  2**0
                  ALLOC
  9 .ram2         00000000  10000000  10000000  00020060  2**0
                  CONTENTS
 10 .bss          00040c34  20040060  080069c8  00020060  2**2
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014cd4  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000327b  00000000  00000000  00034d64  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f70  00000000  00000000  00037fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000db0  00000000  00000000  00038f50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00007e3b  00000000  00000000  00039d00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00004f0f  00000000  00000000  00041b3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00046a4a  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003bb8  00000000  00000000  00046ac8  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         00000024  00000000  00000000  0004a680  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      0000003f  00000000  00000000  0004a6a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040060 	.word	0x20040060
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08006490 	.word	0x08006490

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040064 	.word	0x20040064
 80001f8:	08006490 	.word	0x08006490

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return uwTick;
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <HAL_GetTick+0x14>)
 8000226:	681b      	ldr	r3, [r3, #0]
}
 8000228:	4618      	mov	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	20080c8c 	.word	0x20080c8c

08000238 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <NVIC_GetPriorityGrouping+0x18>)
 800023e:	68db      	ldr	r3, [r3, #12]
 8000240:	0a1b      	lsrs	r3, r3, #8
 8000242:	f003 0307 	and.w	r3, r3, #7
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000ed00 	.word	0xe000ed00

08000254 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800025e:	4909      	ldr	r1, [pc, #36]	; (8000284 <NVIC_EnableIRQ+0x30>)
 8000260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000264:	095b      	lsrs	r3, r3, #5
 8000266:	79fa      	ldrb	r2, [r7, #7]
 8000268:	f002 021f 	and.w	r2, r2, #31
 800026c:	2001      	movs	r0, #1
 800026e:	fa00 f202 	lsl.w	r2, r0, r2
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000e100 	.word	0xe000e100

08000288 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	6039      	str	r1, [r7, #0]
 8000292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000298:	2b00      	cmp	r3, #0
 800029a:	da0b      	bge.n	80002b4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029c:	490d      	ldr	r1, [pc, #52]	; (80002d4 <NVIC_SetPriority+0x4c>)
 800029e:	79fb      	ldrb	r3, [r7, #7]
 80002a0:	f003 030f 	and.w	r3, r3, #15
 80002a4:	3b04      	subs	r3, #4
 80002a6:	683a      	ldr	r2, [r7, #0]
 80002a8:	b2d2      	uxtb	r2, r2
 80002aa:	0112      	lsls	r2, r2, #4
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	440b      	add	r3, r1
 80002b0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002b2:	e009      	b.n	80002c8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b4:	4908      	ldr	r1, [pc, #32]	; (80002d8 <NVIC_SetPriority+0x50>)
 80002b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ba:	683a      	ldr	r2, [r7, #0]
 80002bc:	b2d2      	uxtb	r2, r2
 80002be:	0112      	lsls	r2, r2, #4
 80002c0:	b2d2      	uxtb	r2, r2
 80002c2:	440b      	add	r3, r1
 80002c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002c8:	bf00      	nop
 80002ca:	370c      	adds	r7, #12
 80002cc:	46bd      	mov	sp, r7
 80002ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d2:	4770      	bx	lr
 80002d4:	e000ed00 	.word	0xe000ed00
 80002d8:	e000e100 	.word	0xe000e100

080002dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002dc:	b480      	push	{r7}
 80002de:	b089      	sub	sp, #36	; 0x24
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	60f8      	str	r0, [r7, #12]
 80002e4:	60b9      	str	r1, [r7, #8]
 80002e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	f003 0307 	and.w	r3, r3, #7
 80002ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002f0:	69fb      	ldr	r3, [r7, #28]
 80002f2:	f1c3 0307 	rsb	r3, r3, #7
 80002f6:	2b04      	cmp	r3, #4
 80002f8:	bf28      	it	cs
 80002fa:	2304      	movcs	r3, #4
 80002fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002fe:	69fb      	ldr	r3, [r7, #28]
 8000300:	3304      	adds	r3, #4
 8000302:	2b06      	cmp	r3, #6
 8000304:	d902      	bls.n	800030c <NVIC_EncodePriority+0x30>
 8000306:	69fb      	ldr	r3, [r7, #28]
 8000308:	3b03      	subs	r3, #3
 800030a:	e000      	b.n	800030e <NVIC_EncodePriority+0x32>
 800030c:	2300      	movs	r3, #0
 800030e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000310:	2201      	movs	r2, #1
 8000312:	69bb      	ldr	r3, [r7, #24]
 8000314:	fa02 f303 	lsl.w	r3, r2, r3
 8000318:	1e5a      	subs	r2, r3, #1
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	401a      	ands	r2, r3
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000322:	2101      	movs	r1, #1
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	fa01 f303 	lsl.w	r3, r1, r3
 800032a:	1e59      	subs	r1, r3, #1
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000330:	4313      	orrs	r3, r2
         );
}
 8000332:	4618      	mov	r0, r3
 8000334:	3724      	adds	r7, #36	; 0x24
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr

0800033e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800033e:	b580      	push	{r7, lr}
 8000340:	b086      	sub	sp, #24
 8000342:	af00      	add	r7, sp, #0
 8000344:	4603      	mov	r3, r0
 8000346:	60b9      	str	r1, [r7, #8]
 8000348:	607a      	str	r2, [r7, #4]
 800034a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800034c:	2300      	movs	r3, #0
 800034e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000350:	f7ff ff72 	bl	8000238 <NVIC_GetPriorityGrouping>
 8000354:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	68b9      	ldr	r1, [r7, #8]
 800035a:	6978      	ldr	r0, [r7, #20]
 800035c:	f7ff ffbe 	bl	80002dc <NVIC_EncodePriority>
 8000360:	4602      	mov	r2, r0
 8000362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000366:	4611      	mov	r1, r2
 8000368:	4618      	mov	r0, r3
 800036a:	f7ff ff8d 	bl	8000288 <NVIC_SetPriority>
}
 800036e:	bf00      	nop
 8000370:	3718      	adds	r7, #24
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}

08000376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000376:	b580      	push	{r7, lr}
 8000378:	b082      	sub	sp, #8
 800037a:	af00      	add	r7, sp, #0
 800037c:	4603      	mov	r3, r0
 800037e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000384:	4618      	mov	r0, r3
 8000386:	f7ff ff65 	bl	8000254 <NVIC_EnableIRQ>
}
 800038a:	bf00      	nop
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}

08000392 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000392:	b580      	push	{r7, lr}
 8000394:	b084      	sub	sp, #16
 8000396:	af00      	add	r7, sp, #0
 8000398:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800039a:	2300      	movs	r3, #0
 800039c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	2b02      	cmp	r3, #2
 80003a8:	d005      	beq.n	80003b6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	2204      	movs	r2, #4
 80003ae:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80003b0:	2301      	movs	r3, #1
 80003b2:	73fb      	strb	r3, [r7, #15]
 80003b4:	e047      	b.n	8000446 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	687a      	ldr	r2, [r7, #4]
 80003bc:	6812      	ldr	r2, [r2, #0]
 80003be:	6812      	ldr	r2, [r2, #0]
 80003c0:	f022 020e 	bic.w	r2, r2, #14
 80003c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	687a      	ldr	r2, [r7, #4]
 80003cc:	6812      	ldr	r2, [r2, #0]
 80003ce:	6812      	ldr	r2, [r2, #0]
 80003d0:	f022 0201 	bic.w	r2, r2, #1
 80003d4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80003da:	687a      	ldr	r2, [r7, #4]
 80003dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80003de:	6812      	ldr	r2, [r2, #0]
 80003e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80003e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003ea:	687a      	ldr	r2, [r7, #4]
 80003ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80003ee:	f002 021c 	and.w	r2, r2, #28
 80003f2:	2101      	movs	r1, #1
 80003f4:	fa01 f202 	lsl.w	r2, r1, r2
 80003f8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003fe:	687a      	ldr	r2, [r7, #4]
 8000400:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000402:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000408:	2b00      	cmp	r3, #0
 800040a:	d00c      	beq.n	8000426 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000414:	6812      	ldr	r2, [r2, #0]
 8000416:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800041a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000420:	687a      	ldr	r2, [r7, #4]
 8000422:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000424:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	2200      	movs	r2, #0
 8000432:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800043a:	2b00      	cmp	r3, #0
 800043c:	d003      	beq.n	8000446 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000442:	6878      	ldr	r0, [r7, #4]
 8000444:	4798      	blx	r3
    }
  }
  return status;
 8000446:	7bfb      	ldrb	r3, [r7, #15]
}
 8000448:	4618      	mov	r0, r3
 800044a:	3710      	adds	r7, #16
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}

08000450 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8000450:	b480      	push	{r7}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800045e:	b2db      	uxtb	r3, r3
}
 8000460:	4618      	mov	r0, r3
 8000462:	370c      	adds	r7, #12
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr

0800046c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800046c:	b480      	push	{r7}
 800046e:	b087      	sub	sp, #28
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000476:	2300      	movs	r3, #0
 8000478:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800047a:	e166      	b.n	800074a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	2101      	movs	r1, #1
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	fa01 f303 	lsl.w	r3, r1, r3
 8000488:	4013      	ands	r3, r2
 800048a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	2b00      	cmp	r3, #0
 8000490:	f000 8158 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	f003 0303 	and.w	r3, r3, #3
 800049c:	2b01      	cmp	r3, #1
 800049e:	d005      	beq.n	80004ac <HAL_GPIO_Init+0x40>
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	f003 0303 	and.w	r3, r3, #3
 80004a8:	2b02      	cmp	r3, #2
 80004aa:	d130      	bne.n	800050e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	2203      	movs	r2, #3
 80004b8:	fa02 f303 	lsl.w	r3, r2, r3
 80004bc:	43db      	mvns	r3, r3
 80004be:	693a      	ldr	r2, [r7, #16]
 80004c0:	4013      	ands	r3, r2
 80004c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	68da      	ldr	r2, [r3, #12]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	005b      	lsls	r3, r3, #1
 80004cc:	fa02 f303 	lsl.w	r3, r2, r3
 80004d0:	693a      	ldr	r2, [r7, #16]
 80004d2:	4313      	orrs	r3, r2
 80004d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	693a      	ldr	r2, [r7, #16]
 80004da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80004e2:	2201      	movs	r2, #1
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	fa02 f303 	lsl.w	r3, r2, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	693a      	ldr	r2, [r7, #16]
 80004ee:	4013      	ands	r3, r2
 80004f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	091b      	lsrs	r3, r3, #4
 80004f8:	f003 0201 	and.w	r2, r3, #1
 80004fc:	697b      	ldr	r3, [r7, #20]
 80004fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	4313      	orrs	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	693a      	ldr	r2, [r7, #16]
 800050c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	f003 0303 	and.w	r3, r3, #3
 8000516:	2b03      	cmp	r3, #3
 8000518:	d017      	beq.n	800054a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	005b      	lsls	r3, r3, #1
 8000524:	2203      	movs	r2, #3
 8000526:	fa02 f303 	lsl.w	r3, r2, r3
 800052a:	43db      	mvns	r3, r3
 800052c:	693a      	ldr	r2, [r7, #16]
 800052e:	4013      	ands	r3, r2
 8000530:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	689a      	ldr	r2, [r3, #8]
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	005b      	lsls	r3, r3, #1
 800053a:	fa02 f303 	lsl.w	r3, r2, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4313      	orrs	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	693a      	ldr	r2, [r7, #16]
 8000548:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	685b      	ldr	r3, [r3, #4]
 800054e:	f003 0303 	and.w	r3, r3, #3
 8000552:	2b02      	cmp	r3, #2
 8000554:	d123      	bne.n	800059e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	08da      	lsrs	r2, r3, #3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	3208      	adds	r2, #8
 800055e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000562:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	f003 0307 	and.w	r3, r3, #7
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	220f      	movs	r2, #15
 800056e:	fa02 f303 	lsl.w	r3, r2, r3
 8000572:	43db      	mvns	r3, r3
 8000574:	693a      	ldr	r2, [r7, #16]
 8000576:	4013      	ands	r3, r2
 8000578:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	691a      	ldr	r2, [r3, #16]
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	f003 0307 	and.w	r3, r3, #7
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	4313      	orrs	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	08da      	lsrs	r2, r3, #3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3208      	adds	r2, #8
 8000598:	6939      	ldr	r1, [r7, #16]
 800059a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80005a4:	697b      	ldr	r3, [r7, #20]
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	2203      	movs	r2, #3
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	43db      	mvns	r3, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4013      	ands	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	f003 0203 	and.w	r2, r3, #3
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	fa02 f303 	lsl.w	r3, r2, r3
 80005c6:	693a      	ldr	r2, [r7, #16]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80005da:	2b00      	cmp	r3, #0
 80005dc:	f000 80b2 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e0:	4a61      	ldr	r2, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e2:	4b61      	ldr	r3, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005e6:	f043 0301 	orr.w	r3, r3, #1
 80005ea:	6613      	str	r3, [r2, #96]	; 0x60
 80005ec:	4b5e      	ldr	r3, [pc, #376]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80005f8:	4a5c      	ldr	r2, [pc, #368]	; (800076c <HAL_GPIO_Init+0x300>)
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	089b      	lsrs	r3, r3, #2
 80005fe:	3302      	adds	r3, #2
 8000600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000604:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	f003 0303 	and.w	r3, r3, #3
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	220f      	movs	r2, #15
 8000610:	fa02 f303 	lsl.w	r3, r2, r3
 8000614:	43db      	mvns	r3, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4013      	ands	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000622:	d02b      	beq.n	800067c <HAL_GPIO_Init+0x210>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a52      	ldr	r2, [pc, #328]	; (8000770 <HAL_GPIO_Init+0x304>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d025      	beq.n	8000678 <HAL_GPIO_Init+0x20c>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a51      	ldr	r2, [pc, #324]	; (8000774 <HAL_GPIO_Init+0x308>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d01f      	beq.n	8000674 <HAL_GPIO_Init+0x208>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a50      	ldr	r2, [pc, #320]	; (8000778 <HAL_GPIO_Init+0x30c>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d019      	beq.n	8000670 <HAL_GPIO_Init+0x204>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a4f      	ldr	r2, [pc, #316]	; (800077c <HAL_GPIO_Init+0x310>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d013      	beq.n	800066c <HAL_GPIO_Init+0x200>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4a4e      	ldr	r2, [pc, #312]	; (8000780 <HAL_GPIO_Init+0x314>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d00d      	beq.n	8000668 <HAL_GPIO_Init+0x1fc>
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4a4d      	ldr	r2, [pc, #308]	; (8000784 <HAL_GPIO_Init+0x318>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d007      	beq.n	8000664 <HAL_GPIO_Init+0x1f8>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4a4c      	ldr	r2, [pc, #304]	; (8000788 <HAL_GPIO_Init+0x31c>)
 8000658:	4293      	cmp	r3, r2
 800065a:	d101      	bne.n	8000660 <HAL_GPIO_Init+0x1f4>
 800065c:	2307      	movs	r3, #7
 800065e:	e00e      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000660:	2308      	movs	r3, #8
 8000662:	e00c      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000664:	2306      	movs	r3, #6
 8000666:	e00a      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000668:	2305      	movs	r3, #5
 800066a:	e008      	b.n	800067e <HAL_GPIO_Init+0x212>
 800066c:	2304      	movs	r3, #4
 800066e:	e006      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000670:	2303      	movs	r3, #3
 8000672:	e004      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000674:	2302      	movs	r3, #2
 8000676:	e002      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <HAL_GPIO_Init+0x212>
 800067c:	2300      	movs	r3, #0
 800067e:	697a      	ldr	r2, [r7, #20]
 8000680:	f002 0203 	and.w	r2, r2, #3
 8000684:	0092      	lsls	r2, r2, #2
 8000686:	4093      	lsls	r3, r2
 8000688:	693a      	ldr	r2, [r7, #16]
 800068a:	4313      	orrs	r3, r2
 800068c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800068e:	4937      	ldr	r1, [pc, #220]	; (800076c <HAL_GPIO_Init+0x300>)
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	089b      	lsrs	r3, r3, #2
 8000694:	3302      	adds	r3, #2
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800069c:	4b3b      	ldr	r3, [pc, #236]	; (800078c <HAL_GPIO_Init+0x320>)
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	43db      	mvns	r3, r3
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	4013      	ands	r3, r2
 80006aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d003      	beq.n	80006c0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80006b8:	693a      	ldr	r2, [r7, #16]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4313      	orrs	r3, r2
 80006be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80006c0:	4a32      	ldr	r2, [pc, #200]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80006c6:	4b31      	ldr	r3, [pc, #196]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c8:	68db      	ldr	r3, [r3, #12]
 80006ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	43db      	mvns	r3, r3
 80006d0:	693a      	ldr	r2, [r7, #16]
 80006d2:	4013      	ands	r3, r2
 80006d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d003      	beq.n	80006ea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80006e2:	693a      	ldr	r2, [r7, #16]
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80006ea:	4a28      	ldr	r2, [pc, #160]	; (800078c <HAL_GPIO_Init+0x320>)
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80006f0:	4b26      	ldr	r3, [pc, #152]	; (800078c <HAL_GPIO_Init+0x320>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	43db      	mvns	r3, r3
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	4013      	ands	r3, r2
 80006fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d003      	beq.n	8000714 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800070c:	693a      	ldr	r2, [r7, #16]
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	4313      	orrs	r3, r2
 8000712:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000714:	4a1d      	ldr	r2, [pc, #116]	; (800078c <HAL_GPIO_Init+0x320>)
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800071a:	4b1c      	ldr	r3, [pc, #112]	; (800078c <HAL_GPIO_Init+0x320>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	43db      	mvns	r3, r3
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	4013      	ands	r3, r2
 8000728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d003      	beq.n	800073e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4313      	orrs	r3, r2
 800073c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800073e:	4a13      	ldr	r2, [pc, #76]	; (800078c <HAL_GPIO_Init+0x320>)
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	3301      	adds	r3, #1
 8000748:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	fa22 f303 	lsr.w	r3, r2, r3
 8000754:	2b00      	cmp	r3, #0
 8000756:	f47f ae91 	bne.w	800047c <HAL_GPIO_Init+0x10>
  }
}
 800075a:	bf00      	nop
 800075c:	371c      	adds	r7, #28
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40021000 	.word	0x40021000
 800076c:	40010000 	.word	0x40010000
 8000770:	48000400 	.word	0x48000400
 8000774:	48000800 	.word	0x48000800
 8000778:	48000c00 	.word	0x48000c00
 800077c:	48001000 	.word	0x48001000
 8000780:	48001400 	.word	0x48001400
 8000784:	48001800 	.word	0x48001800
 8000788:	48001c00 	.word	0x48001c00
 800078c:	40010400 	.word	0x40010400

08000790 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	691a      	ldr	r2, [r3, #16]
 80007a0:	887b      	ldrh	r3, [r7, #2]
 80007a2:	4013      	ands	r3, r2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d002      	beq.n	80007ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80007a8:	2301      	movs	r3, #1
 80007aa:	73fb      	strb	r3, [r7, #15]
 80007ac:	e001      	b.n	80007b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007ae:	2300      	movs	r3, #0
 80007b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	3714      	adds	r7, #20
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	460b      	mov	r3, r1
 80007ca:	807b      	strh	r3, [r7, #2]
 80007cc:	4613      	mov	r3, r2
 80007ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007d0:	787b      	ldrb	r3, [r7, #1]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d003      	beq.n	80007de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007d6:	887a      	ldrh	r2, [r7, #2]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007dc:	e002      	b.n	80007e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007de:	887a      	ldrh	r2, [r7, #2]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007e4:	bf00      	nop
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d101      	bne.n	8000802 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80007fe:	2301      	movs	r3, #1
 8000800:	e080      	b.n	8000904 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000808:	b2db      	uxtb	r3, r3
 800080a:	2b00      	cmp	r3, #0
 800080c:	d106      	bne.n	800081c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2200      	movs	r2, #0
 8000812:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f000 f878 	bl	800090c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2224      	movs	r2, #36	; 0x24
 8000820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	6812      	ldr	r2, [r2, #0]
 800082c:	6812      	ldr	r2, [r2, #0]
 800082e:	f022 0201 	bic.w	r2, r2, #1
 8000832:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	687a      	ldr	r2, [r7, #4]
 800083a:	6852      	ldr	r2, [r2, #4]
 800083c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000840:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	687a      	ldr	r2, [r7, #4]
 8000848:	6812      	ldr	r2, [r2, #0]
 800084a:	6892      	ldr	r2, [r2, #8]
 800084c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000850:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	68db      	ldr	r3, [r3, #12]
 8000856:	2b01      	cmp	r3, #1
 8000858:	d107      	bne.n	800086a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	6892      	ldr	r2, [r2, #8]
 8000862:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	e006      	b.n	8000878 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	687a      	ldr	r2, [r7, #4]
 8000870:	6892      	ldr	r2, [r2, #8]
 8000872:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000876:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	2b02      	cmp	r3, #2
 800087e:	d104      	bne.n	800088a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000888:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681a      	ldr	r2, [r3, #0]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000898:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800089c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	6812      	ldr	r2, [r2, #0]
 80008a6:	68d2      	ldr	r2, [r2, #12]
 80008a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80008ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	6911      	ldr	r1, [r2, #16]
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	6952      	ldr	r2, [r2, #20]
 80008ba:	4311      	orrs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	6992      	ldr	r2, [r2, #24]
 80008c0:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80008c2:	430a      	orrs	r2, r1
 80008c4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	687a      	ldr	r2, [r7, #4]
 80008cc:	69d1      	ldr	r1, [r2, #28]
 80008ce:	687a      	ldr	r2, [r7, #4]
 80008d0:	6a12      	ldr	r2, [r2, #32]
 80008d2:	430a      	orrs	r2, r1
 80008d4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	6812      	ldr	r2, [r2, #0]
 80008de:	6812      	ldr	r2, [r2, #0]
 80008e0:	f042 0201 	orr.w	r2, r2, #1
 80008e4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2200      	movs	r2, #0
 80008ea:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2220      	movs	r2, #32
 80008f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2200      	movs	r2, #0
 80008f8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2200      	movs	r2, #0
 80008fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000902:	2300      	movs	r3, #0
}
 8000904:	4618      	mov	r0, r3
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}

0800090c <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8000914:	bf00      	nop
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr

08000920 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af02      	add	r7, sp, #8
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	607a      	str	r2, [r7, #4]
 800092a:	461a      	mov	r2, r3
 800092c:	460b      	mov	r3, r1
 800092e:	817b      	strh	r3, [r7, #10]
 8000930:	4613      	mov	r3, r2
 8000932:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800093a:	b2db      	uxtb	r3, r3
 800093c:	2b20      	cmp	r3, #32
 800093e:	d153      	bne.n	80009e8 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	699b      	ldr	r3, [r3, #24]
 8000946:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800094a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800094e:	d101      	bne.n	8000954 <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8000950:	2302      	movs	r3, #2
 8000952:	e04a      	b.n	80009ea <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800095a:	2b01      	cmp	r3, #1
 800095c:	d101      	bne.n	8000962 <HAL_I2C_Master_Transmit_IT+0x42>
 800095e:	2302      	movs	r3, #2
 8000960:	e043      	b.n	80009ea <HAL_I2C_Master_Transmit_IT+0xca>
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	2201      	movs	r2, #1
 8000966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	2221      	movs	r2, #33	; 0x21
 800096e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	2210      	movs	r2, #16
 8000976:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	2200      	movs	r2, #0
 800097e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	893a      	ldrh	r2, [r7, #8]
 800098a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	4a19      	ldr	r2, [pc, #100]	; (80009f4 <HAL_I2C_Master_Transmit_IT+0xd4>)
 8000990:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	4a18      	ldr	r2, [pc, #96]	; (80009f8 <HAL_I2C_Master_Transmit_IT+0xd8>)
 8000996:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800099c:	b29b      	uxth	r3, r3
 800099e:	2bff      	cmp	r3, #255	; 0xff
 80009a0:	d906      	bls.n	80009b0 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	22ff      	movs	r2, #255	; 0xff
 80009a6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80009a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009ac:	617b      	str	r3, [r7, #20]
 80009ae:	e007      	b.n	80009c0 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80009b4:	b29a      	uxth	r2, r3
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80009ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80009be:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	8979      	ldrh	r1, [r7, #10]
 80009c8:	4b0c      	ldr	r3, [pc, #48]	; (80009fc <HAL_I2C_Master_Transmit_IT+0xdc>)
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	68f8      	ldr	r0, [r7, #12]
 80009d0:	f001 f94e 	bl	8001c70 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	2200      	movs	r2, #0
 80009d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80009dc:	2101      	movs	r1, #1
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f001 f976 	bl	8001cd0 <I2C_Enable_IRQ>

    return HAL_OK;
 80009e4:	2300      	movs	r3, #0
 80009e6:	e000      	b.n	80009ea <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 80009e8:	2302      	movs	r3, #2
  }
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3718      	adds	r7, #24
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	ffff0000 	.word	0xffff0000
 80009f8:	08000bd3 	.word	0x08000bd3
 80009fc:	80002000 	.word	0x80002000

08000a00 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d005      	beq.n	8000a2c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a24:	68ba      	ldr	r2, [r7, #8]
 8000a26:	68f9      	ldr	r1, [r7, #12]
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	4798      	blx	r3
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	699b      	ldr	r3, [r3, #24]
 8000a42:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d00f      	beq.n	8000a76 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d00a      	beq.n	8000a76 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a64:	f043 0201 	orr.w	r2, r3, #1
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a74:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d00f      	beq.n	8000aa0 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d00a      	beq.n	8000aa0 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a8e:	f043 0208 	orr.w	r2, r3, #8
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a9e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d00f      	beq.n	8000aca <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d00a      	beq.n	8000aca <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ab8:	f043 0202 	orr.w	r2, r3, #2
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ace:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	f003 030b 	and.w	r3, r3, #11
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d003      	beq.n	8000ae2 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8000ada:	68f9      	ldr	r1, [r7, #12]
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f000 ff8d 	bl	80019fc <I2C_ITError>
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000aea:	b480      	push	{r7}
 8000aec:	b083      	sub	sp, #12
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr

08000afe <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000afe:	b480      	push	{r7}
 8000b00:	b083      	sub	sp, #12
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr

08000b12 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b12:	b480      	push	{r7}
 8000b14:	b083      	sub	sp, #12
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b26:	b480      	push	{r7}
 8000b28:	b083      	sub	sp, #12
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr

08000b3a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	b083      	sub	sp, #12
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	6078      	str	r0, [r7, #4]
 8000b42:	460b      	mov	r3, r1
 8000b44:	70fb      	strb	r3, [r7, #3]
 8000b46:	4613      	mov	r3, r2
 8000b48:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8000b4a:	bf00      	nop
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b56:	b480      	push	{r7}
 8000b58:	b083      	sub	sp, #12
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8000b5e:	bf00      	nop
 8000b60:	370c      	adds	r7, #12
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr

08000b6a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	b083      	sub	sp, #12
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8000b72:	bf00      	nop
 8000b74:	370c      	adds	r7, #12
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr

08000b7e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	b083      	sub	sp, #12
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8000b86:	bf00      	nop
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000b92:	b480      	push	{r7}
 8000b94:	b083      	sub	sp, #12
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8000b9a:	bf00      	nop
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	b083      	sub	sp, #12
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr

08000bba <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8000bba:	b480      	push	{r7}
 8000bbc:	b083      	sub	sp, #12
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	370c      	adds	r7, #12
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr

08000bd2 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b088      	sub	sp, #32
 8000bd6:	af02      	add	r7, sp, #8
 8000bd8:	60f8      	str	r0, [r7, #12]
 8000bda:	60b9      	str	r1, [r7, #8]
 8000bdc:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d101      	bne.n	8000bf0 <I2C_Master_ISR_IT+0x1e>
 8000bec:	2302      	movs	r3, #2
 8000bee:	e109      	b.n	8000e04 <I2C_Master_ISR_IT+0x232>
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	f003 0310 	and.w	r3, r3, #16
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d012      	beq.n	8000c28 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d00d      	beq.n	8000c28 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2210      	movs	r2, #16
 8000c12:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c18:	f043 0204 	orr.w	r2, r3, #4
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8000c20:	68f8      	ldr	r0, [r7, #12]
 8000c22:	f000 ffe2 	bl	8001bea <I2C_Flush_TXDR>
 8000c26:	e0da      	b.n	8000dde <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	f003 0304 	and.w	r3, r3, #4
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d022      	beq.n	8000c78 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d01d      	beq.n	8000c78 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	f023 0304 	bic.w	r3, r3, #4
 8000c42:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c48:	68fa      	ldr	r2, [r7, #12]
 8000c4a:	6812      	ldr	r2, [r2, #0]
 8000c4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c4e:	b2d2      	uxtb	r2, r2
 8000c50:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c56:	1c5a      	adds	r2, r3, #1
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c60:	3b01      	subs	r3, #1
 8000c62:	b29a      	uxth	r2, r3
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	b29a      	uxth	r2, r3
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000c76:	e0b2      	b.n	8000dde <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d01d      	beq.n	8000cbe <I2C_Master_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d018      	beq.n	8000cbe <I2C_Master_ISR_IT+0xec>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	68fa      	ldr	r2, [r7, #12]
 8000c92:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c94:	7812      	ldrb	r2, [r2, #0]
 8000c96:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c9c:	1c5a      	adds	r2, r3, #1
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	b29a      	uxth	r2, r3
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	3b01      	subs	r3, #1
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000cbc:	e08f      	b.n	8000dde <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d05d      	beq.n	8000d84 <I2C_Master_ISR_IT+0x1b2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d058      	beq.n	8000d84 <I2C_Master_ISR_IT+0x1b2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d041      	beq.n	8000d60 <I2C_Master_ISR_IT+0x18e>
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d13d      	bne.n	8000d60 <I2C_Master_ISR_IT+0x18e>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cf0:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	2bff      	cmp	r3, #255	; 0xff
 8000cfa:	d90e      	bls.n	8000d1a <I2C_Master_ISR_IT+0x148>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	22ff      	movs	r2, #255	; 0xff
 8000d00:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d06:	b2da      	uxtb	r2, r3
 8000d08:	8a79      	ldrh	r1, [r7, #18]
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	9300      	str	r3, [sp, #0]
 8000d0e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d12:	68f8      	ldr	r0, [r7, #12]
 8000d14:	f000 ffac 	bl	8001c70 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d18:	e033      	b.n	8000d82 <I2C_Master_ISR_IT+0x1b0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d28:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000d2c:	d00c      	beq.n	8000d48 <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d32:	b2da      	uxtb	r2, r3
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000d38:	8a79      	ldrh	r1, [r7, #18]
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	9300      	str	r3, [sp, #0]
 8000d3e:	4603      	mov	r3, r0
 8000d40:	68f8      	ldr	r0, [r7, #12]
 8000d42:	f000 ff95 	bl	8001c70 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d46:	e01c      	b.n	8000d82 <I2C_Master_ISR_IT+0x1b0>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	8a79      	ldrh	r1, [r7, #18]
 8000d50:	2300      	movs	r3, #0
 8000d52:	9300      	str	r3, [sp, #0]
 8000d54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d58:	68f8      	ldr	r0, [r7, #12]
 8000d5a:	f000 ff89 	bl	8001c70 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d5e:	e010      	b.n	8000d82 <I2C_Master_ISR_IT+0x1b0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000d6e:	d003      	beq.n	8000d78 <I2C_Master_ISR_IT+0x1a6>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8000d70:	68f8      	ldr	r0, [r7, #12]
 8000d72:	f000 fb88 	bl	8001486 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d76:	e032      	b.n	8000dde <I2C_Master_ISR_IT+0x20c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000d78:	2140      	movs	r1, #64	; 0x40
 8000d7a:	68f8      	ldr	r0, [r7, #12]
 8000d7c:	f000 fe3e 	bl	80019fc <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d80:	e02d      	b.n	8000dde <I2C_Master_ISR_IT+0x20c>
 8000d82:	e02c      	b.n	8000dde <I2C_Master_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d027      	beq.n	8000dde <I2C_Master_ISR_IT+0x20c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d022      	beq.n	8000dde <I2C_Master_ISR_IT+0x20c>
  {
    if (hi2c->XferCount == 0U)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d119      	bne.n	8000dd6 <I2C_Master_ISR_IT+0x204>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000db0:	d015      	beq.n	8000dde <I2C_Master_ISR_IT+0x20c>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000db6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000dba:	d108      	bne.n	8000dce <I2C_Master_ISR_IT+0x1fc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	68fa      	ldr	r2, [r7, #12]
 8000dc2:	6812      	ldr	r2, [r2, #0]
 8000dc4:	6852      	ldr	r2, [r2, #4]
 8000dc6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000dca:	605a      	str	r2, [r3, #4]
 8000dcc:	e007      	b.n	8000dde <I2C_Master_ISR_IT+0x20c>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	f000 fb59 	bl	8001486 <I2C_ITMasterSeqCplt>
 8000dd4:	e003      	b.n	8000dde <I2C_Master_ISR_IT+0x20c>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000dd6:	2140      	movs	r1, #64	; 0x40
 8000dd8:	68f8      	ldr	r0, [r7, #12]
 8000dda:	f000 fe0f 	bl	80019fc <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	f003 0320 	and.w	r3, r3, #32
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d008      	beq.n	8000dfa <I2C_Master_ISR_IT+0x228>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d003      	beq.n	8000dfa <I2C_Master_ISR_IT+0x228>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8000df2:	6979      	ldr	r1, [r7, #20]
 8000df4:	68f8      	ldr	r0, [r7, #12]
 8000df6:	f000 fbdf 	bl	80015b8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000e02:	2300      	movs	r3, #0
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d101      	bne.n	8000e30 <I2C_Slave_ISR_IT+0x24>
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	e0e1      	b.n	8000ff4 <I2C_Slave_ISR_IT+0x1e8>
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	2201      	movs	r2, #1
 8000e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	f003 0320 	and.w	r3, r3, #32
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d008      	beq.n	8000e54 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d003      	beq.n	8000e54 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000e4c:	6939      	ldr	r1, [r7, #16]
 8000e4e:	68f8      	ldr	r0, [r7, #12]
 8000e50:	f000 fc7a 	bl	8001748 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	f003 0310 	and.w	r3, r3, #16
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d04b      	beq.n	8000ef6 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d046      	beq.n	8000ef6 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d128      	bne.n	8000ec4 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	2b28      	cmp	r3, #40	; 0x28
 8000e7c:	d108      	bne.n	8000e90 <I2C_Slave_ISR_IT+0x84>
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000e84:	d104      	bne.n	8000e90 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000e86:	6939      	ldr	r1, [r7, #16]
 8000e88:	68f8      	ldr	r0, [r7, #12]
 8000e8a:	f000 fd63 	bl	8001954 <I2C_ITListenCplt>
 8000e8e:	e031      	b.n	8000ef4 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2b29      	cmp	r3, #41	; 0x29
 8000e9a:	d10e      	bne.n	8000eba <I2C_Slave_ISR_IT+0xae>
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000ea2:	d00a      	beq.n	8000eba <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2210      	movs	r2, #16
 8000eaa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8000eac:	68f8      	ldr	r0, [r7, #12]
 8000eae:	f000 fe9c 	bl	8001bea <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000eb2:	68f8      	ldr	r0, [r7, #12]
 8000eb4:	f000 fb24 	bl	8001500 <I2C_ITSlaveSeqCplt>
 8000eb8:	e01c      	b.n	8000ef4 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2210      	movs	r2, #16
 8000ec0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8000ec2:	e08f      	b.n	8000fe4 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2210      	movs	r2, #16
 8000eca:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed0:	f043 0204 	orr.w	r2, r3, #4
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d003      	beq.n	8000ee6 <I2C_Slave_ISR_IT+0xda>
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ee4:	d17e      	bne.n	8000fe4 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eea:	4619      	mov	r1, r3
 8000eec:	68f8      	ldr	r0, [r7, #12]
 8000eee:	f000 fd85 	bl	80019fc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8000ef2:	e077      	b.n	8000fe4 <I2C_Slave_ISR_IT+0x1d8>
 8000ef4:	e076      	b.n	8000fe4 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	f003 0304 	and.w	r3, r3, #4
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d02f      	beq.n	8000f60 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d02a      	beq.n	8000f60 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d018      	beq.n	8000f46 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	6812      	ldr	r2, [r2, #0]
 8000f1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f1e:	b2d2      	uxtb	r2, r2
 8000f20:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f26:	1c5a      	adds	r2, r3, #1
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f30:	3b01      	subs	r3, #1
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	3b01      	subs	r3, #1
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d14b      	bne.n	8000fe8 <I2C_Slave_ISR_IT+0x1dc>
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000f56:	d047      	beq.n	8000fe8 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000f58:	68f8      	ldr	r0, [r7, #12]
 8000f5a:	f000 fad1 	bl	8001500 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000f5e:	e043      	b.n	8000fe8 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	f003 0308 	and.w	r3, r3, #8
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d009      	beq.n	8000f7e <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d004      	beq.n	8000f7e <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000f74:	6939      	ldr	r1, [r7, #16]
 8000f76:	68f8      	ldr	r0, [r7, #12]
 8000f78:	f000 fa01 	bl	800137e <I2C_ITAddrCplt>
 8000f7c:	e035      	b.n	8000fea <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	f003 0302 	and.w	r3, r3, #2
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d030      	beq.n	8000fea <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d02b      	beq.n	8000fea <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d018      	beq.n	8000fce <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	68fa      	ldr	r2, [r7, #12]
 8000fa2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000fa4:	7812      	ldrb	r2, [r2, #0]
 8000fa6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fac:	1c5a      	adds	r2, r3, #1
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fb6:	b29b      	uxth	r3, r3
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	b29a      	uxth	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	851a      	strh	r2, [r3, #40]	; 0x28
 8000fcc:	e00d      	b.n	8000fea <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd4:	d002      	beq.n	8000fdc <I2C_Slave_ISR_IT+0x1d0>
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d106      	bne.n	8000fea <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000fdc:	68f8      	ldr	r0, [r7, #12]
 8000fde:	f000 fa8f 	bl	8001500 <I2C_ITSlaveSeqCplt>
 8000fe2:	e002      	b.n	8000fea <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8000fe4:	bf00      	nop
 8000fe6:	e000      	b.n	8000fea <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8000fe8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2200      	movs	r2, #0
 8000fee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000ff2:	2300      	movs	r3, #0
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3718      	adds	r7, #24
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b088      	sub	sp, #32
 8001000:	af02      	add	r7, sp, #8
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800100e:	2b01      	cmp	r3, #1
 8001010:	d101      	bne.n	8001016 <I2C_Master_ISR_DMA+0x1a>
 8001012:	2302      	movs	r3, #2
 8001014:	e0d9      	b.n	80011ca <I2C_Master_ISR_DMA+0x1ce>
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2201      	movs	r2, #1
 800101a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	f003 0310 	and.w	r3, r3, #16
 8001024:	2b00      	cmp	r3, #0
 8001026:	d016      	beq.n	8001056 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800102e:	2b00      	cmp	r3, #0
 8001030:	d011      	beq.n	8001056 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2210      	movs	r2, #16
 8001038:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103e:	f043 0204 	orr.w	r2, r3, #4
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8001046:	2120      	movs	r1, #32
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f000 fe41 	bl	8001cd0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800104e:	68f8      	ldr	r0, [r7, #12]
 8001050:	f000 fdcb 	bl	8001bea <I2C_Flush_TXDR>
 8001054:	e0b4      	b.n	80011c0 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800105c:	2b00      	cmp	r3, #0
 800105e:	d071      	beq.n	8001144 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001066:	2b00      	cmp	r3, #0
 8001068:	d06c      	beq.n	8001144 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	6812      	ldr	r2, [r2, #0]
 8001072:	6812      	ldr	r2, [r2, #0]
 8001074:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001078:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800107e:	b29b      	uxth	r3, r3
 8001080:	2b00      	cmp	r3, #0
 8001082:	d04e      	beq.n	8001122 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	b29b      	uxth	r3, r3
 800108c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001090:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001096:	b29b      	uxth	r3, r3
 8001098:	2bff      	cmp	r3, #255	; 0xff
 800109a:	d906      	bls.n	80010aa <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	22ff      	movs	r2, #255	; 0xff
 80010a0:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80010a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	e010      	b.n	80010cc <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80010bc:	d003      	beq.n	80010c6 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c2:	617b      	str	r3, [r7, #20]
 80010c4:	e002      	b.n	80010cc <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80010c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010ca:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	8a79      	ldrh	r1, [r7, #18]
 80010d4:	2300      	movs	r3, #0
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	68f8      	ldr	r0, [r7, #12]
 80010dc:	f000 fdc8 	bl	8001c70 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b22      	cmp	r3, #34	; 0x22
 80010fc:	d108      	bne.n	8001110 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	68fa      	ldr	r2, [r7, #12]
 8001104:	6812      	ldr	r2, [r2, #0]
 8001106:	6812      	ldr	r2, [r2, #0]
 8001108:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800110c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800110e:	e057      	b.n	80011c0 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	68fa      	ldr	r2, [r7, #12]
 8001116:	6812      	ldr	r2, [r2, #0]
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800111e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8001120:	e04e      	b.n	80011c0 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800112c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001130:	d003      	beq.n	800113a <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8001132:	68f8      	ldr	r0, [r7, #12]
 8001134:	f000 f9a7 	bl	8001486 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8001138:	e042      	b.n	80011c0 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800113a:	2140      	movs	r1, #64	; 0x40
 800113c:	68f8      	ldr	r0, [r7, #12]
 800113e:	f000 fc5d 	bl	80019fc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8001142:	e03d      	b.n	80011c0 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800114a:	2b00      	cmp	r3, #0
 800114c:	d028      	beq.n	80011a0 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001154:	2b00      	cmp	r3, #0
 8001156:	d023      	beq.n	80011a0 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800115c:	b29b      	uxth	r3, r3
 800115e:	2b00      	cmp	r3, #0
 8001160:	d119      	bne.n	8001196 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800116c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001170:	d025      	beq.n	80011be <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001176:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800117a:	d108      	bne.n	800118e <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	6812      	ldr	r2, [r2, #0]
 8001184:	6852      	ldr	r2, [r2, #4]
 8001186:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800118a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800118c:	e017      	b.n	80011be <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f000 f979 	bl	8001486 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8001194:	e013      	b.n	80011be <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001196:	2140      	movs	r1, #64	; 0x40
 8001198:	68f8      	ldr	r0, [r7, #12]
 800119a:	f000 fc2f 	bl	80019fc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800119e:	e00e      	b.n	80011be <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	f003 0320 	and.w	r3, r3, #32
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d00a      	beq.n	80011c0 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d005      	beq.n	80011c0 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f000 f9fe 	bl	80015b8 <I2C_ITMasterCplt>
 80011bc:	e000      	b.n	80011c0 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80011be:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	2200      	movs	r2, #0
 80011c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b088      	sub	sp, #32
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	60f8      	str	r0, [r7, #12]
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e2:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d101      	bne.n	80011f6 <I2C_Slave_ISR_DMA+0x24>
 80011f2:	2302      	movs	r3, #2
 80011f4:	e0bf      	b.n	8001376 <I2C_Slave_ISR_DMA+0x1a4>
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	2201      	movs	r2, #1
 80011fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	f003 0320 	and.w	r3, r3, #32
 8001204:	2b00      	cmp	r3, #0
 8001206:	d008      	beq.n	800121a <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800120e:	2b00      	cmp	r3, #0
 8001210:	d003      	beq.n	800121a <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8001212:	68b9      	ldr	r1, [r7, #8]
 8001214:	68f8      	ldr	r0, [r7, #12]
 8001216:	f000 fa97 	bl	8001748 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	f003 0310 	and.w	r3, r3, #16
 8001220:	2b00      	cmp	r3, #0
 8001222:	f000 8095 	beq.w	8001350 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800122c:	2b00      	cmp	r3, #0
 800122e:	f000 808f 	beq.w	8001350 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d104      	bne.n	8001246 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001242:	2b00      	cmp	r3, #0
 8001244:	d07d      	beq.n	8001342 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00c      	beq.n	8001268 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001254:	2b00      	cmp	r3, #0
 8001256:	d007      	beq.n	8001268 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d101      	bne.n	8001268 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8001264:	2301      	movs	r3, #1
 8001266:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800126c:	2b00      	cmp	r3, #0
 800126e:	d00c      	beq.n	800128a <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d007      	beq.n	800128a <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d101      	bne.n	800128a <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8001286:	2301      	movs	r3, #1
 8001288:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d128      	bne.n	80012e2 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001296:	b2db      	uxtb	r3, r3
 8001298:	2b28      	cmp	r3, #40	; 0x28
 800129a:	d108      	bne.n	80012ae <I2C_Slave_ISR_DMA+0xdc>
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80012a2:	d104      	bne.n	80012ae <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80012a4:	68b9      	ldr	r1, [r7, #8]
 80012a6:	68f8      	ldr	r0, [r7, #12]
 80012a8:	f000 fb54 	bl	8001954 <I2C_ITListenCplt>
 80012ac:	e048      	b.n	8001340 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	2b29      	cmp	r3, #41	; 0x29
 80012b8:	d10e      	bne.n	80012d8 <I2C_Slave_ISR_DMA+0x106>
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80012c0:	d00a      	beq.n	80012d8 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2210      	movs	r2, #16
 80012c8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80012ca:	68f8      	ldr	r0, [r7, #12]
 80012cc:	f000 fc8d 	bl	8001bea <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80012d0:	68f8      	ldr	r0, [r7, #12]
 80012d2:	f000 f915 	bl	8001500 <I2C_ITSlaveSeqCplt>
 80012d6:	e033      	b.n	8001340 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2210      	movs	r2, #16
 80012de:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80012e0:	e034      	b.n	800134c <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2210      	movs	r2, #16
 80012e8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ee:	f043 0204 	orr.w	r2, r3, #4
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012fc:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d003      	beq.n	800130c <I2C_Slave_ISR_DMA+0x13a>
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800130a:	d11f      	bne.n	800134c <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	2b21      	cmp	r3, #33	; 0x21
 8001310:	d002      	beq.n	8001318 <I2C_Slave_ISR_DMA+0x146>
 8001312:	7dfb      	ldrb	r3, [r7, #23]
 8001314:	2b29      	cmp	r3, #41	; 0x29
 8001316:	d103      	bne.n	8001320 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	2221      	movs	r2, #33	; 0x21
 800131c:	631a      	str	r2, [r3, #48]	; 0x30
 800131e:	e008      	b.n	8001332 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001320:	7dfb      	ldrb	r3, [r7, #23]
 8001322:	2b22      	cmp	r3, #34	; 0x22
 8001324:	d002      	beq.n	800132c <I2C_Slave_ISR_DMA+0x15a>
 8001326:	7dfb      	ldrb	r3, [r7, #23]
 8001328:	2b2a      	cmp	r3, #42	; 0x2a
 800132a:	d102      	bne.n	8001332 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2222      	movs	r2, #34	; 0x22
 8001330:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001336:	4619      	mov	r1, r3
 8001338:	68f8      	ldr	r0, [r7, #12]
 800133a:	f000 fb5f 	bl	80019fc <I2C_ITError>
      if (treatdmanack == 1U)
 800133e:	e005      	b.n	800134c <I2C_Slave_ISR_DMA+0x17a>
 8001340:	e004      	b.n	800134c <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2210      	movs	r2, #16
 8001348:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800134a:	e00f      	b.n	800136c <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 800134c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800134e:	e00d      	b.n	800136c <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	f003 0308 	and.w	r3, r3, #8
 8001356:	2b00      	cmp	r3, #0
 8001358:	d008      	beq.n	800136c <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8001364:	68b9      	ldr	r1, [r7, #8]
 8001366:	68f8      	ldr	r0, [r7, #12]
 8001368:	f000 f809 	bl	800137e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2200      	movs	r2, #0
 8001370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3720      	adds	r7, #32
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	b084      	sub	sp, #16
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
 8001386:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800138e:	b2db      	uxtb	r3, r3
 8001390:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001394:	2b28      	cmp	r3, #40	; 0x28
 8001396:	d16a      	bne.n	800146e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	699b      	ldr	r3, [r3, #24]
 800139e:	0c1b      	lsrs	r3, r3, #16
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	0c1b      	lsrs	r3, r3, #16
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80013b6:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	b29b      	uxth	r3, r3
 80013c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80013c4:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80013d2:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d138      	bne.n	800144e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80013dc:	897b      	ldrh	r3, [r7, #10]
 80013de:	09db      	lsrs	r3, r3, #7
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	89bb      	ldrh	r3, [r7, #12]
 80013e4:	4053      	eors	r3, r2
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	f003 0306 	and.w	r3, r3, #6
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d11c      	bne.n	800142a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80013f0:	897b      	ldrh	r3, [r7, #10]
 80013f2:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013f8:	1c5a      	adds	r2, r3, #1
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001402:	2b02      	cmp	r3, #2
 8001404:	d13b      	bne.n	800147e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2208      	movs	r2, #8
 8001412:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2200      	movs	r2, #0
 8001418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800141c:	89ba      	ldrh	r2, [r7, #12]
 800141e:	7bfb      	ldrb	r3, [r7, #15]
 8001420:	4619      	mov	r1, r3
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff fb89 	bl	8000b3a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8001428:	e029      	b.n	800147e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800142a:	893b      	ldrh	r3, [r7, #8]
 800142c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800142e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f000 fcb6 	bl	8001da4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001440:	89ba      	ldrh	r2, [r7, #12]
 8001442:	7bfb      	ldrb	r3, [r7, #15]
 8001444:	4619      	mov	r1, r3
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff fb77 	bl	8000b3a <HAL_I2C_AddrCallback>
}
 800144c:	e017      	b.n	800147e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800144e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 fca6 	bl	8001da4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001460:	89ba      	ldrh	r2, [r7, #12]
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	4619      	mov	r1, r3
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff fb67 	bl	8000b3a <HAL_I2C_AddrCallback>
}
 800146c:	e007      	b.n	800147e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2208      	movs	r2, #8
 8001474:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b082      	sub	sp, #8
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b21      	cmp	r3, #33	; 0x21
 80014a0:	d115      	bne.n	80014ce <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2220      	movs	r2, #32
 80014a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2211      	movs	r2, #17
 80014ae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80014b6:	2101      	movs	r1, #1
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f000 fc73 	bl	8001da4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2200      	movs	r2, #0
 80014c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff fb0f 	bl	8000aea <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80014cc:	e014      	b.n	80014f8 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2220      	movs	r2, #32
 80014d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2212      	movs	r2, #18
 80014da:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80014e2:	2102      	movs	r1, #2
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f000 fc5d 	bl	8001da4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff fb03 	bl	8000afe <HAL_I2C_MasterRxCpltCallback>
}
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d008      	beq.n	8001534 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	6812      	ldr	r2, [r2, #0]
 800152a:	6812      	ldr	r2, [r2, #0]
 800152c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	e00c      	b.n	800154e <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800153a:	2b00      	cmp	r3, #0
 800153c:	d007      	beq.n	800154e <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	6812      	ldr	r2, [r2, #0]
 8001546:	6812      	ldr	r2, [r2, #0]
 8001548:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800154c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b29      	cmp	r3, #41	; 0x29
 8001558:	d112      	bne.n	8001580 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2228      	movs	r2, #40	; 0x28
 800155e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2221      	movs	r2, #33	; 0x21
 8001566:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001568:	2101      	movs	r1, #1
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f000 fc1a 	bl	8001da4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2200      	movs	r2, #0
 8001574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f7ff faca 	bl	8000b12 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800157e:	e017      	b.n	80015b0 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2b2a      	cmp	r3, #42	; 0x2a
 800158a:	d111      	bne.n	80015b0 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2228      	movs	r2, #40	; 0x28
 8001590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2222      	movs	r2, #34	; 0x22
 8001598:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800159a:	2102      	movs	r1, #2
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f000 fc01 	bl	8001da4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2200      	movs	r2, #0
 80015a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff fabb 	bl	8000b26 <HAL_I2C_SlaveRxCpltCallback>
}
 80015b0:	bf00      	nop
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2220      	movs	r2, #32
 80015cc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b21      	cmp	r3, #33	; 0x21
 80015d8:	d107      	bne.n	80015ea <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80015da:	2101      	movs	r1, #1
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f000 fbe1 	bl	8001da4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2211      	movs	r2, #17
 80015e6:	631a      	str	r2, [r3, #48]	; 0x30
 80015e8:	e00c      	b.n	8001604 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b22      	cmp	r3, #34	; 0x22
 80015f4:	d106      	bne.n	8001604 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80015f6:	2102      	movs	r1, #2
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f000 fbd3 	bl	8001da4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2212      	movs	r2, #18
 8001602:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	6859      	ldr	r1, [r3, #4]
 800160e:	4b4c      	ldr	r3, [pc, #304]	; (8001740 <I2C_ITMasterCplt+0x188>)
 8001610:	400b      	ands	r3, r1
 8001612:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a49      	ldr	r2, [pc, #292]	; (8001744 <I2C_ITMasterCplt+0x18c>)
 800161e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	f003 0310 	and.w	r3, r3, #16
 8001626:	2b00      	cmp	r3, #0
 8001628:	d009      	beq.n	800163e <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2210      	movs	r2, #16
 8001630:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001636:	f043 0204 	orr.w	r2, r3, #4
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b60      	cmp	r3, #96	; 0x60
 8001648:	d10a      	bne.n	8001660 <I2C_ITMasterCplt+0xa8>
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	2b00      	cmp	r3, #0
 8001652:	d005      	beq.n	8001660 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165a:	b2db      	uxtb	r3, r3
 800165c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800165e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f000 fac2 	bl	8001bea <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b60      	cmp	r3, #96	; 0x60
 8001676:	d002      	beq.n	800167e <I2C_ITMasterCplt+0xc6>
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d006      	beq.n	800168c <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001682:	4619      	mov	r1, r3
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f000 f9b9 	bl	80019fc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800168a:	e054      	b.n	8001736 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001692:	b2db      	uxtb	r3, r3
 8001694:	2b21      	cmp	r3, #33	; 0x21
 8001696:	d124      	bne.n	80016e2 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2220      	movs	r2, #32
 800169c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2200      	movs	r2, #0
 80016a4:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	2b40      	cmp	r3, #64	; 0x40
 80016b0:	d10b      	bne.n	80016ca <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff fa51 	bl	8000b6a <HAL_I2C_MemTxCpltCallback>
}
 80016c8:	e035      	b.n	8001736 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff fa05 	bl	8000aea <HAL_I2C_MasterTxCpltCallback>
}
 80016e0:	e029      	b.n	8001736 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b22      	cmp	r3, #34	; 0x22
 80016ec:	d123      	bne.n	8001736 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2220      	movs	r2, #32
 80016f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001702:	b2db      	uxtb	r3, r3
 8001704:	2b40      	cmp	r3, #64	; 0x40
 8001706:	d10b      	bne.n	8001720 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff fa30 	bl	8000b7e <HAL_I2C_MemRxCpltCallback>
}
 800171e:	e00a      	b.n	8001736 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff f9e4 	bl	8000afe <HAL_I2C_MasterRxCpltCallback>
}
 8001736:	bf00      	nop
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	fe00e800 	.word	0xfe00e800
 8001744:	ffff0000 	.word	0xffff0000

08001748 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001764:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2220      	movs	r2, #32
 800176c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800176e:	7bfb      	ldrb	r3, [r7, #15]
 8001770:	2b21      	cmp	r3, #33	; 0x21
 8001772:	d002      	beq.n	800177a <I2C_ITSlaveCplt+0x32>
 8001774:	7bfb      	ldrb	r3, [r7, #15]
 8001776:	2b29      	cmp	r3, #41	; 0x29
 8001778:	d108      	bne.n	800178c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800177a:	f248 0101 	movw	r1, #32769	; 0x8001
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f000 fb10 	bl	8001da4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2221      	movs	r2, #33	; 0x21
 8001788:	631a      	str	r2, [r3, #48]	; 0x30
 800178a:	e00d      	b.n	80017a8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	2b22      	cmp	r3, #34	; 0x22
 8001790:	d002      	beq.n	8001798 <I2C_ITSlaveCplt+0x50>
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	2b2a      	cmp	r3, #42	; 0x2a
 8001796:	d107      	bne.n	80017a8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8001798:	f248 0102 	movw	r1, #32770	; 0x8002
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f000 fb01 	bl	8001da4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2222      	movs	r2, #34	; 0x22
 80017a6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6812      	ldr	r2, [r2, #0]
 80017b0:	6852      	ldr	r2, [r2, #4]
 80017b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017b6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6859      	ldr	r1, [r3, #4]
 80017c2:	4b62      	ldr	r3, [pc, #392]	; (800194c <I2C_ITSlaveCplt+0x204>)
 80017c4:	400b      	ands	r3, r1
 80017c6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f000 fa0e 	bl	8001bea <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d013      	beq.n	8001800 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	6812      	ldr	r2, [r2, #0]
 80017e0:	6812      	ldr	r2, [r2, #0]
 80017e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80017e6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d01f      	beq.n	8001830 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80017fe:	e017      	b.n	8001830 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d012      	beq.n	8001830 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	6812      	ldr	r2, [r2, #0]
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001818:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800181e:	2b00      	cmp	r3, #0
 8001820:	d006      	beq.n	8001830 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	b29a      	uxth	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	f003 0304 	and.w	r3, r3, #4
 8001836:	2b00      	cmp	r3, #0
 8001838:	d020      	beq.n	800187c <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	f023 0304 	bic.w	r3, r3, #4
 8001840:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800184c:	b2d2      	uxtb	r2, r2
 800184e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001854:	1c5a      	adds	r2, r3, #1
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800185e:	2b00      	cmp	r3, #0
 8001860:	d00c      	beq.n	800187c <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001866:	3b01      	subs	r3, #1
 8001868:	b29a      	uxth	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001872:	b29b      	uxth	r3, r3
 8001874:	3b01      	subs	r3, #1
 8001876:	b29a      	uxth	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001880:	b29b      	uxth	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d005      	beq.n	8001892 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188a:	f043 0204 	orr.w	r2, r3, #4
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d010      	beq.n	80018ca <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ac:	4619      	mov	r1, r3
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f000 f8a4 	bl	80019fc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	2b28      	cmp	r3, #40	; 0x28
 80018be:	d141      	bne.n	8001944 <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80018c0:	6979      	ldr	r1, [r7, #20]
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 f846 	bl	8001954 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80018c8:	e03c      	b.n	8001944 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80018d2:	d014      	beq.n	80018fe <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff fe13 	bl	8001500 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a1c      	ldr	r2, [pc, #112]	; (8001950 <I2C_ITSlaveCplt+0x208>)
 80018de:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2220      	movs	r2, #32
 80018e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff f92d 	bl	8000b56 <HAL_I2C_ListenCpltCallback>
}
 80018fc:	e022      	b.n	8001944 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001904:	b2db      	uxtb	r3, r3
 8001906:	2b22      	cmp	r3, #34	; 0x22
 8001908:	d10e      	bne.n	8001928 <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2220      	movs	r2, #32
 800190e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff f900 	bl	8000b26 <HAL_I2C_SlaveRxCpltCallback>
}
 8001926:	e00d      	b.n	8001944 <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2220      	movs	r2, #32
 800192c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff f8e7 	bl	8000b12 <HAL_I2C_SlaveTxCpltCallback>
}
 8001944:	bf00      	nop
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	fe00e800 	.word	0xfe00e800
 8001950:	ffff0000 	.word	0xffff0000

08001954 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a25      	ldr	r2, [pc, #148]	; (80019f8 <I2C_ITListenCplt+0xa4>)
 8001962:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2220      	movs	r2, #32
 800196e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	f003 0304 	and.w	r3, r3, #4
 8001986:	2b00      	cmp	r3, #0
 8001988:	d022      	beq.n	80019d0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	6812      	ldr	r2, [r2, #0]
 8001992:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199c:	1c5a      	adds	r2, r3, #1
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d012      	beq.n	80019d0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ae:	3b01      	subs	r3, #1
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	3b01      	subs	r3, #1
 80019be:	b29a      	uxth	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c8:	f043 0204 	orr.w	r2, r3, #4
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80019d0:	f248 0103 	movw	r1, #32771	; 0x8003
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 f9e5 	bl	8001da4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2210      	movs	r2, #16
 80019e0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff f8b3 	bl	8000b56 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	ffff0000 	.word	0xffff0000

080019fc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a5d      	ldr	r2, [pc, #372]	; (8001b90 <I2C_ITError+0x194>)
 8001a1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	431a      	orrs	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8001a2e:	7bfb      	ldrb	r3, [r7, #15]
 8001a30:	2b28      	cmp	r3, #40	; 0x28
 8001a32:	d005      	beq.n	8001a40 <I2C_ITError+0x44>
 8001a34:	7bfb      	ldrb	r3, [r7, #15]
 8001a36:	2b29      	cmp	r3, #41	; 0x29
 8001a38:	d002      	beq.n	8001a40 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
 8001a3c:	2b2a      	cmp	r3, #42	; 0x2a
 8001a3e:	d10b      	bne.n	8001a58 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001a40:	2103      	movs	r1, #3
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f000 f9ae 	bl	8001da4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2228      	movs	r2, #40	; 0x28
 8001a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a50      	ldr	r2, [pc, #320]	; (8001b94 <I2C_ITError+0x198>)
 8001a54:	635a      	str	r2, [r3, #52]	; 0x34
 8001a56:	e011      	b.n	8001a7c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001a58:	f248 0103 	movw	r1, #32771	; 0x8003
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 f9a1 	bl	8001da4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	2b60      	cmp	r3, #96	; 0x60
 8001a6c:	d003      	beq.n	8001a76 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2220      	movs	r2, #32
 8001a72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a80:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d039      	beq.n	8001afe <I2C_ITError+0x102>
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	2b11      	cmp	r3, #17
 8001a8e:	d002      	beq.n	8001a96 <I2C_ITError+0x9a>
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	2b21      	cmp	r3, #33	; 0x21
 8001a94:	d133      	bne.n	8001afe <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001aa4:	d107      	bne.n	8001ab6 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	6812      	ldr	r2, [r2, #0]
 8001aae:	6812      	ldr	r2, [r2, #0]
 8001ab0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ab4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fcc8 	bl	8000450 <HAL_DMA_GetState>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d017      	beq.n	8001af6 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aca:	4a33      	ldr	r2, [pc, #204]	; (8001b98 <I2C_ITError+0x19c>)
 8001acc:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fc59 	bl	8000392 <HAL_DMA_Abort_IT>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d04d      	beq.n	8001b82 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001af0:	4610      	mov	r0, r2
 8001af2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001af4:	e045      	b.n	8001b82 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f000 f850 	bl	8001b9c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001afc:	e041      	b.n	8001b82 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d039      	beq.n	8001b7a <I2C_ITError+0x17e>
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	2b12      	cmp	r3, #18
 8001b0a:	d002      	beq.n	8001b12 <I2C_ITError+0x116>
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	2b22      	cmp	r3, #34	; 0x22
 8001b10:	d133      	bne.n	8001b7a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b20:	d107      	bne.n	8001b32 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	6812      	ldr	r2, [r2, #0]
 8001b2a:	6812      	ldr	r2, [r2, #0]
 8001b2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b30:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7fe fc8a 	bl	8000450 <HAL_DMA_GetState>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d017      	beq.n	8001b72 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b46:	4a14      	ldr	r2, [pc, #80]	; (8001b98 <I2C_ITError+0x19c>)
 8001b48:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fc1b 	bl	8000392 <HAL_DMA_Abort_IT>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d011      	beq.n	8001b86 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b70:	e009      	b.n	8001b86 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f000 f812 	bl	8001b9c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b78:	e005      	b.n	8001b86 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f000 f80e 	bl	8001b9c <I2C_TreatErrorCallback>
  }
}
 8001b80:	e002      	b.n	8001b88 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001b82:	bf00      	nop
 8001b84:	e000      	b.n	8001b88 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b86:	bf00      	nop
}
 8001b88:	bf00      	nop
 8001b8a:	3710      	adds	r7, #16
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	ffff0000 	.word	0xffff0000
 8001b94:	08000e0d 	.word	0x08000e0d
 8001b98:	08001c33 	.word	0x08001c33

08001b9c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2b60      	cmp	r3, #96	; 0x60
 8001bae:	d10e      	bne.n	8001bce <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2220      	movs	r2, #32
 8001bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7fe ffed 	bl	8000ba6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001bcc:	e009      	b.n	8001be2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7fe ffd8 	bl	8000b92 <HAL_I2C_ErrorCallback>
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001bea:	b480      	push	{r7}
 8001bec:	b083      	sub	sp, #12
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d103      	bne.n	8001c08 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2200      	movs	r2, #0
 8001c06:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d007      	beq.n	8001c26 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	6812      	ldr	r2, [r2, #0]
 8001c1e:	6992      	ldr	r2, [r2, #24]
 8001c20:	f042 0201 	orr.w	r2, r2, #1
 8001c24:	619a      	str	r2, [r3, #24]
  }
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b084      	sub	sp, #16
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c3e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f7ff ff9b 	bl	8001b9c <I2C_TreatErrorCallback>
}
 8001c66:	bf00      	nop
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
	...

08001c70 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b087      	sub	sp, #28
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	817b      	strh	r3, [r7, #10]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c82:	897b      	ldrh	r3, [r7, #10]
 8001c84:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001c88:	7a7b      	ldrb	r3, [r7, #9]
 8001c8a:	041b      	lsls	r3, r3, #16
 8001c8c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c90:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c96:	6a3b      	ldr	r3, [r7, #32]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c9e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6859      	ldr	r1, [r3, #4]
 8001caa:	6a3b      	ldr	r3, [r7, #32]
 8001cac:	0d5b      	lsrs	r3, r3, #21
 8001cae:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8001cb2:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <I2C_TransferConfig+0x5c>)
 8001cb4:	4303      	orrs	r3, r0
 8001cb6:	43db      	mvns	r3, r3
 8001cb8:	4019      	ands	r1, r3
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	430b      	orrs	r3, r1
 8001cbe:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001cc0:	bf00      	nop
 8001cc2:	371c      	adds	r7, #28
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	03ff63ff 	.word	0x03ff63ff

08001cd0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	460b      	mov	r3, r1
 8001cda:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ce4:	4a2d      	ldr	r2, [pc, #180]	; (8001d9c <I2C_Enable_IRQ+0xcc>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d004      	beq.n	8001cf4 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001cee:	4a2c      	ldr	r2, [pc, #176]	; (8001da0 <I2C_Enable_IRQ+0xd0>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d11d      	bne.n	8001d30 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001cf4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	da03      	bge.n	8001d04 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001d02:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001d04:	887b      	ldrh	r3, [r7, #2]
 8001d06:	2b10      	cmp	r3, #16
 8001d08:	d103      	bne.n	8001d12 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001d10:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001d12:	887b      	ldrh	r3, [r7, #2]
 8001d14:	2b20      	cmp	r3, #32
 8001d16:	d103      	bne.n	8001d20 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d1e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001d20:	887b      	ldrh	r3, [r7, #2]
 8001d22:	2b40      	cmp	r3, #64	; 0x40
 8001d24:	d12c      	bne.n	8001d80 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d2c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001d2e:	e027      	b.n	8001d80 <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001d30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	da03      	bge.n	8001d40 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001d3e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001d40:	887b      	ldrh	r3, [r7, #2]
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8001d50:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001d52:	887b      	ldrh	r3, [r7, #2]
 8001d54:	f003 0302 	and.w	r3, r3, #2
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d003      	beq.n	8001d64 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8001d62:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001d64:	887b      	ldrh	r3, [r7, #2]
 8001d66:	2b10      	cmp	r3, #16
 8001d68:	d103      	bne.n	8001d72 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001d70:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001d72:	887b      	ldrh	r3, [r7, #2]
 8001d74:	2b20      	cmp	r3, #32
 8001d76:	d103      	bne.n	8001d80 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f043 0320 	orr.w	r3, r3, #32
 8001d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	6811      	ldr	r1, [r2, #0]
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	601a      	str	r2, [r3, #0]
}
 8001d90:	bf00      	nop
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	08000ffd 	.word	0x08000ffd
 8001da0:	080011d3 	.word	0x080011d3

08001da4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001db4:	887b      	ldrh	r3, [r7, #2]
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00f      	beq.n	8001dde <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001dc4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001dd2:	2b28      	cmp	r3, #40	; 0x28
 8001dd4:	d003      	beq.n	8001dde <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001ddc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001dde:	887b      	ldrh	r3, [r7, #2]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d00f      	beq.n	8001e08 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001dee:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001dfc:	2b28      	cmp	r3, #40	; 0x28
 8001dfe:	d003      	beq.n	8001e08 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001e06:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001e08:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	da03      	bge.n	8001e18 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001e16:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001e18:	887b      	ldrh	r3, [r7, #2]
 8001e1a:	2b10      	cmp	r3, #16
 8001e1c:	d103      	bne.n	8001e26 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001e24:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001e26:	887b      	ldrh	r3, [r7, #2]
 8001e28:	2b20      	cmp	r3, #32
 8001e2a:	d103      	bne.n	8001e34 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f043 0320 	orr.w	r3, r3, #32
 8001e32:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001e34:	887b      	ldrh	r3, [r7, #2]
 8001e36:	2b40      	cmp	r3, #64	; 0x40
 8001e38:	d103      	bne.n	8001e42 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e40:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	6812      	ldr	r2, [r2, #0]
 8001e4a:	6811      	ldr	r1, [r2, #0]
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	43d2      	mvns	r2, r2
 8001e50:	400a      	ands	r2, r1
 8001e52:	601a      	str	r2, [r3, #0]
}
 8001e54:	bf00      	nop
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b20      	cmp	r3, #32
 8001e74:	d138      	bne.n	8001ee8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d101      	bne.n	8001e84 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001e80:	2302      	movs	r3, #2
 8001e82:	e032      	b.n	8001eea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2224      	movs	r2, #36	; 0x24
 8001e90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	6812      	ldr	r2, [r2, #0]
 8001e9c:	6812      	ldr	r2, [r2, #0]
 8001e9e:	f022 0201 	bic.w	r2, r2, #1
 8001ea2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6812      	ldr	r2, [r2, #0]
 8001eac:	6812      	ldr	r2, [r2, #0]
 8001eae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001eb2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6812      	ldr	r2, [r2, #0]
 8001ebc:	6811      	ldr	r1, [r2, #0]
 8001ebe:	683a      	ldr	r2, [r7, #0]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	6812      	ldr	r2, [r2, #0]
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	f042 0201 	orr.w	r2, r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2220      	movs	r2, #32
 8001ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	e000      	b.n	8001eea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001ee8:	2302      	movs	r3, #2
  }
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	b085      	sub	sp, #20
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
 8001efe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b20      	cmp	r3, #32
 8001f0a:	d139      	bne.n	8001f80 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d101      	bne.n	8001f1a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e033      	b.n	8001f82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2224      	movs	r2, #36	; 0x24
 8001f26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	6812      	ldr	r2, [r2, #0]
 8001f32:	6812      	ldr	r2, [r2, #0]
 8001f34:	f022 0201 	bic.w	r2, r2, #1
 8001f38:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f48:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	021b      	lsls	r3, r3, #8
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6812      	ldr	r2, [r2, #0]
 8001f64:	6812      	ldr	r2, [r2, #0]
 8001f66:	f042 0201 	orr.w	r2, r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2220      	movs	r2, #32
 8001f70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	e000      	b.n	8001f82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001f80:	2302      	movs	r3, #2
  }
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001f94:	4a05      	ldr	r2, [pc, #20]	; (8001fac <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f96:	4b05      	ldr	r3, [pc, #20]	; (8001fac <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f9e:	6053      	str	r3, [r2, #4]
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	40007000 	.word	0x40007000

08001fb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b089      	sub	sp, #36	; 0x24
 8001fb4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fbe:	4b3d      	ldr	r3, [pc, #244]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
 8001fc6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc8:	4b3a      	ldr	r3, [pc, #232]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	f003 0303 	and.w	r3, r3, #3
 8001fd0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d005      	beq.n	8001fe4 <HAL_RCC_GetSysClockFreq+0x34>
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	2b0c      	cmp	r3, #12
 8001fdc:	d121      	bne.n	8002022 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d11e      	bne.n	8002022 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fe4:	4b33      	ldr	r3, [pc, #204]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0308 	and.w	r3, r3, #8
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d107      	bne.n	8002000 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ff0:	4b30      	ldr	r3, [pc, #192]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ff6:	0a1b      	lsrs	r3, r3, #8
 8001ff8:	f003 030f 	and.w	r3, r3, #15
 8001ffc:	61fb      	str	r3, [r7, #28]
 8001ffe:	e005      	b.n	800200c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002000:	4b2c      	ldr	r3, [pc, #176]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	091b      	lsrs	r3, r3, #4
 8002006:	f003 030f 	and.w	r3, r3, #15
 800200a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800200c:	4a2a      	ldr	r2, [pc, #168]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002014:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10d      	bne.n	8002038 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002020:	e00a      	b.n	8002038 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	2b04      	cmp	r3, #4
 8002026:	d102      	bne.n	800202e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002028:	4b24      	ldr	r3, [pc, #144]	; (80020bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800202a:	61bb      	str	r3, [r7, #24]
 800202c:	e004      	b.n	8002038 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	2b08      	cmp	r3, #8
 8002032:	d101      	bne.n	8002038 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002034:	4b22      	ldr	r3, [pc, #136]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002036:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	2b0c      	cmp	r3, #12
 800203c:	d133      	bne.n	80020a6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800203e:	4b1d      	ldr	r3, [pc, #116]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	f003 0303 	and.w	r3, r3, #3
 8002046:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d002      	beq.n	8002054 <HAL_RCC_GetSysClockFreq+0xa4>
 800204e:	2b03      	cmp	r3, #3
 8002050:	d003      	beq.n	800205a <HAL_RCC_GetSysClockFreq+0xaa>
 8002052:	e005      	b.n	8002060 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002054:	4b19      	ldr	r3, [pc, #100]	; (80020bc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002056:	617b      	str	r3, [r7, #20]
      break;
 8002058:	e005      	b.n	8002066 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800205a:	4b19      	ldr	r3, [pc, #100]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800205c:	617b      	str	r3, [r7, #20]
      break;
 800205e:	e002      	b.n	8002066 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	617b      	str	r3, [r7, #20]
      break;
 8002064:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002066:	4b13      	ldr	r3, [pc, #76]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	091b      	lsrs	r3, r3, #4
 800206c:	f003 030f 	and.w	r3, r3, #15
 8002070:	3301      	adds	r3, #1
 8002072:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002074:	4b0f      	ldr	r3, [pc, #60]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	fb02 f203 	mul.w	r2, r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	fbb2 f3f3 	udiv	r3, r2, r3
 800208a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800208c:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x104>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	0e5b      	lsrs	r3, r3, #25
 8002092:	f003 0303 	and.w	r3, r3, #3
 8002096:	3301      	adds	r3, #1
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800209c:	697a      	ldr	r2, [r7, #20]
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80020a6:	69bb      	ldr	r3, [r7, #24]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3724      	adds	r7, #36	; 0x24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	40021000 	.word	0x40021000
 80020b8:	08006930 	.word	0x08006930
 80020bc:	00f42400 	.word	0x00f42400
 80020c0:	007a1200 	.word	0x007a1200

080020c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020c8:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020ca:	681b      	ldr	r3, [r3, #0]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	2004005c 	.word	0x2004005c

080020dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020e0:	f7ff fff0 	bl	80020c4 <HAL_RCC_GetHCLKFreq>
 80020e4:	4601      	mov	r1, r0
 80020e6:	4b06      	ldr	r3, [pc, #24]	; (8002100 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	0a1b      	lsrs	r3, r3, #8
 80020ec:	f003 0307 	and.w	r3, r3, #7
 80020f0:	4a04      	ldr	r2, [pc, #16]	; (8002104 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020f2:	5cd3      	ldrb	r3, [r2, r3]
 80020f4:	f003 031f 	and.w	r3, r3, #31
 80020f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40021000 	.word	0x40021000
 8002104:	08006928 	.word	0x08006928

08002108 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800210c:	f7ff ffda 	bl	80020c4 <HAL_RCC_GetHCLKFreq>
 8002110:	4601      	mov	r1, r0
 8002112:	4b06      	ldr	r3, [pc, #24]	; (800212c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	0adb      	lsrs	r3, r3, #11
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	4a04      	ldr	r2, [pc, #16]	; (8002130 <HAL_RCC_GetPCLK2Freq+0x28>)
 800211e:	5cd3      	ldrb	r3, [r2, r3]
 8002120:	f003 031f 	and.w	r3, r3, #31
 8002124:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002128:	4618      	mov	r0, r3
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40021000 	.word	0x40021000
 8002130:	08006928 	.word	0x08006928

08002134 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800213c:	2300      	movs	r3, #0
 800213e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002140:	2300      	movs	r3, #0
 8002142:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800214c:	2b00      	cmp	r3, #0
 800214e:	d03d      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002154:	2b40      	cmp	r3, #64	; 0x40
 8002156:	d00b      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8002158:	2b40      	cmp	r3, #64	; 0x40
 800215a:	d804      	bhi.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00e      	beq.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002160:	2b20      	cmp	r3, #32
 8002162:	d015      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002164:	e01d      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002166:	2b60      	cmp	r3, #96	; 0x60
 8002168:	d01e      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800216a:	2b80      	cmp	r3, #128	; 0x80
 800216c:	d01c      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800216e:	e018      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002170:	4a86      	ldr	r2, [pc, #536]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002172:	4b86      	ldr	r3, [pc, #536]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800217a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800217c:	e015      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3304      	adds	r3, #4
 8002182:	2100      	movs	r1, #0
 8002184:	4618      	mov	r0, r3
 8002186:	f001 f915 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 800218a:	4603      	mov	r3, r0
 800218c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800218e:	e00c      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3320      	adds	r3, #32
 8002194:	2100      	movs	r1, #0
 8002196:	4618      	mov	r0, r3
 8002198:	f001 f9fc 	bl	8003594 <RCCEx_PLLSAI2_Config>
 800219c:	4603      	mov	r3, r0
 800219e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021a0:	e003      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	74fb      	strb	r3, [r7, #19]
      break;
 80021a6:	e000      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 80021a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021aa:	7cfb      	ldrb	r3, [r7, #19]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d10b      	bne.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021b0:	4976      	ldr	r1, [pc, #472]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021b2:	4b76      	ldr	r3, [pc, #472]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80021b8:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80021c6:	e001      	b.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021c8:	7cfb      	ldrb	r3, [r7, #19]
 80021ca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d042      	beq.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021e0:	d00f      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0xce>
 80021e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021e6:	d805      	bhi.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d011      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80021ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021f0:	d017      	beq.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0xee>
 80021f2:	e01f      	b.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x100>
 80021f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021f8:	d01f      	beq.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021fe:	d01c      	beq.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002200:	e018      	b.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002202:	4a62      	ldr	r2, [pc, #392]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002204:	4b61      	ldr	r3, [pc, #388]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800220c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800220e:	e015      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3304      	adds	r3, #4
 8002214:	2100      	movs	r1, #0
 8002216:	4618      	mov	r0, r3
 8002218:	f001 f8cc 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 800221c:	4603      	mov	r3, r0
 800221e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002220:	e00c      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3320      	adds	r3, #32
 8002226:	2100      	movs	r1, #0
 8002228:	4618      	mov	r0, r3
 800222a:	f001 f9b3 	bl	8003594 <RCCEx_PLLSAI2_Config>
 800222e:	4603      	mov	r3, r0
 8002230:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002232:	e003      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	74fb      	strb	r3, [r7, #19]
      break;
 8002238:	e000      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 800223a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800223c:	7cfb      	ldrb	r3, [r7, #19]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d10b      	bne.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002242:	4952      	ldr	r1, [pc, #328]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002244:	4b51      	ldr	r3, [pc, #324]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002246:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800224a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002252:	4313      	orrs	r3, r2
 8002254:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002258:	e001      	b.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800225a:	7cfb      	ldrb	r3, [r7, #19]
 800225c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002266:	2b00      	cmp	r3, #0
 8002268:	f000 809f 	beq.w	80023aa <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800226c:	2300      	movs	r3, #0
 800226e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002270:	4b46      	ldr	r3, [pc, #280]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002274:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800227c:	2301      	movs	r3, #1
 800227e:	e000      	b.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002280:	2300      	movs	r3, #0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00d      	beq.n	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002286:	4a41      	ldr	r2, [pc, #260]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002288:	4b40      	ldr	r3, [pc, #256]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800228a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002290:	6593      	str	r3, [r2, #88]	; 0x58
 8002292:	4b3e      	ldr	r3, [pc, #248]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800229e:	2301      	movs	r3, #1
 80022a0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022a2:	4a3b      	ldr	r2, [pc, #236]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80022a4:	4b3a      	ldr	r3, [pc, #232]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022ae:	f7fd ffb7 	bl	8000220 <HAL_GetTick>
 80022b2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022b4:	e009      	b.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b6:	f7fd ffb3 	bl	8000220 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d902      	bls.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	74fb      	strb	r3, [r7, #19]
        break;
 80022c8:	e005      	b.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022ca:	4b31      	ldr	r3, [pc, #196]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d0ef      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 80022d6:	7cfb      	ldrb	r3, [r7, #19]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d15b      	bne.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022dc:	4b2b      	ldr	r3, [pc, #172]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022e6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d01f      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d019      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022fa:	4b24      	ldr	r3, [pc, #144]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002304:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002306:	4a21      	ldr	r2, [pc, #132]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002308:	4b20      	ldr	r3, [pc, #128]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800230a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800230e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002312:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002316:	4a1d      	ldr	r2, [pc, #116]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002318:	4b1c      	ldr	r3, [pc, #112]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800231a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800231e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002322:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002326:	4a19      	ldr	r2, [pc, #100]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b00      	cmp	r3, #0
 8002336:	d016      	beq.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002338:	f7fd ff72 	bl	8000220 <HAL_GetTick>
 800233c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800233e:	e00b      	b.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002340:	f7fd ff6e 	bl	8000220 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	f241 3288 	movw	r2, #5000	; 0x1388
 800234e:	4293      	cmp	r3, r2
 8002350:	d902      	bls.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	74fb      	strb	r3, [r7, #19]
            break;
 8002356:	e006      	b.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002358:	4b0c      	ldr	r3, [pc, #48]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800235a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d0ec      	beq.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8002366:	7cfb      	ldrb	r3, [r7, #19]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d10c      	bne.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800236c:	4907      	ldr	r1, [pc, #28]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800236e:	4b07      	ldr	r3, [pc, #28]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002370:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002374:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237e:	4313      	orrs	r3, r2
 8002380:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002384:	e008      	b.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002386:	7cfb      	ldrb	r3, [r7, #19]
 8002388:	74bb      	strb	r3, [r7, #18]
 800238a:	e005      	b.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800238c:	40021000 	.word	0x40021000
 8002390:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002394:	7cfb      	ldrb	r3, [r7, #19]
 8002396:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002398:	7c7b      	ldrb	r3, [r7, #17]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d105      	bne.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800239e:	4aa0      	ldr	r2, [pc, #640]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a0:	4b9f      	ldr	r3, [pc, #636]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00a      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023b6:	499a      	ldr	r1, [pc, #616]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b8:	4b99      	ldr	r3, [pc, #612]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023be:	f023 0203 	bic.w	r2, r3, #3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c6:	4313      	orrs	r3, r2
 80023c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00a      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023d8:	4991      	ldr	r1, [pc, #580]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023da:	4b91      	ldr	r3, [pc, #580]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e0:	f023 020c 	bic.w	r2, r3, #12
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e8:	4313      	orrs	r3, r2
 80023ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0304 	and.w	r3, r3, #4
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00a      	beq.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023fa:	4989      	ldr	r1, [pc, #548]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fc:	4b88      	ldr	r3, [pc, #544]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002402:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240a:	4313      	orrs	r3, r2
 800240c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0308 	and.w	r3, r3, #8
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00a      	beq.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800241c:	4980      	ldr	r1, [pc, #512]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241e:	4b80      	ldr	r3, [pc, #512]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002424:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800242c:	4313      	orrs	r3, r2
 800242e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0310 	and.w	r3, r3, #16
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00a      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800243e:	4978      	ldr	r1, [pc, #480]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002440:	4b77      	ldr	r3, [pc, #476]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002446:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800244e:	4313      	orrs	r3, r2
 8002450:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0320 	and.w	r3, r3, #32
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00a      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002460:	496f      	ldr	r1, [pc, #444]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002462:	4b6f      	ldr	r3, [pc, #444]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002468:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002470:	4313      	orrs	r3, r2
 8002472:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00a      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002482:	4967      	ldr	r1, [pc, #412]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002484:	4b66      	ldr	r3, [pc, #408]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800248a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002492:	4313      	orrs	r3, r2
 8002494:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00a      	beq.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024a4:	495e      	ldr	r1, [pc, #376]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024a6:	4b5e      	ldr	r3, [pc, #376]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024b4:	4313      	orrs	r3, r2
 80024b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00a      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024c6:	4956      	ldr	r1, [pc, #344]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c8:	4b55      	ldr	r3, [pc, #340]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024d6:	4313      	orrs	r3, r2
 80024d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00a      	beq.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024e8:	494d      	ldr	r1, [pc, #308]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ea:	4b4d      	ldr	r3, [pc, #308]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024f0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f8:	4313      	orrs	r3, r2
 80024fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002506:	2b00      	cmp	r3, #0
 8002508:	d00a      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800250a:	4945      	ldr	r1, [pc, #276]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800250c:	4b44      	ldr	r3, [pc, #272]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800250e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002512:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800251a:	4313      	orrs	r3, r2
 800251c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d00a      	beq.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800252c:	493c      	ldr	r1, [pc, #240]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800252e:	4b3c      	ldr	r3, [pc, #240]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002530:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002534:	f023 0203 	bic.w	r2, r3, #3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d028      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800254e:	4934      	ldr	r1, [pc, #208]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002550:	4b33      	ldr	r3, [pc, #204]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002556:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800255e:	4313      	orrs	r3, r2
 8002560:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002568:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800256c:	d106      	bne.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800256e:	4a2c      	ldr	r2, [pc, #176]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002570:	4b2b      	ldr	r3, [pc, #172]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002578:	60d3      	str	r3, [r2, #12]
 800257a:	e011      	b.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002580:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002584:	d10c      	bne.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3304      	adds	r3, #4
 800258a:	2101      	movs	r1, #1
 800258c:	4618      	mov	r0, r3
 800258e:	f000 ff11 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 8002592:	4603      	mov	r3, r0
 8002594:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002596:	7cfb      	ldrb	r3, [r7, #19]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 800259c:	7cfb      	ldrb	r3, [r7, #19]
 800259e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d04d      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025b4:	d108      	bne.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80025b6:	4a1a      	ldr	r2, [pc, #104]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025b8:	4b19      	ldr	r3, [pc, #100]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025c2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80025c6:	e012      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80025c8:	4a15      	ldr	r2, [pc, #84]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ca:	4b15      	ldr	r3, [pc, #84]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025d4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80025d8:	4911      	ldr	r1, [pc, #68]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025da:	4b11      	ldr	r3, [pc, #68]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025e8:	4313      	orrs	r3, r2
 80025ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025f6:	d106      	bne.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025f8:	4a09      	ldr	r2, [pc, #36]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025fa:	4b09      	ldr	r3, [pc, #36]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002602:	60d3      	str	r3, [r2, #12]
 8002604:	e020      	b.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800260a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800260e:	d109      	bne.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002610:	4a03      	ldr	r2, [pc, #12]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002612:	4b03      	ldr	r3, [pc, #12]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800261a:	60d3      	str	r3, [r2, #12]
 800261c:	e014      	b.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800261e:	bf00      	nop
 8002620:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002628:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800262c:	d10c      	bne.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3304      	adds	r3, #4
 8002632:	2101      	movs	r1, #1
 8002634:	4618      	mov	r0, r3
 8002636:	f000 febd 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 800263a:	4603      	mov	r3, r0
 800263c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800263e:	7cfb      	ldrb	r3, [r7, #19]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002644:	7cfb      	ldrb	r3, [r7, #19]
 8002646:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d028      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002654:	494a      	ldr	r1, [pc, #296]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002656:	4b4a      	ldr	r3, [pc, #296]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002658:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800265c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002664:	4313      	orrs	r3, r2
 8002666:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800266e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002672:	d106      	bne.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002674:	4a42      	ldr	r2, [pc, #264]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002676:	4b42      	ldr	r3, [pc, #264]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800267e:	60d3      	str	r3, [r2, #12]
 8002680:	e011      	b.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002686:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800268a:	d10c      	bne.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3304      	adds	r3, #4
 8002690:	2101      	movs	r1, #1
 8002692:	4618      	mov	r0, r3
 8002694:	f000 fe8e 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 8002698:	4603      	mov	r3, r0
 800269a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800269c:	7cfb      	ldrb	r3, [r7, #19]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 80026a2:	7cfb      	ldrb	r3, [r7, #19]
 80026a4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d01e      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80026b2:	4933      	ldr	r1, [pc, #204]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026b4:	4b32      	ldr	r3, [pc, #200]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026c4:	4313      	orrs	r3, r2
 80026c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80026d4:	d10c      	bne.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	3304      	adds	r3, #4
 80026da:	2102      	movs	r1, #2
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 fe69 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 80026e2:	4603      	mov	r3, r0
 80026e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026e6:	7cfb      	ldrb	r3, [r7, #19]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 80026ec:	7cfb      	ldrb	r3, [r7, #19]
 80026ee:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00b      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026fc:	4920      	ldr	r1, [pc, #128]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026fe:	4b20      	ldr	r3, [pc, #128]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002700:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002704:	f023 0204 	bic.w	r2, r3, #4
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800270e:	4313      	orrs	r3, r2
 8002710:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00b      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002720:	4917      	ldr	r1, [pc, #92]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002722:	4b17      	ldr	r3, [pc, #92]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002724:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002728:	f023 0218 	bic.w	r2, r3, #24
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002732:	4313      	orrs	r3, r2
 8002734:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d017      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002744:	490e      	ldr	r1, [pc, #56]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002746:	4b0e      	ldr	r3, [pc, #56]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002748:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800274c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002756:	4313      	orrs	r3, r2
 8002758:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002762:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002766:	d105      	bne.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002768:	4a05      	ldr	r2, [pc, #20]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800276a:	4b05      	ldr	r3, [pc, #20]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002772:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002774:	7cbb      	ldrb	r3, [r7, #18]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40021000 	.word	0x40021000

08002784 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800278c:	2300      	movs	r3, #0
 800278e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002796:	d137      	bne.n	8002808 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002798:	4baf      	ldr	r3, [pc, #700]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800279a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800279e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027a2:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027aa:	d014      	beq.n	80027d6 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80027ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80027b0:	d01e      	beq.n	80027f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 80027b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027b6:	d001      	beq.n	80027bc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80027b8:	f000 bdf3 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80027bc:	4ba6      	ldr	r3, [pc, #664]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	f040 85e4 	bne.w	8003394 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        frequency = LSE_VALUE;
 80027cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027d0:	61fb      	str	r3, [r7, #28]
      break;
 80027d2:	f000 bddf 	b.w	8003394 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80027d6:	4ba0      	ldr	r3, [pc, #640]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	f040 85d9 	bne.w	8003398 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = LSI_VALUE;
 80027e6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80027ea:	61fb      	str	r3, [r7, #28]
      break;
 80027ec:	f000 bdd4 	b.w	8003398 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80027f0:	4b99      	ldr	r3, [pc, #612]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80027fc:	f040 85ce 	bne.w	800339c <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
        frequency = HSE_VALUE / 32U;
 8002800:	4b96      	ldr	r3, [pc, #600]	; (8002a5c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8002802:	61fb      	str	r3, [r7, #28]
      break;
 8002804:	f000 bdca 	b.w	800339c <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002808:	4b93      	ldr	r3, [pc, #588]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	60fb      	str	r3, [r7, #12]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2b02      	cmp	r3, #2
 8002816:	d023      	beq.n	8002860 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8002818:	2b03      	cmp	r3, #3
 800281a:	d02e      	beq.n	800287a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800281c:	2b01      	cmp	r3, #1
 800281e:	d139      	bne.n	8002894 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002820:	4b8d      	ldr	r3, [pc, #564]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b02      	cmp	r3, #2
 800282a:	d116      	bne.n	800285a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800282c:	4b8a      	ldr	r3, [pc, #552]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0308 	and.w	r3, r3, #8
 8002834:	2b00      	cmp	r3, #0
 8002836:	d005      	beq.n	8002844 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8002838:	4b87      	ldr	r3, [pc, #540]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	091b      	lsrs	r3, r3, #4
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	e005      	b.n	8002850 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8002844:	4b84      	ldr	r3, [pc, #528]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002846:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800284a:	0a1b      	lsrs	r3, r3, #8
 800284c:	f003 030f 	and.w	r3, r3, #15
 8002850:	4a83      	ldr	r2, [pc, #524]	; (8002a60 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8002852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002856:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002858:	e01f      	b.n	800289a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800285a:	2300      	movs	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]
      break;
 800285e:	e01c      	b.n	800289a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002860:	4b7d      	ldr	r3, [pc, #500]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002868:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800286c:	d102      	bne.n	8002874 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 800286e:	4b7d      	ldr	r3, [pc, #500]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002870:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002872:	e012      	b.n	800289a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	61bb      	str	r3, [r7, #24]
      break;
 8002878:	e00f      	b.n	800289a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800287a:	4b77      	ldr	r3, [pc, #476]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002882:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002886:	d102      	bne.n	800288e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8002888:	4b77      	ldr	r3, [pc, #476]	; (8002a68 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800288a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800288c:	e005      	b.n	800289a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800288e:	2300      	movs	r3, #0
 8002890:	61bb      	str	r3, [r7, #24]
      break;
 8002892:	e002      	b.n	800289a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8002894:	2300      	movs	r3, #0
 8002896:	61bb      	str	r3, [r7, #24]
      break;
 8002898:	bf00      	nop
    }

    switch(PeriphClk)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a0:	f000 84ce 	beq.w	8003240 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 80028a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a8:	d82d      	bhi.n	8002906 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 80028aa:	2b10      	cmp	r3, #16
 80028ac:	f000 82f9 	beq.w	8002ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 80028b0:	2b10      	cmp	r3, #16
 80028b2:	d811      	bhi.n	80028d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	f000 8243 	beq.w	8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d804      	bhi.n	80028c8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 80028be:	2b01      	cmp	r3, #1
 80028c0:	f000 81fd 	beq.w	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80028c4:	f000 bd6d 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028c8:	2b04      	cmp	r3, #4
 80028ca:	f000 8282 	beq.w	8002dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	f000 82b3 	beq.w	8002e3a <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
      break;
 80028d4:	f000 bd65 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028d8:	2b80      	cmp	r3, #128	; 0x80
 80028da:	f000 8409 	beq.w	80030f0 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 80028de:	2b80      	cmp	r3, #128	; 0x80
 80028e0:	d807      	bhi.n	80028f2 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 80028e2:	2b20      	cmp	r3, #32
 80028e4:	f000 8315 	beq.w	8002f12 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 80028e8:	2b40      	cmp	r3, #64	; 0x40
 80028ea:	f000 83de 	beq.w	80030aa <HAL_RCCEx_GetPeriphCLKFreq+0x926>
      break;
 80028ee:	f000 bd58 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028f6:	f000 841e 	beq.w	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 80028fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028fe:	f000 845e 	beq.w	80031be <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      break;
 8002902:	f000 bd4e 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002906:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800290a:	f000 837d 	beq.w	8003008 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
 800290e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002912:	d813      	bhi.n	800293c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8002914:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002918:	d032      	beq.n	8002980 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 800291a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291e:	d804      	bhi.n	800292a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8002920:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002924:	d024      	beq.n	8002970 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      break;
 8002926:	f000 bd3c 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800292a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800292e:	d02f      	beq.n	8002990 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002930:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002934:	f000 8325 	beq.w	8002f82 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
      break;
 8002938:	f000 bd33 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800293c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002940:	f000 841c 	beq.w	800317c <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 8002944:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002948:	d808      	bhi.n	800295c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800294a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800294e:	d01f      	beq.n	8002990 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002950:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002954:	f000 80cd 	beq.w	8002af2 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
      break;
 8002958:	f000 bd23 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800295c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002960:	f000 8363 	beq.w	800302a <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8002964:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002968:	f000 84b2 	beq.w	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
      break;
 800296c:	f000 bd19 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002970:	69b9      	ldr	r1, [r7, #24]
 8002972:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002976:	f000 fefd 	bl	8003774 <RCCEx_GetSAIxPeriphCLKFreq>
 800297a:	61f8      	str	r0, [r7, #28]
      break;
 800297c:	f000 bd11 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002980:	69b9      	ldr	r1, [r7, #24]
 8002982:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002986:	f000 fef5 	bl	8003774 <RCCEx_GetSAIxPeriphCLKFreq>
 800298a:	61f8      	str	r0, [r7, #28]
      break;
 800298c:	f000 bd09 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002990:	4b31      	ldr	r3, [pc, #196]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002996:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800299a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029a2:	d063      	beq.n	8002a6c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80029a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029a8:	d803      	bhi.n	80029b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 808b 	beq.w	8002ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
          break;
 80029b0:	e09d      	b.n	8002aee <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
        switch(srcclk)
 80029b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029b6:	d021      	beq.n	80029fc <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 80029b8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80029bc:	d000      	beq.n	80029c0 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
          break;
 80029be:	e096      	b.n	8002aee <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80029c0:	4b25      	ldr	r3, [pc, #148]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0302 	and.w	r3, r3, #2
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	f040 8086 	bne.w	8002ada <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80029ce:	4b22      	ldr	r3, [pc, #136]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0308 	and.w	r3, r3, #8
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d005      	beq.n	80029e6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 80029da:	4b1f      	ldr	r3, [pc, #124]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	091b      	lsrs	r3, r3, #4
 80029e0:	f003 030f 	and.w	r3, r3, #15
 80029e4:	e005      	b.n	80029f2 <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 80029e6:	4b1c      	ldr	r3, [pc, #112]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029ec:	0a1b      	lsrs	r3, r3, #8
 80029ee:	f003 030f 	and.w	r3, r3, #15
 80029f2:	4a1b      	ldr	r2, [pc, #108]	; (8002a60 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80029f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f8:	61fb      	str	r3, [r7, #28]
          break;
 80029fa:	e06e      	b.n	8002ada <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80029fc:	4b16      	ldr	r3, [pc, #88]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a04:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a08:	d16a      	bne.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002a0a:	4b13      	ldr	r3, [pc, #76]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a16:	d163      	bne.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002a18:	4b0f      	ldr	r3, [pc, #60]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	0a1b      	lsrs	r3, r3, #8
 8002a1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a22:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	fb02 f203 	mul.w	r2, r2, r3
 8002a2c:	4b0a      	ldr	r3, [pc, #40]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	091b      	lsrs	r3, r3, #4
 8002a32:	f003 030f 	and.w	r3, r3, #15
 8002a36:	3301      	adds	r3, #1
 8002a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a3c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002a3e:	4b06      	ldr	r3, [pc, #24]	; (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	0d5b      	lsrs	r3, r3, #21
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	3301      	adds	r3, #1
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a52:	61fb      	str	r3, [r7, #28]
          break;
 8002a54:	e044      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8002a56:	bf00      	nop
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	0003d090 	.word	0x0003d090
 8002a60:	08006930 	.word	0x08006930
 8002a64:	00f42400 	.word	0x00f42400
 8002a68:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002a6c:	4bb0      	ldr	r3, [pc, #704]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a78:	d135      	bne.n	8002ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002a7a:	4bad      	ldr	r3, [pc, #692]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a86:	d12e      	bne.n	8002ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002a88:	4ba9      	ldr	r3, [pc, #676]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	0a1b      	lsrs	r3, r3, #8
 8002a8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a92:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	fb02 f203 	mul.w	r2, r2, r3
 8002a9c:	4ba4      	ldr	r3, [pc, #656]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	091b      	lsrs	r3, r3, #4
 8002aa2:	f003 030f 	and.w	r3, r3, #15
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aac:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002aae:	4ba0      	ldr	r3, [pc, #640]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	0d5b      	lsrs	r3, r3, #21
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	3301      	adds	r3, #1
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	61fb      	str	r3, [r7, #28]
          break;
 8002ac4:	e00f      	b.n	8002ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002ac6:	4b9a      	ldr	r3, [pc, #616]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ac8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002acc:	f003 0302 	and.w	r3, r3, #2
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d10b      	bne.n	8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            frequency = HSI48_VALUE;
 8002ad4:	4b97      	ldr	r3, [pc, #604]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002ad6:	61fb      	str	r3, [r7, #28]
          break;
 8002ad8:	e008      	b.n	8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          break;
 8002ada:	bf00      	nop
 8002adc:	f000 bc61 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002ae0:	bf00      	nop
 8002ae2:	f000 bc5e 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002ae6:	bf00      	nop
 8002ae8:	f000 bc5b 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002aec:	bf00      	nop
        break;
 8002aee:	f000 bc58 	b.w	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8002af2:	4b8f      	ldr	r3, [pc, #572]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002af4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002af8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002afc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b00:	d13d      	bne.n	8002b7e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002b02:	4b8b      	ldr	r3, [pc, #556]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b0a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002b0e:	f040 8447 	bne.w	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8002b12:	4b87      	ldr	r3, [pc, #540]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b1e:	f040 843f 	bne.w	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002b22:	4b83      	ldr	r3, [pc, #524]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	0a1b      	lsrs	r3, r3, #8
 8002b28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b2c:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	68ba      	ldr	r2, [r7, #8]
 8002b32:	fb02 f203 	mul.w	r2, r2, r3
 8002b36:	4b7e      	ldr	r3, [pc, #504]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	091b      	lsrs	r3, r3, #4
 8002b3c:	f003 030f 	and.w	r3, r3, #15
 8002b40:	3301      	adds	r3, #1
 8002b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b46:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8002b48:	4b79      	ldr	r3, [pc, #484]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	0edb      	lsrs	r3, r3, #27
 8002b4e:	f003 031f 	and.w	r3, r3, #31
 8002b52:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10a      	bne.n	8002b70 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8002b5a:	4b75      	ldr	r3, [pc, #468]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d002      	beq.n	8002b6c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
                pllp = 17U;
 8002b66:	2311      	movs	r3, #17
 8002b68:	617b      	str	r3, [r7, #20]
 8002b6a:	e001      	b.n	8002b70 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
                pllp = 7U;
 8002b6c:	2307      	movs	r3, #7
 8002b6e:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b78:	61fb      	str	r3, [r7, #28]
      break;
 8002b7a:	f000 bc11 	b.w	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002b7e:	4b6c      	ldr	r3, [pc, #432]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b84:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002b88:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b90:	d056      	beq.n	8002c40 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 8002b92:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b96:	d802      	bhi.n	8002b9e <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d07e      	beq.n	8002c9a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8002b9c:	e08e      	b.n	8002cbc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
        switch(srcclk)
 8002b9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ba2:	d020      	beq.n	8002be6 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8002ba4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002ba8:	d000      	beq.n	8002bac <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          break;
 8002baa:	e087      	b.n	8002cbc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002bac:	4b60      	ldr	r3, [pc, #384]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d17a      	bne.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002bb8:	4b5d      	ldr	r3, [pc, #372]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
 8002bc4:	4b5a      	ldr	r3, [pc, #360]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	091b      	lsrs	r3, r3, #4
 8002bca:	f003 030f 	and.w	r3, r3, #15
 8002bce:	e005      	b.n	8002bdc <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8002bd0:	4b57      	ldr	r3, [pc, #348]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bd6:	0a1b      	lsrs	r3, r3, #8
 8002bd8:	f003 030f 	and.w	r3, r3, #15
 8002bdc:	4a56      	ldr	r2, [pc, #344]	; (8002d38 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8002bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002be2:	61fb      	str	r3, [r7, #28]
          break;
 8002be4:	e063      	b.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002be6:	4b52      	ldr	r3, [pc, #328]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bf2:	d15e      	bne.n	8002cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002bf4:	4b4e      	ldr	r3, [pc, #312]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c00:	d157      	bne.n	8002cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002c02:	4b4b      	ldr	r3, [pc, #300]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	0a1b      	lsrs	r3, r3, #8
 8002c08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c0c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	68ba      	ldr	r2, [r7, #8]
 8002c12:	fb02 f203 	mul.w	r2, r2, r3
 8002c16:	4b46      	ldr	r3, [pc, #280]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	091b      	lsrs	r3, r3, #4
 8002c1c:	f003 030f 	and.w	r3, r3, #15
 8002c20:	3301      	adds	r3, #1
 8002c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c26:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002c28:	4b41      	ldr	r3, [pc, #260]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	0d5b      	lsrs	r3, r3, #21
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	3301      	adds	r3, #1
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3c:	61fb      	str	r3, [r7, #28]
          break;
 8002c3e:	e038      	b.n	8002cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002c40:	4b3b      	ldr	r3, [pc, #236]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002c4c:	d133      	bne.n	8002cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002c4e:	4b38      	ldr	r3, [pc, #224]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c5a:	d12c      	bne.n	8002cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002c5c:	4b34      	ldr	r3, [pc, #208]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	0a1b      	lsrs	r3, r3, #8
 8002c62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c66:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	fb02 f203 	mul.w	r2, r2, r3
 8002c70:	4b2f      	ldr	r3, [pc, #188]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	091b      	lsrs	r3, r3, #4
 8002c76:	f003 030f 	and.w	r3, r3, #15
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c80:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002c82:	4b2b      	ldr	r3, [pc, #172]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	0d5b      	lsrs	r3, r3, #21
 8002c88:	f003 0303 	and.w	r3, r3, #3
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c96:	61fb      	str	r3, [r7, #28]
          break;
 8002c98:	e00d      	b.n	8002cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002c9a:	4b25      	ldr	r3, [pc, #148]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d108      	bne.n	8002cba <HAL_RCCEx_GetPeriphCLKFreq+0x536>
            frequency = HSI48_VALUE;
 8002ca8:	4b22      	ldr	r3, [pc, #136]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002caa:	61fb      	str	r3, [r7, #28]
          break;
 8002cac:	e005      	b.n	8002cba <HAL_RCCEx_GetPeriphCLKFreq+0x536>
          break;
 8002cae:	bf00      	nop
 8002cb0:	e376      	b.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002cb2:	bf00      	nop
 8002cb4:	e374      	b.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002cb6:	bf00      	nop
 8002cb8:	e372      	b.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002cba:	bf00      	nop
      break;
 8002cbc:	e370      	b.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002cbe:	4b1c      	ldr	r3, [pc, #112]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc4:	f003 0303 	and.w	r3, r3, #3
 8002cc8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	d828      	bhi.n	8002d22 <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8002cd0:	a201      	add	r2, pc, #4	; (adr r2, 8002cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8002cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cd6:	bf00      	nop
 8002cd8:	08002ce9 	.word	0x08002ce9
 8002cdc:	08002cf1 	.word	0x08002cf1
 8002ce0:	08002cf9 	.word	0x08002cf9
 8002ce4:	08002d0d 	.word	0x08002d0d
          frequency = HAL_RCC_GetPCLK2Freq();
 8002ce8:	f7ff fa0e 	bl	8002108 <HAL_RCC_GetPCLK2Freq>
 8002cec:	61f8      	str	r0, [r7, #28]
          break;
 8002cee:	e01d      	b.n	8002d2c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002cf0:	f7ff f95e 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 8002cf4:	61f8      	str	r0, [r7, #28]
          break;
 8002cf6:	e019      	b.n	8002d2c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002cf8:	4b0d      	ldr	r3, [pc, #52]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d04:	d10f      	bne.n	8002d26 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
            frequency = HSI_VALUE;
 8002d06:	4b0d      	ldr	r3, [pc, #52]	; (8002d3c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8002d08:	61fb      	str	r3, [r7, #28]
          break;
 8002d0a:	e00c      	b.n	8002d26 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d0c:	4b08      	ldr	r3, [pc, #32]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d12:	f003 0302 	and.w	r3, r3, #2
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d107      	bne.n	8002d2a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
            frequency = LSE_VALUE;
 8002d1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d1e:	61fb      	str	r3, [r7, #28]
          break;
 8002d20:	e003      	b.n	8002d2a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
          break;
 8002d22:	bf00      	nop
 8002d24:	e33d      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d26:	bf00      	nop
 8002d28:	e33b      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d2a:	bf00      	nop
        break;
 8002d2c:	e339      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002d2e:	bf00      	nop
 8002d30:	40021000 	.word	0x40021000
 8002d34:	02dc6c00 	.word	0x02dc6c00
 8002d38:	08006930 	.word	0x08006930
 8002d3c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002d40:	4baf      	ldr	r3, [pc, #700]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d46:	f003 030c 	and.w	r3, r3, #12
 8002d4a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	2b0c      	cmp	r3, #12
 8002d50:	d839      	bhi.n	8002dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 8002d52:	a201      	add	r2, pc, #4	; (adr r2, 8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8002d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d58:	08002d8d 	.word	0x08002d8d
 8002d5c:	08002dc7 	.word	0x08002dc7
 8002d60:	08002dc7 	.word	0x08002dc7
 8002d64:	08002dc7 	.word	0x08002dc7
 8002d68:	08002d95 	.word	0x08002d95
 8002d6c:	08002dc7 	.word	0x08002dc7
 8002d70:	08002dc7 	.word	0x08002dc7
 8002d74:	08002dc7 	.word	0x08002dc7
 8002d78:	08002d9d 	.word	0x08002d9d
 8002d7c:	08002dc7 	.word	0x08002dc7
 8002d80:	08002dc7 	.word	0x08002dc7
 8002d84:	08002dc7 	.word	0x08002dc7
 8002d88:	08002db1 	.word	0x08002db1
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d8c:	f7ff f9a6 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8002d90:	61f8      	str	r0, [r7, #28]
          break;
 8002d92:	e01d      	b.n	8002dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d94:	f7ff f90c 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 8002d98:	61f8      	str	r0, [r7, #28]
          break;
 8002d9a:	e019      	b.n	8002dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d9c:	4b98      	ldr	r3, [pc, #608]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002da8:	d10f      	bne.n	8002dca <HAL_RCCEx_GetPeriphCLKFreq+0x646>
            frequency = HSI_VALUE;
 8002daa:	4b96      	ldr	r3, [pc, #600]	; (8003004 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002dac:	61fb      	str	r3, [r7, #28]
          break;
 8002dae:	e00c      	b.n	8002dca <HAL_RCCEx_GetPeriphCLKFreq+0x646>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002db0:	4b93      	ldr	r3, [pc, #588]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002db6:	f003 0302 	and.w	r3, r3, #2
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d107      	bne.n	8002dce <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
            frequency = LSE_VALUE;
 8002dbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dc2:	61fb      	str	r3, [r7, #28]
          break;
 8002dc4:	e003      	b.n	8002dce <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          break;
 8002dc6:	bf00      	nop
 8002dc8:	e2eb      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002dca:	bf00      	nop
 8002dcc:	e2e9      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002dce:	bf00      	nop
        break;
 8002dd0:	e2e7      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002dd2:	4b8b      	ldr	r3, [pc, #556]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dd8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002ddc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	2b10      	cmp	r3, #16
 8002de2:	d00d      	beq.n	8002e00 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8002de4:	2b10      	cmp	r3, #16
 8002de6:	d802      	bhi.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d005      	beq.n	8002df8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8002dec:	e024      	b.n	8002e38 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        switch(srcclk)
 8002dee:	2b20      	cmp	r3, #32
 8002df0:	d00a      	beq.n	8002e08 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8002df2:	2b30      	cmp	r3, #48	; 0x30
 8002df4:	d012      	beq.n	8002e1c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          break;
 8002df6:	e01f      	b.n	8002e38 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002df8:	f7ff f970 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8002dfc:	61f8      	str	r0, [r7, #28]
          break;
 8002dfe:	e01b      	b.n	8002e38 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e00:	f7ff f8d6 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 8002e04:	61f8      	str	r0, [r7, #28]
          break;
 8002e06:	e017      	b.n	8002e38 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e08:	4b7d      	ldr	r3, [pc, #500]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e14:	d10d      	bne.n	8002e32 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            frequency = HSI_VALUE;
 8002e16:	4b7b      	ldr	r3, [pc, #492]	; (8003004 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e18:	61fb      	str	r3, [r7, #28]
          break;
 8002e1a:	e00a      	b.n	8002e32 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e1c:	4b78      	ldr	r3, [pc, #480]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d105      	bne.n	8002e36 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = LSE_VALUE;
 8002e2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e2e:	61fb      	str	r3, [r7, #28]
          break;
 8002e30:	e001      	b.n	8002e36 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 8002e32:	bf00      	nop
 8002e34:	e2b5      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e36:	bf00      	nop
        break;
 8002e38:	e2b3      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002e3a:	4b71      	ldr	r3, [pc, #452]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e40:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002e44:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	2b40      	cmp	r3, #64	; 0x40
 8002e4a:	d00d      	beq.n	8002e68 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8002e4c:	2b40      	cmp	r3, #64	; 0x40
 8002e4e:	d802      	bhi.n	8002e56 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8002e54:	e024      	b.n	8002ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        switch(srcclk)
 8002e56:	2b80      	cmp	r3, #128	; 0x80
 8002e58:	d00a      	beq.n	8002e70 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8002e5a:	2bc0      	cmp	r3, #192	; 0xc0
 8002e5c:	d012      	beq.n	8002e84 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          break;
 8002e5e:	e01f      	b.n	8002ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e60:	f7ff f93c 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8002e64:	61f8      	str	r0, [r7, #28]
          break;
 8002e66:	e01b      	b.n	8002ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e68:	f7ff f8a2 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 8002e6c:	61f8      	str	r0, [r7, #28]
          break;
 8002e6e:	e017      	b.n	8002ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e70:	4b63      	ldr	r3, [pc, #396]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e7c:	d10d      	bne.n	8002e9a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            frequency = HSI_VALUE;
 8002e7e:	4b61      	ldr	r3, [pc, #388]	; (8003004 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e80:	61fb      	str	r3, [r7, #28]
          break;
 8002e82:	e00a      	b.n	8002e9a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e84:	4b5e      	ldr	r3, [pc, #376]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d105      	bne.n	8002e9e <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = LSE_VALUE;
 8002e92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e96:	61fb      	str	r3, [r7, #28]
          break;
 8002e98:	e001      	b.n	8002e9e <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          break;
 8002e9a:	bf00      	nop
 8002e9c:	e281      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e9e:	bf00      	nop
        break;
 8002ea0:	e27f      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002ea2:	4b57      	ldr	r3, [pc, #348]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eb4:	d010      	beq.n	8002ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8002eb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eba:	d802      	bhi.n	8002ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          break;
 8002ec0:	e026      	b.n	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
        switch(srcclk)
 8002ec2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ec6:	d00b      	beq.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8002ec8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ecc:	d012      	beq.n	8002ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          break;
 8002ece:	e01f      	b.n	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002ed0:	f7ff f904 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8002ed4:	61f8      	str	r0, [r7, #28]
          break;
 8002ed6:	e01b      	b.n	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002ed8:	f7ff f86a 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 8002edc:	61f8      	str	r0, [r7, #28]
          break;
 8002ede:	e017      	b.n	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002ee0:	4b47      	ldr	r3, [pc, #284]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eec:	d10d      	bne.n	8002f0a <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HSI_VALUE;
 8002eee:	4b45      	ldr	r3, [pc, #276]	; (8003004 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002ef0:	61fb      	str	r3, [r7, #28]
          break;
 8002ef2:	e00a      	b.n	8002f0a <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002ef4:	4b42      	ldr	r3, [pc, #264]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d105      	bne.n	8002f0e <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = LSE_VALUE;
 8002f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f06:	61fb      	str	r3, [r7, #28]
          break;
 8002f08:	e001      	b.n	8002f0e <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
          break;
 8002f0a:	bf00      	nop
 8002f0c:	e249      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002f0e:	bf00      	nop
        break;
 8002f10:	e247      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002f12:	4b3b      	ldr	r3, [pc, #236]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f18:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f1c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f24:	d010      	beq.n	8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8002f26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f2a:	d802      	bhi.n	8002f32 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d007      	beq.n	8002f40 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8002f30:	e026      	b.n	8002f80 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
        switch(srcclk)
 8002f32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f36:	d00b      	beq.n	8002f50 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8002f38:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002f3c:	d012      	beq.n	8002f64 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
          break;
 8002f3e:	e01f      	b.n	8002f80 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002f40:	f7ff f8cc 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8002f44:	61f8      	str	r0, [r7, #28]
          break;
 8002f46:	e01b      	b.n	8002f80 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f48:	f7ff f832 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 8002f4c:	61f8      	str	r0, [r7, #28]
          break;
 8002f4e:	e017      	b.n	8002f80 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002f50:	4b2b      	ldr	r3, [pc, #172]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f5c:	d10d      	bne.n	8002f7a <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
            frequency = HSI_VALUE;
 8002f5e:	4b29      	ldr	r3, [pc, #164]	; (8003004 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002f60:	61fb      	str	r3, [r7, #28]
          break;
 8002f62:	e00a      	b.n	8002f7a <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002f64:	4b26      	ldr	r3, [pc, #152]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d105      	bne.n	8002f7e <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
            frequency = LSE_VALUE;
 8002f72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f76:	61fb      	str	r3, [r7, #28]
          break;
 8002f78:	e001      	b.n	8002f7e <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 8002f7a:	bf00      	nop
 8002f7c:	e211      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002f7e:	bf00      	nop
        break;
 8002f80:	e20f      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8002f82:	4b1f      	ldr	r3, [pc, #124]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f8c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f94:	d007      	beq.n	8002fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 8002f96:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002f9a:	d000      	beq.n	8002f9e <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
          break;
 8002f9c:	e02f      	b.n	8002ffe <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f9e:	f7ff f807 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 8002fa2:	61f8      	str	r0, [r7, #28]
          break;
 8002fa4:	e02b      	b.n	8002ffe <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8002fa6:	4b16      	ldr	r3, [pc, #88]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fb2:	d123      	bne.n	8002ffc <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 8002fb4:	4b12      	ldr	r3, [pc, #72]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d01d      	beq.n	8002ffc <HAL_RCCEx_GetPeriphCLKFreq+0x878>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002fc0:	4b0f      	ldr	r3, [pc, #60]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	0a1b      	lsrs	r3, r3, #8
 8002fc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fca:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	68ba      	ldr	r2, [r7, #8]
 8002fd0:	fb02 f203 	mul.w	r2, r2, r3
 8002fd4:	4b0a      	ldr	r3, [pc, #40]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	091b      	lsrs	r3, r3, #4
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	3301      	adds	r3, #1
 8002fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8002fe6:	4b06      	ldr	r3, [pc, #24]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	0e5b      	lsrs	r3, r3, #25
 8002fec:	f003 0303 	and.w	r3, r3, #3
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffa:	61fb      	str	r3, [r7, #28]
          break;
 8002ffc:	bf00      	nop
        break;
 8002ffe:	e1d0      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8003000:	40021000 	.word	0x40021000
 8003004:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003008:	4bac      	ldr	r3, [pc, #688]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800300a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d103      	bne.n	8003022 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = HAL_RCC_GetPCLK2Freq();
 800301a:	f7ff f875 	bl	8002108 <HAL_RCC_GetPCLK2Freq>
 800301e:	61f8      	str	r0, [r7, #28]
        break;
 8003020:	e1bf      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003022:	f7fe ffc5 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 8003026:	61f8      	str	r0, [r7, #28]
        break;
 8003028:	e1bb      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 800302a:	4ba4      	ldr	r3, [pc, #656]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800302c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003030:	f003 0318 	and.w	r3, r3, #24
 8003034:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	2b08      	cmp	r3, #8
 800303a:	d028      	beq.n	800308e <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 800303c:	2b10      	cmp	r3, #16
 800303e:	d009      	beq.n	8003054 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8003040:	2b00      	cmp	r3, #0
 8003042:	d000      	beq.n	8003046 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
          break;
 8003044:	e030      	b.n	80030a8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003046:	69b9      	ldr	r1, [r7, #24]
 8003048:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800304c:	f000 fb92 	bl	8003774 <RCCEx_GetSAIxPeriphCLKFreq>
 8003050:	61f8      	str	r0, [r7, #28]
          break;
 8003052:	e029      	b.n	80030a8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003054:	4b99      	ldr	r3, [pc, #612]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b02      	cmp	r3, #2
 800305e:	d120      	bne.n	80030a2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003060:	4b96      	ldr	r3, [pc, #600]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0308 	and.w	r3, r3, #8
 8003068:	2b00      	cmp	r3, #0
 800306a:	d005      	beq.n	8003078 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 800306c:	4b93      	ldr	r3, [pc, #588]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	091b      	lsrs	r3, r3, #4
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	e005      	b.n	8003084 <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 8003078:	4b90      	ldr	r3, [pc, #576]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800307a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800307e:	0a1b      	lsrs	r3, r3, #8
 8003080:	f003 030f 	and.w	r3, r3, #15
 8003084:	4a8e      	ldr	r2, [pc, #568]	; (80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8003086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800308a:	61fb      	str	r3, [r7, #28]
          break;
 800308c:	e009      	b.n	80030a2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800308e:	4b8b      	ldr	r3, [pc, #556]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003096:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800309a:	d104      	bne.n	80030a6 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            frequency = HSI_VALUE;
 800309c:	4b89      	ldr	r3, [pc, #548]	; (80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800309e:	61fb      	str	r3, [r7, #28]
          break;
 80030a0:	e001      	b.n	80030a6 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
          break;
 80030a2:	bf00      	nop
 80030a4:	e17d      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80030a6:	bf00      	nop
        break;
 80030a8:	e17b      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80030aa:	4b84      	ldr	r3, [pc, #528]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80030b4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030bc:	d009      	beq.n	80030d2 <HAL_RCCEx_GetPeriphCLKFreq+0x94e>
 80030be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030c2:	d00a      	beq.n	80030da <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d000      	beq.n	80030ca <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80030c8:	e011      	b.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80030ca:	f7ff f807 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 80030ce:	61f8      	str	r0, [r7, #28]
          break;
 80030d0:	e00d      	b.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetSysClockFreq();
 80030d2:	f7fe ff6d 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 80030d6:	61f8      	str	r0, [r7, #28]
          break;
 80030d8:	e009      	b.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030da:	4b78      	ldr	r3, [pc, #480]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030e6:	d101      	bne.n	80030ec <HAL_RCCEx_GetPeriphCLKFreq+0x968>
            frequency = HSI_VALUE;
 80030e8:	4b76      	ldr	r3, [pc, #472]	; (80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80030ea:	61fb      	str	r3, [r7, #28]
          break;
 80030ec:	bf00      	nop
        break;
 80030ee:	e158      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80030f0:	4b72      	ldr	r3, [pc, #456]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030fa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003102:	d009      	beq.n	8003118 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8003104:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003108:	d00a      	beq.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 800310a:	2b00      	cmp	r3, #0
 800310c:	d000      	beq.n	8003110 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 800310e:	e011      	b.n	8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003110:	f7fe ffe4 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8003114:	61f8      	str	r0, [r7, #28]
          break;
 8003116:	e00d      	b.n	8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003118:	f7fe ff4a 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 800311c:	61f8      	str	r0, [r7, #28]
          break;
 800311e:	e009      	b.n	8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003120:	4b66      	ldr	r3, [pc, #408]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800312c:	d101      	bne.n	8003132 <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
            frequency = HSI_VALUE;
 800312e:	4b65      	ldr	r3, [pc, #404]	; (80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003130:	61fb      	str	r3, [r7, #28]
          break;
 8003132:	bf00      	nop
        break;
 8003134:	e135      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003136:	4b61      	ldr	r3, [pc, #388]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800313c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003140:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003148:	d009      	beq.n	800315e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 800314a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800314e:	d00a      	beq.n	8003166 <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8003150:	2b00      	cmp	r3, #0
 8003152:	d000      	beq.n	8003156 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          break;
 8003154:	e011      	b.n	800317a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003156:	f7fe ffc1 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 800315a:	61f8      	str	r0, [r7, #28]
          break;
 800315c:	e00d      	b.n	800317a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800315e:	f7fe ff27 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 8003162:	61f8      	str	r0, [r7, #28]
          break;
 8003164:	e009      	b.n	800317a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003166:	4b55      	ldr	r3, [pc, #340]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800316e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003172:	d101      	bne.n	8003178 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            frequency = HSI_VALUE;
 8003174:	4b53      	ldr	r3, [pc, #332]	; (80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003176:	61fb      	str	r3, [r7, #28]
          break;
 8003178:	bf00      	nop
        break;
 800317a:	e112      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800317c:	4b4f      	ldr	r3, [pc, #316]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800317e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d008      	beq.n	80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800318e:	2b01      	cmp	r3, #1
 8003190:	d302      	bcc.n	8003198 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
 8003192:	2b02      	cmp	r3, #2
 8003194:	d008      	beq.n	80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 8003196:	e011      	b.n	80031bc <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003198:	f7fe ffa0 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 800319c:	61f8      	str	r0, [r7, #28]
          break;
 800319e:	e00d      	b.n	80031bc <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetSysClockFreq();
 80031a0:	f7fe ff06 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 80031a4:	61f8      	str	r0, [r7, #28]
          break;
 80031a6:	e009      	b.n	80031bc <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80031a8:	4b44      	ldr	r3, [pc, #272]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031b4:	d101      	bne.n	80031ba <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
            frequency = HSI_VALUE;
 80031b6:	4b43      	ldr	r3, [pc, #268]	; (80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80031b8:	61fb      	str	r3, [r7, #28]
          break;
 80031ba:	bf00      	nop
        break;
 80031bc:	e0f1      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80031be:	4b3f      	ldr	r3, [pc, #252]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80031c8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031d0:	d010      	beq.n	80031f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80031d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031d6:	d802      	bhi.n	80031de <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d007      	beq.n	80031ec <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          break;
 80031dc:	e02f      	b.n	800323e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        switch(srcclk)
 80031de:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80031e2:	d012      	beq.n	800320a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80031e4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80031e8:	d019      	beq.n	800321e <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
          break;
 80031ea:	e028      	b.n	800323e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          frequency = HAL_RCC_GetPCLK1Freq();
 80031ec:	f7fe ff76 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 80031f0:	61f8      	str	r0, [r7, #28]
          break;
 80031f2:	e024      	b.n	800323e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80031f4:	4b31      	ldr	r3, [pc, #196]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d118      	bne.n	8003234 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
              frequency = LSI_VALUE;
 8003202:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003206:	61fb      	str	r3, [r7, #28]
          break;
 8003208:	e014      	b.n	8003234 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800320a:	4b2c      	ldr	r3, [pc, #176]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003212:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003216:	d10f      	bne.n	8003238 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
            frequency = HSI_VALUE;
 8003218:	4b2a      	ldr	r3, [pc, #168]	; (80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800321a:	61fb      	str	r3, [r7, #28]
          break;
 800321c:	e00c      	b.n	8003238 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800321e:	4b27      	ldr	r3, [pc, #156]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003220:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b02      	cmp	r3, #2
 800322a:	d107      	bne.n	800323c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
            frequency = LSE_VALUE;
 800322c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003230:	61fb      	str	r3, [r7, #28]
          break;
 8003232:	e003      	b.n	800323c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
          break;
 8003234:	bf00      	nop
 8003236:	e0b4      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003238:	bf00      	nop
 800323a:	e0b2      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800323c:	bf00      	nop
        break;
 800323e:	e0b0      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003240:	4b1e      	ldr	r3, [pc, #120]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003246:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800324a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003252:	d010      	beq.n	8003276 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003254:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003258:	d802      	bhi.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 800325a:	2b00      	cmp	r3, #0
 800325c:	d007      	beq.n	800326e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
          break;
 800325e:	e036      	b.n	80032ce <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
        switch(srcclk)
 8003260:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003264:	d012      	beq.n	800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8003266:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800326a:	d019      	beq.n	80032a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          break;
 800326c:	e02f      	b.n	80032ce <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800326e:	f7fe ff35 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8003272:	61f8      	str	r0, [r7, #28]
          break;
 8003274:	e02b      	b.n	80032ce <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003276:	4b11      	ldr	r3, [pc, #68]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003278:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b02      	cmp	r3, #2
 8003282:	d118      	bne.n	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
              frequency = LSI_VALUE;
 8003284:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003288:	61fb      	str	r3, [r7, #28]
          break;
 800328a:	e014      	b.n	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800328c:	4b0b      	ldr	r3, [pc, #44]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003294:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003298:	d116      	bne.n	80032c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
            frequency = HSI_VALUE;
 800329a:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800329c:	61fb      	str	r3, [r7, #28]
          break;
 800329e:	e013      	b.n	80032c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80032a0:	4b06      	ldr	r3, [pc, #24]	; (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80032a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d10e      	bne.n	80032cc <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
            frequency = LSE_VALUE;
 80032ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032b2:	61fb      	str	r3, [r7, #28]
          break;
 80032b4:	e00a      	b.n	80032cc <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 80032b6:	bf00      	nop
 80032b8:	e073      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 80032ba:	bf00      	nop
 80032bc:	40021000 	.word	0x40021000
 80032c0:	08006930 	.word	0x08006930
 80032c4:	00f42400 	.word	0x00f42400
          break;
 80032c8:	bf00      	nop
 80032ca:	e06a      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80032cc:	bf00      	nop
        break;
 80032ce:	e068      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80032d0:	4b36      	ldr	r3, [pc, #216]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032d6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80032da:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032e2:	d009      	beq.n	80032f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 80032e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032e8:	d023      	beq.n	8003332 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d000      	beq.n	80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          break;
 80032ee:	e050      	b.n	8003392 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetSysClockFreq();
 80032f0:	f7fe fe5e 	bl	8001fb0 <HAL_RCC_GetSysClockFreq>
 80032f4:	61f8      	str	r0, [r7, #28]
          break;
 80032f6:	e04c      	b.n	8003392 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80032f8:	4b2c      	ldr	r3, [pc, #176]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b02      	cmp	r3, #2
 8003302:	d143      	bne.n	800338c <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003304:	4b29      	ldr	r3, [pc, #164]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0308 	and.w	r3, r3, #8
 800330c:	2b00      	cmp	r3, #0
 800330e:	d005      	beq.n	800331c <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8003310:	4b26      	ldr	r3, [pc, #152]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	091b      	lsrs	r3, r3, #4
 8003316:	f003 030f 	and.w	r3, r3, #15
 800331a:	e005      	b.n	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 800331c:	4b23      	ldr	r3, [pc, #140]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800331e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003322:	0a1b      	lsrs	r3, r3, #8
 8003324:	f003 030f 	and.w	r3, r3, #15
 8003328:	4a21      	ldr	r2, [pc, #132]	; (80033b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>)
 800332a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800332e:	61fb      	str	r3, [r7, #28]
          break;
 8003330:	e02c      	b.n	800338c <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003332:	4b1e      	ldr	r3, [pc, #120]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800333a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800333e:	d127      	bne.n	8003390 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003340:	4b1a      	ldr	r3, [pc, #104]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003348:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800334c:	d120      	bne.n	8003390 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800334e:	4b17      	ldr	r3, [pc, #92]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	0a1b      	lsrs	r3, r3, #8
 8003354:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003358:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	fb02 f203 	mul.w	r2, r2, r3
 8003362:	4b12      	ldr	r3, [pc, #72]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	091b      	lsrs	r3, r3, #4
 8003368:	f003 030f 	and.w	r3, r3, #15
 800336c:	3301      	adds	r3, #1
 800336e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003372:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003374:	4b0d      	ldr	r3, [pc, #52]	; (80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	0d5b      	lsrs	r3, r3, #21
 800337a:	f003 0303 	and.w	r3, r3, #3
 800337e:	3301      	adds	r3, #1
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	fbb2 f3f3 	udiv	r3, r2, r3
 8003388:	61fb      	str	r3, [r7, #28]
          break;
 800338a:	e001      	b.n	8003390 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          break;
 800338c:	bf00      	nop
 800338e:	e008      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003390:	bf00      	nop
        break;
 8003392:	e006      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003394:	bf00      	nop
 8003396:	e004      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003398:	bf00      	nop
 800339a:	e002      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 800339c:	bf00      	nop
 800339e:	e000      	b.n	80033a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 80033a0:	bf00      	nop
    }
  }

  return(frequency);
 80033a2:	69fb      	ldr	r3, [r7, #28]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3720      	adds	r7, #32
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000
 80033b0:	08006930 	.word	0x08006930

080033b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80033c2:	4b70      	ldr	r3, [pc, #448]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00e      	beq.n	80033ec <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80033ce:	4b6d      	ldr	r3, [pc, #436]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f003 0203 	and.w	r2, r3, #3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d103      	bne.n	80033e6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
       ||
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d13f      	bne.n	8003466 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	73fb      	strb	r3, [r7, #15]
 80033ea:	e03c      	b.n	8003466 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d00c      	beq.n	800340e <RCCEx_PLLSAI1_Config+0x5a>
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d013      	beq.n	8003420 <RCCEx_PLLSAI1_Config+0x6c>
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d120      	bne.n	800343e <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033fc:	4b61      	ldr	r3, [pc, #388]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d11d      	bne.n	8003444 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800340c:	e01a      	b.n	8003444 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800340e:	4b5d      	ldr	r3, [pc, #372]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003416:	2b00      	cmp	r3, #0
 8003418:	d116      	bne.n	8003448 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800341e:	e013      	b.n	8003448 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003420:	4b58      	ldr	r3, [pc, #352]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10f      	bne.n	800344c <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800342c:	4b55      	ldr	r3, [pc, #340]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d109      	bne.n	800344c <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800343c:	e006      	b.n	800344c <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	73fb      	strb	r3, [r7, #15]
      break;
 8003442:	e004      	b.n	800344e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003444:	bf00      	nop
 8003446:	e002      	b.n	800344e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003448:	bf00      	nop
 800344a:	e000      	b.n	800344e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800344c:	bf00      	nop
    }

    if(status == HAL_OK)
 800344e:	7bfb      	ldrb	r3, [r7, #15]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d108      	bne.n	8003466 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003454:	494b      	ldr	r1, [pc, #300]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003456:	4b4b      	ldr	r3, [pc, #300]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	f023 0203 	bic.w	r2, r3, #3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4313      	orrs	r3, r2
 8003464:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003466:	7bfb      	ldrb	r3, [r7, #15]
 8003468:	2b00      	cmp	r3, #0
 800346a:	f040 8086 	bne.w	800357a <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800346e:	4a45      	ldr	r2, [pc, #276]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003470:	4b44      	ldr	r3, [pc, #272]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003478:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800347a:	f7fc fed1 	bl	8000220 <HAL_GetTick>
 800347e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003480:	e009      	b.n	8003496 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003482:	f7fc fecd 	bl	8000220 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d902      	bls.n	8003496 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	73fb      	strb	r3, [r7, #15]
        break;
 8003494:	e005      	b.n	80034a2 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003496:	4b3b      	ldr	r3, [pc, #236]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1ef      	bne.n	8003482 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80034a2:	7bfb      	ldrb	r3, [r7, #15]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d168      	bne.n	800357a <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d113      	bne.n	80034d6 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034ae:	4835      	ldr	r0, [pc, #212]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034b0:	4b34      	ldr	r3, [pc, #208]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	4b34      	ldr	r3, [pc, #208]	; (8003588 <RCCEx_PLLSAI1_Config+0x1d4>)
 80034b6:	4013      	ands	r3, r2
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6892      	ldr	r2, [r2, #8]
 80034bc:	0211      	lsls	r1, r2, #8
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	68d2      	ldr	r2, [r2, #12]
 80034c2:	06d2      	lsls	r2, r2, #27
 80034c4:	4311      	orrs	r1, r2
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6852      	ldr	r2, [r2, #4]
 80034ca:	3a01      	subs	r2, #1
 80034cc:	0112      	lsls	r2, r2, #4
 80034ce:	430a      	orrs	r2, r1
 80034d0:	4313      	orrs	r3, r2
 80034d2:	6103      	str	r3, [r0, #16]
 80034d4:	e02d      	b.n	8003532 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d115      	bne.n	8003508 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034dc:	4829      	ldr	r0, [pc, #164]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034de:	4b29      	ldr	r3, [pc, #164]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034e0:	691a      	ldr	r2, [r3, #16]
 80034e2:	4b2a      	ldr	r3, [pc, #168]	; (800358c <RCCEx_PLLSAI1_Config+0x1d8>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6892      	ldr	r2, [r2, #8]
 80034ea:	0211      	lsls	r1, r2, #8
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6912      	ldr	r2, [r2, #16]
 80034f0:	0852      	lsrs	r2, r2, #1
 80034f2:	3a01      	subs	r2, #1
 80034f4:	0552      	lsls	r2, r2, #21
 80034f6:	4311      	orrs	r1, r2
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6852      	ldr	r2, [r2, #4]
 80034fc:	3a01      	subs	r2, #1
 80034fe:	0112      	lsls	r2, r2, #4
 8003500:	430a      	orrs	r2, r1
 8003502:	4313      	orrs	r3, r2
 8003504:	6103      	str	r3, [r0, #16]
 8003506:	e014      	b.n	8003532 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003508:	481e      	ldr	r0, [pc, #120]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 800350a:	4b1e      	ldr	r3, [pc, #120]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 800350c:	691a      	ldr	r2, [r3, #16]
 800350e:	4b20      	ldr	r3, [pc, #128]	; (8003590 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003510:	4013      	ands	r3, r2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6892      	ldr	r2, [r2, #8]
 8003516:	0211      	lsls	r1, r2, #8
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6952      	ldr	r2, [r2, #20]
 800351c:	0852      	lsrs	r2, r2, #1
 800351e:	3a01      	subs	r2, #1
 8003520:	0652      	lsls	r2, r2, #25
 8003522:	4311      	orrs	r1, r2
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6852      	ldr	r2, [r2, #4]
 8003528:	3a01      	subs	r2, #1
 800352a:	0112      	lsls	r2, r2, #4
 800352c:	430a      	orrs	r2, r1
 800352e:	4313      	orrs	r3, r2
 8003530:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003532:	4a14      	ldr	r2, [pc, #80]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003534:	4b13      	ldr	r3, [pc, #76]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800353c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800353e:	f7fc fe6f 	bl	8000220 <HAL_GetTick>
 8003542:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003544:	e009      	b.n	800355a <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003546:	f7fc fe6b 	bl	8000220 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d902      	bls.n	800355a <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	73fb      	strb	r3, [r7, #15]
          break;
 8003558:	e005      	b.n	8003566 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800355a:	4b0a      	ldr	r3, [pc, #40]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0ef      	beq.n	8003546 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d106      	bne.n	800357a <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800356c:	4905      	ldr	r1, [pc, #20]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 800356e:	4b05      	ldr	r3, [pc, #20]	; (8003584 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003570:	691a      	ldr	r2, [r3, #16]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	4313      	orrs	r3, r2
 8003578:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800357a:	7bfb      	ldrb	r3, [r7, #15]
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40021000 	.word	0x40021000
 8003588:	07ff800f 	.word	0x07ff800f
 800358c:	ff9f800f 	.word	0xff9f800f
 8003590:	f9ff800f 	.word	0xf9ff800f

08003594 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800359e:	2300      	movs	r3, #0
 80035a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035a2:	4b70      	ldr	r3, [pc, #448]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00e      	beq.n	80035cc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80035ae:	4b6d      	ldr	r3, [pc, #436]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	f003 0203 	and.w	r2, r3, #3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d103      	bne.n	80035c6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
       ||
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d13f      	bne.n	8003646 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	73fb      	strb	r3, [r7, #15]
 80035ca:	e03c      	b.n	8003646 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d00c      	beq.n	80035ee <RCCEx_PLLSAI2_Config+0x5a>
 80035d4:	2b03      	cmp	r3, #3
 80035d6:	d013      	beq.n	8003600 <RCCEx_PLLSAI2_Config+0x6c>
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d120      	bne.n	800361e <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035dc:	4b61      	ldr	r3, [pc, #388]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d11d      	bne.n	8003624 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ec:	e01a      	b.n	8003624 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035ee:	4b5d      	ldr	r3, [pc, #372]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d116      	bne.n	8003628 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035fe:	e013      	b.n	8003628 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003600:	4b58      	ldr	r3, [pc, #352]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10f      	bne.n	800362c <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800360c:	4b55      	ldr	r3, [pc, #340]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d109      	bne.n	800362c <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800361c:	e006      	b.n	800362c <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	73fb      	strb	r3, [r7, #15]
      break;
 8003622:	e004      	b.n	800362e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003624:	bf00      	nop
 8003626:	e002      	b.n	800362e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003628:	bf00      	nop
 800362a:	e000      	b.n	800362e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800362c:	bf00      	nop
    }

    if(status == HAL_OK)
 800362e:	7bfb      	ldrb	r3, [r7, #15]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d108      	bne.n	8003646 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003634:	494b      	ldr	r1, [pc, #300]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003636:	4b4b      	ldr	r3, [pc, #300]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f023 0203 	bic.w	r2, r3, #3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4313      	orrs	r3, r2
 8003644:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	2b00      	cmp	r3, #0
 800364a:	f040 8086 	bne.w	800375a <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800364e:	4a45      	ldr	r2, [pc, #276]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003650:	4b44      	ldr	r3, [pc, #272]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003658:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800365a:	f7fc fde1 	bl	8000220 <HAL_GetTick>
 800365e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003660:	e009      	b.n	8003676 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003662:	f7fc fddd 	bl	8000220 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d902      	bls.n	8003676 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	73fb      	strb	r3, [r7, #15]
        break;
 8003674:	e005      	b.n	8003682 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003676:	4b3b      	ldr	r3, [pc, #236]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1ef      	bne.n	8003662 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003682:	7bfb      	ldrb	r3, [r7, #15]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d168      	bne.n	800375a <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d113      	bne.n	80036b6 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800368e:	4835      	ldr	r0, [pc, #212]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003690:	4b34      	ldr	r3, [pc, #208]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003692:	695a      	ldr	r2, [r3, #20]
 8003694:	4b34      	ldr	r3, [pc, #208]	; (8003768 <RCCEx_PLLSAI2_Config+0x1d4>)
 8003696:	4013      	ands	r3, r2
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6892      	ldr	r2, [r2, #8]
 800369c:	0211      	lsls	r1, r2, #8
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	68d2      	ldr	r2, [r2, #12]
 80036a2:	06d2      	lsls	r2, r2, #27
 80036a4:	4311      	orrs	r1, r2
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	6852      	ldr	r2, [r2, #4]
 80036aa:	3a01      	subs	r2, #1
 80036ac:	0112      	lsls	r2, r2, #4
 80036ae:	430a      	orrs	r2, r1
 80036b0:	4313      	orrs	r3, r2
 80036b2:	6143      	str	r3, [r0, #20]
 80036b4:	e02d      	b.n	8003712 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d115      	bne.n	80036e8 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036bc:	4829      	ldr	r0, [pc, #164]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036be:	4b29      	ldr	r3, [pc, #164]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036c0:	695a      	ldr	r2, [r3, #20]
 80036c2:	4b2a      	ldr	r3, [pc, #168]	; (800376c <RCCEx_PLLSAI2_Config+0x1d8>)
 80036c4:	4013      	ands	r3, r2
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	6892      	ldr	r2, [r2, #8]
 80036ca:	0211      	lsls	r1, r2, #8
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	6912      	ldr	r2, [r2, #16]
 80036d0:	0852      	lsrs	r2, r2, #1
 80036d2:	3a01      	subs	r2, #1
 80036d4:	0552      	lsls	r2, r2, #21
 80036d6:	4311      	orrs	r1, r2
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6852      	ldr	r2, [r2, #4]
 80036dc:	3a01      	subs	r2, #1
 80036de:	0112      	lsls	r2, r2, #4
 80036e0:	430a      	orrs	r2, r1
 80036e2:	4313      	orrs	r3, r2
 80036e4:	6143      	str	r3, [r0, #20]
 80036e6:	e014      	b.n	8003712 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036e8:	481e      	ldr	r0, [pc, #120]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036ea:	4b1e      	ldr	r3, [pc, #120]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036ec:	695a      	ldr	r2, [r3, #20]
 80036ee:	4b20      	ldr	r3, [pc, #128]	; (8003770 <RCCEx_PLLSAI2_Config+0x1dc>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6892      	ldr	r2, [r2, #8]
 80036f6:	0211      	lsls	r1, r2, #8
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6952      	ldr	r2, [r2, #20]
 80036fc:	0852      	lsrs	r2, r2, #1
 80036fe:	3a01      	subs	r2, #1
 8003700:	0652      	lsls	r2, r2, #25
 8003702:	4311      	orrs	r1, r2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6852      	ldr	r2, [r2, #4]
 8003708:	3a01      	subs	r2, #1
 800370a:	0112      	lsls	r2, r2, #4
 800370c:	430a      	orrs	r2, r1
 800370e:	4313      	orrs	r3, r2
 8003710:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003712:	4a14      	ldr	r2, [pc, #80]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003714:	4b13      	ldr	r3, [pc, #76]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800371c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371e:	f7fc fd7f 	bl	8000220 <HAL_GetTick>
 8003722:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003724:	e009      	b.n	800373a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003726:	f7fc fd7b 	bl	8000220 <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d902      	bls.n	800373a <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	73fb      	strb	r3, [r7, #15]
          break;
 8003738:	e005      	b.n	8003746 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800373a:	4b0a      	ldr	r3, [pc, #40]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d0ef      	beq.n	8003726 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003746:	7bfb      	ldrb	r3, [r7, #15]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d106      	bne.n	800375a <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800374c:	4905      	ldr	r1, [pc, #20]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 800374e:	4b05      	ldr	r3, [pc, #20]	; (8003764 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003750:	695a      	ldr	r2, [r3, #20]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	4313      	orrs	r3, r2
 8003758:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800375a:	7bfb      	ldrb	r3, [r7, #15]
}
 800375c:	4618      	mov	r0, r3
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40021000 	.word	0x40021000
 8003768:	07ff800f 	.word	0x07ff800f
 800376c:	ff9f800f 	.word	0xff9f800f
 8003770:	f9ff800f 	.word	0xf9ff800f

08003774 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	; 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800377e:	2300      	movs	r3, #0
 8003780:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003782:	2300      	movs	r3, #0
 8003784:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8003786:	2300      	movs	r3, #0
 8003788:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003790:	d10c      	bne.n	80037ac <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003792:	4b7f      	ldr	r3, [pc, #508]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003794:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003798:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800379c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	2b60      	cmp	r3, #96	; 0x60
 80037a2:	d114      	bne.n	80037ce <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80037a4:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80037a8:	61fb      	str	r3, [r7, #28]
 80037aa:	e010      	b.n	80037ce <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037b2:	d10c      	bne.n	80037ce <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80037b4:	4b76      	ldr	r3, [pc, #472]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80037ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80037be:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037c6:	d102      	bne.n	80037ce <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80037c8:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80037cc:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f040 80d6 	bne.w	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
  {
    pllvco = InputFrequency;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	2b40      	cmp	r3, #64	; 0x40
 80037de:	d003      	beq.n	80037e8 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037e6:	d13b      	bne.n	8003860 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80037e8:	4b69      	ldr	r3, [pc, #420]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80037f4:	f040 80c4 	bne.w	8003980 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
 80037f8:	4b65      	ldr	r3, [pc, #404]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 80bd 	beq.w	8003980 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003806:	4b62      	ldr	r3, [pc, #392]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	091b      	lsrs	r3, r3, #4
 800380c:	f003 030f 	and.w	r3, r3, #15
 8003810:	3301      	adds	r3, #1
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	fbb2 f3f3 	udiv	r3, r2, r3
 8003818:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800381a:	4b5d      	ldr	r3, [pc, #372]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	0a1b      	lsrs	r3, r3, #8
 8003820:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003824:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003826:	4b5a      	ldr	r3, [pc, #360]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	0edb      	lsrs	r3, r3, #27
 800382c:	f003 031f 	and.w	r3, r3, #31
 8003830:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10a      	bne.n	800384e <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003838:	4b55      	ldr	r3, [pc, #340]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d002      	beq.n	800384a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 8003844:	2311      	movs	r3, #17
 8003846:	617b      	str	r3, [r7, #20]
 8003848:	e001      	b.n	800384e <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 800384a:	2307      	movs	r3, #7
 800384c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	fb02 f203 	mul.w	r2, r2, r3
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	fbb2 f3f3 	udiv	r3, r2, r3
 800385c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800385e:	e08f      	b.n	8003980 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d13a      	bne.n	80038dc <RCCEx_GetSAIxPeriphCLKFreq+0x168>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8003866:	4b4a      	ldr	r3, [pc, #296]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800386e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003872:	f040 8086 	bne.w	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 8003876:	4b46      	ldr	r3, [pc, #280]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d07f      	beq.n	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003882:	4b43      	ldr	r3, [pc, #268]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	091b      	lsrs	r3, r3, #4
 8003888:	f003 030f 	and.w	r3, r3, #15
 800388c:	3301      	adds	r3, #1
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	fbb2 f3f3 	udiv	r3, r2, r3
 8003894:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003896:	4b3e      	ldr	r3, [pc, #248]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	0a1b      	lsrs	r3, r3, #8
 800389c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038a0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 80038a2:	4b3b      	ldr	r3, [pc, #236]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	0edb      	lsrs	r3, r3, #27
 80038a8:	f003 031f 	and.w	r3, r3, #31
 80038ac:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10a      	bne.n	80038ca <RCCEx_GetSAIxPeriphCLKFreq+0x156>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80038b4:	4b36      	ldr	r3, [pc, #216]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d002      	beq.n	80038c6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          {
            pllp = 17U;
 80038c0:	2311      	movs	r3, #17
 80038c2:	617b      	str	r3, [r7, #20]
 80038c4:	e001      	b.n	80038ca <RCCEx_GetSAIxPeriphCLKFreq+0x156>
          }
          else
          {
            pllp = 7U;
 80038c6:	2307      	movs	r3, #7
 80038c8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	fb02 f203 	mul.w	r2, r2, r3
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d8:	61fb      	str	r3, [r7, #28]
 80038da:	e052      	b.n	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	2b80      	cmp	r3, #128	; 0x80
 80038e0:	d003      	beq.n	80038ea <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038e8:	d109      	bne.n	80038fe <RCCEx_GetSAIxPeriphCLKFreq+0x18a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80038ea:	4b29      	ldr	r3, [pc, #164]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038f6:	d144      	bne.n	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
        frequency = HSI_VALUE;
 80038f8:	4b26      	ldr	r3, [pc, #152]	; (8003994 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80038fa:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80038fc:	e041      	b.n	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	2b20      	cmp	r3, #32
 8003902:	d003      	beq.n	800390c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800390a:	d13a      	bne.n	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800390c:	4b20      	ldr	r3, [pc, #128]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003914:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003918:	d133      	bne.n	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 800391a:	4b1d      	ldr	r3, [pc, #116]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d02d      	beq.n	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8003926:	4b1a      	ldr	r3, [pc, #104]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	091b      	lsrs	r3, r3, #4
 800392c:	f003 030f 	and.w	r3, r3, #15
 8003930:	3301      	adds	r3, #1
 8003932:	693a      	ldr	r2, [r7, #16]
 8003934:	fbb2 f3f3 	udiv	r3, r2, r3
 8003938:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800393a:	4b15      	ldr	r3, [pc, #84]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	0a1b      	lsrs	r3, r3, #8
 8003940:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003944:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8003946:	4b12      	ldr	r3, [pc, #72]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	0edb      	lsrs	r3, r3, #27
 800394c:	f003 031f 	and.w	r3, r3, #31
 8003950:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d10a      	bne.n	800396e <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8003958:	4b0d      	ldr	r3, [pc, #52]	; (8003990 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d002      	beq.n	800396a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          {
            pllp = 17U;
 8003964:	2311      	movs	r3, #17
 8003966:	617b      	str	r3, [r7, #20]
 8003968:	e001      	b.n	800396e <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
          }
          else
          {
            pllp = 7U;
 800396a:	2307      	movs	r3, #7
 800396c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	fb02 f203 	mul.w	r2, r2, r3
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	fbb2 f3f3 	udiv	r3, r2, r3
 800397c:	61fb      	str	r3, [r7, #28]
 800397e:	e000      	b.n	8003982 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003980:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003982:	69fb      	ldr	r3, [r7, #28]
}
 8003984:	4618      	mov	r0, r3
 8003986:	3724      	adds	r7, #36	; 0x24
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr
 8003990:	40021000 	.word	0x40021000
 8003994:	00f42400 	.word	0x00f42400

08003998 <console_recv>:
} CONSOLE_CTL;
static CONSOLE_CTL console_ctl;

// R\[M
static uint8_t console_recv(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	// M
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 800399e:	1cfb      	adds	r3, r7, #3
 80039a0:	2201      	movs	r2, #1
 80039a2:	4619      	mov	r1, r3
 80039a4:	2000      	movs	r0, #0
 80039a6:	f001 fbf9 	bl	800519c <usart_recv>
 80039aa:	6078      	str	r0, [r7, #4]
	// TCYH
	if (size != 1) {
		; //  TCY
	}
	
	return data;
 80039ac:	78fb      	ldrb	r3, [r7, #3]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3708      	adds	r7, #8
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
	...

080039b8 <console_analysis>:

// R\[M
static void console_analysis(uint8_t data)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CTL *this = &console_ctl;
 80039c2:	4b28      	ldr	r3, [pc, #160]	; (8003a64 <console_analysis+0xac>)
 80039c4:	613b      	str	r3, [r7, #16]
	COMMAND_INFO *cmd_info;
	uint8_t i;
	
	switch (data) {
 80039c6:	79fb      	ldrb	r3, [r7, #7]
 80039c8:	2b09      	cmp	r3, #9
 80039ca:	d044      	beq.n	8003a56 <console_analysis+0x9e>
 80039cc:	2b0a      	cmp	r3, #10
 80039ce:	d002      	beq.n	80039d6 <console_analysis+0x1e>
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d042      	beq.n	8003a5a <console_analysis+0xa2>
 80039d4:	e031      	b.n	8003a3a <console_analysis+0x82>
			break;
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL
			this->buf[this->buf_idx++] = '\0';
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80039dc:	1c5a      	adds	r2, r3, #1
 80039de:	b2d1      	uxtb	r1, r2
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 80039e6:	461a      	mov	r2, r3
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	4413      	add	r3, r2
 80039ec:	2200      	movs	r2, #0
 80039ee:	715a      	strb	r2, [r3, #5]
			// R}hH
			for (i = 0; i < this->cmd_idx; i++) {
 80039f0:	2300      	movs	r3, #0
 80039f2:	75fb      	strb	r3, [r7, #23]
 80039f4:	e016      	b.n	8003a24 <console_analysis+0x6c>
				cmd_info = &(this->cmd_info[i]);
 80039f6:	7dfb      	ldrb	r3, [r7, #23]
 80039f8:	3311      	adds	r3, #17
 80039fa:	00db      	lsls	r3, r3, #3
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4413      	add	r3, r2
 8003a00:	60fb      	str	r3, [r7, #12]
				// R}hs
				if (!strcmp(this->buf, cmd_info->input)) {
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1d5a      	adds	r2, r3, #5
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	4610      	mov	r0, r2
 8003a0e:	f7fc fbf5 	bl	80001fc <strcmp>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d102      	bne.n	8003a1e <console_analysis+0x66>
					cmd_info->func();
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 8003a1e:	7dfb      	ldrb	r3, [r7, #23]
 8003a20:	3301      	adds	r3, #1
 8003a22:	75fb      	strb	r3, [r7, #23]
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003a2a:	7dfa      	ldrb	r2, [r7, #23]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d3e2      	bcc.n	80039f6 <console_analysis+0x3e>
				}
			}
			// 
			// R}hCobt@CfbNXNA
			this->buf_idx = 0;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			break;
 8003a38:	e010      	b.n	8003a5c <console_analysis+0xa4>
		default:
			// f[^obt@i[
			this->buf[this->buf_idx++] = data;
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	b2d1      	uxtb	r1, r2
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	4413      	add	r3, r2
 8003a50:	79fa      	ldrb	r2, [r7, #7]
 8003a52:	715a      	strb	r2, [r3, #5]
			break;
 8003a54:	e002      	b.n	8003a5c <console_analysis+0xa4>
			break;
 8003a56:	bf00      	nop
 8003a58:	e000      	b.n	8003a5c <console_analysis+0xa4>
			break;
 8003a5a:	bf00      	nop
	}
	
	return;
 8003a5c:	bf00      	nop
}
 8003a5e:	3718      	adds	r7, #24
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	2004007c 	.word	0x2004007c

08003a68 <console_main>:

// R\[^XN
static int console_main(int argc, char *argv[])
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
	CONSOLE_CTL *this = &console_ctl;
 8003a72:	4b10      	ldr	r3, [pc, #64]	; (8003ab4 <console_main+0x4c>)
 8003a74:	617b      	str	r3, [r7, #20]
	uint8_t data[2];
	uint32_t ret;
	
	while (1) {
		// "command>"o
		if (this->buf_idx == 0) {
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d102      	bne.n	8003a86 <console_main+0x1e>
			console_str_send((uint8_t*)"command>");
 8003a80:	480d      	ldr	r0, [pc, #52]	; (8003ab8 <console_main+0x50>)
 8003a82:	f000 f847 	bl	8003b14 <console_str_send>
		}
		// R\[M
		data[0] = console_recv();
 8003a86:	f7ff ff87 	bl	8003998 <console_recv>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	733b      	strb	r3, [r7, #12]
		data[1] = '\0';
 8003a8e:	2300      	movs	r3, #0
 8003a90:	737b      	strb	r3, [r7, #13]
		// sR[h(\r\n)
		if (data[0] == '\r') data[0] = '\n';
 8003a92:	7b3b      	ldrb	r3, [r7, #12]
 8003a94:	2b0d      	cmp	r3, #13
 8003a96:	d101      	bne.n	8003a9c <console_main+0x34>
 8003a98:	230a      	movs	r3, #10
 8003a9a:	733b      	strb	r3, [r7, #12]
		// GR[obN
		ret = console_str_send((uint8_t*)data);
 8003a9c:	f107 030c 	add.w	r3, r7, #12
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 f837 	bl	8003b14 <console_str_send>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	613b      	str	r3, [r7, #16]
		// Mf[^
		console_analysis(data[0]);
 8003aaa:	7b3b      	ldrb	r3, [r7, #12]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff ff83 	bl	80039b8 <console_analysis>
		if (this->buf_idx == 0) {
 8003ab2:	e7e0      	b.n	8003a76 <console_main+0xe>
 8003ab4:	2004007c 	.word	0x2004007c
 8003ab8:	080064a8 	.word	0x080064a8

08003abc <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af02      	add	r7, sp, #8
	CONSOLE_CTL *this;
	int32_t ret;
	
	// ubN
	this = &console_ctl;
 8003ac2:	4b11      	ldr	r3, [pc, #68]	; (8003b08 <console_init+0x4c>)
 8003ac4:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 8003ac6:	f44f 7286 	mov.w	r2, #268	; 0x10c
 8003aca:	2100      	movs	r1, #0
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f002 fcc6 	bl	800645e <memset>
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	9301      	str	r3, [sp, #4]
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ade:	2203      	movs	r2, #3
 8003ae0:	490a      	ldr	r1, [pc, #40]	; (8003b0c <console_init+0x50>)
 8003ae2:	480b      	ldr	r0, [pc, #44]	; (8003b10 <console_init+0x54>)
 8003ae4:	f002 fafe 	bl	80060e4 <kz_run>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	601a      	str	r2, [r3, #0]
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	711a      	strb	r2, [r3, #4]

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 8003af4:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8003af8:	2000      	movs	r0, #0
 8003afa:	f001 fa6d 	bl	8004fd8 <usart_open>
 8003afe:	6038      	str	r0, [r7, #0]
	
	return;
 8003b00:	bf00      	nop
}
 8003b02:	3708      	adds	r7, #8
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	2004007c 	.word	0x2004007c
 8003b0c:	080064b4 	.word	0x080064b4
 8003b10:	08003a69 	.word	0x08003a69

08003b14 <console_str_send>:

// R\[M
uint8_t console_str_send(uint8_t *data)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f7fc fb77 	bl	8000210 <strlen>
 8003b22:	4603      	mov	r3, r0
 8003b24:	73fb      	strb	r3, [r7, #15]
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	461a      	mov	r2, r3
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	f001 fabf 	bl	80050b0 <usart_send>
 8003b32:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	b2db      	uxtb	r3, r3
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <console_set_command>:

// R}h
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d102      	bne.n	8003b54 <console_set_command+0x14>
		return -1;
 8003b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b52:	e028      	b.n	8003ba6 <console_set_command+0x66>
	}
	
	// ubN
	this = &console_ctl;
 8003b54:	4b17      	ldr	r3, [pc, #92]	; (8003bb4 <console_set_command+0x74>)
 8003b56:	60fb      	str	r3, [r7, #12]
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003b5e:	2b0f      	cmp	r3, #15
 8003b60:	d902      	bls.n	8003b68 <console_set_command+0x28>
		return -1;
 8003b62:	f04f 33ff 	mov.w	r3, #4294967295
 8003b66:	e01e      	b.n	8003ba6 <console_set_command+0x66>
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003b6e:	461a      	mov	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6819      	ldr	r1, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	3211      	adds	r2, #17
 8003b78:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003b82:	4618      	mov	r0, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	68f9      	ldr	r1, [r7, #12]
 8003b8a:	f100 0311 	add.w	r3, r0, #17
 8003b8e:	00db      	lsls	r3, r3, #3
 8003b90:	440b      	add	r3, r1
 8003b92:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	b2da      	uxtb	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	
	return 0;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	2004007c 	.word	0x2004007c

08003bb8 <sound_app_sta>:
	uint32_t     msg_type;
	void         *msg_data;
}SOUND_APP_MSG;

static void sound_app_sta(void *par)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
	
}
 8003bc0:	bf00      	nop
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <sound_app_stp>:

static void sound_app_stp(void *par)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
	
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <sound_app_main>:
	{{NULL,					ST_UNDEIFNED}, {NULL,					ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int sound_app_main(int argc, char *argv[])
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b088      	sub	sp, #32
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8003bea:	4b24      	ldr	r3, [pc, #144]	; (8003c7c <sound_app_main+0x9c>)
 8003bec:	61fb      	str	r3, [r7, #28]
	SOUND_APP_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	7a1b      	ldrb	r3, [r3, #8]
 8003bf2:	f107 0218 	add.w	r2, r7, #24
 8003bf6:	f107 010c 	add.w	r1, r7, #12
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f002 fafd 	bl	80061fa <kz_recv>
		
		// 
		memcpy(&tmp_msg, msg, sizeof(SOUND_APP_MSG));
 8003c00:	69b9      	ldr	r1, [r7, #24]
 8003c02:	f107 0310 	add.w	r3, r7, #16
 8003c06:	2208      	movs	r2, #8
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f002 fc1d 	bl	8006448 <memcpy>
		
		// 
		kz_kmfree(msg);
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f002 fac9 	bl	80061a8 <kz_kmfree>
		
		// 
		if (fsm[this->state][msg->msg_type].func != NULL) {
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4918      	ldr	r1, [pc, #96]	; (8003c80 <sound_app_main+0xa0>)
 8003c20:	0052      	lsls	r2, r2, #1
 8003c22:	4413      	add	r3, r2
 8003c24:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00d      	beq.n	8003c48 <sound_app_main+0x68>
			fsm[this->state][msg->msg_type].func(&(tmp_msg.msg_data));
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4912      	ldr	r1, [pc, #72]	; (8003c80 <sound_app_main+0xa0>)
 8003c36:	0052      	lsls	r2, r2, #1
 8003c38:	4413      	add	r3, r2
 8003c3a:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8003c3e:	f107 0210 	add.w	r2, r7, #16
 8003c42:	3204      	adds	r2, #4
 8003c44:	4610      	mov	r0, r2
 8003c46:	4798      	blx	r3
		}
		
		// 
		if (fsm[this->state][msg->msg_type].nxt_state != ST_UNDEIFNED) {
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	490b      	ldr	r1, [pc, #44]	; (8003c80 <sound_app_main+0xa0>)
 8003c52:	0052      	lsls	r2, r2, #1
 8003c54:	4413      	add	r3, r2
 8003c56:	00db      	lsls	r3, r3, #3
 8003c58:	440b      	add	r3, r1
 8003c5a:	791b      	ldrb	r3, [r3, #4]
 8003c5c:	2b03      	cmp	r3, #3
 8003c5e:	d0c6      	beq.n	8003bee <sound_app_main+0xe>
			this->state = fsm[this->state][msg->msg_type].nxt_state;
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4905      	ldr	r1, [pc, #20]	; (8003c80 <sound_app_main+0xa0>)
 8003c6a:	0052      	lsls	r2, r2, #1
 8003c6c:	4413      	add	r3, r2
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	440b      	add	r3, r1
 8003c72:	791b      	ldrb	r3, [r3, #4]
 8003c74:	461a      	mov	r2, r3
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	601a      	str	r2, [r3, #0]
	while(1){
 8003c7a:	e7b8      	b.n	8003bee <sound_app_main+0xe>
 8003c7c:	20040188 	.word	0x20040188
 8003c80:	080065e4 	.word	0x080065e4

08003c84 <sound_app_init>:
	return 0;
}

// 
void sound_app_init(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af02      	add	r7, sp, #8
	SOUND_APP_CTL *this = &sound_app_ctl;
 8003c8a:	4b12      	ldr	r3, [pc, #72]	; (8003cd4 <sound_app_init+0x50>)
 8003c8c:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(SOUND_APP_CTL));
 8003c8e:	4a12      	ldr	r2, [pc, #72]	; (8003cd8 <sound_app_init+0x54>)
 8003c90:	2100      	movs	r1, #0
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f002 fbe3 	bl	800645e <memset>
	
	// ID
	this->msg_id = MSGBOX_ID_SOUND_APP;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	721a      	strb	r2, [r3, #8]
	
	// 
	ret = pcm3060_open(SAMPLING_FREQUENCY, SOUND_DATA_WIDTH);
 8003c9e:	2110      	movs	r1, #16
 8003ca0:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8003ca4:	f000 fc48 	bl	8004538 <pcm3060_open>
 8003ca8:	6038      	str	r0, [r7, #0]
	
	// 
	this->tsk_id = kz_run(sound_app_main, "sound_app_main",  SOUND_APP_PRI, SOUND_APP_STACK, 0, NULL);
 8003caa:	2300      	movs	r3, #0
 8003cac:	9301      	str	r3, [sp, #4]
 8003cae:	2300      	movs	r3, #0
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cb6:	220a      	movs	r2, #10
 8003cb8:	4908      	ldr	r1, [pc, #32]	; (8003cdc <sound_app_init+0x58>)
 8003cba:	4809      	ldr	r0, [pc, #36]	; (8003ce0 <sound_app_init+0x5c>)
 8003cbc:	f002 fa12 	bl	80060e4 <kz_run>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	605a      	str	r2, [r3, #4]
	
	// 
	this->state = ST_IDLE;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	601a      	str	r2, [r3, #0]
	
	return;
 8003ccc:	bf00      	nop
}
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	20040188 	.word	0x20040188
 8003cd8:	0003e80c 	.word	0x0003e80c
 8003cdc:	080064bc 	.word	0x080064bc
 8003ce0:	08003be1 	.word	0x08003be1

08003ce4 <Error_Handler>:
#include "stm32l4xx.h"

//
// 
static Error_Handler(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
	while(1) {} ;
 8003ce8:	e7fe      	b.n	8003ce8 <Error_Handler+0x4>
	...

08003cec <periferal_clock_init>:
}

// 
// 
void periferal_clock_init(void)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b0b2      	sub	sp, #200	; 0xc8
 8003cf0:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003cf2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003cf6:	2294      	movs	r2, #148	; 0x94
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f002 fbaf 	bl	800645e <memset>
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003d00:	2340      	movs	r3, #64	; 0x40
 8003d02:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003d04:	2300      	movs	r3, #0
 8003d06:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d0a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fe fa10 	bl	8002134 <HAL_RCCEx_PeriphCLKConfig>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <periferal_clock_init+0x32>
	{
		Error_Handler();
 8003d1a:	f7ff ffe3 	bl	8003ce4 <Error_Handler>
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003d1e:	2380      	movs	r3, #128	; 0x80
 8003d20:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003d22:	2300      	movs	r3, #0
 8003d24:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d28:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7fe fa01 	bl	8002134 <HAL_RCCEx_PeriphCLKConfig>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <periferal_clock_init+0x50>
	{
		Error_Handler();
 8003d38:	f7ff ffd4 	bl	8003ce4 <Error_Handler>
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8003d3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d40:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8003d42:	2300      	movs	r3, #0
 8003d44:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	63bb      	str	r3, [r7, #56]	; 0x38
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8003d50:	230c      	movs	r3, #12
 8003d52:	643b      	str	r3, [r7, #64]	; 0x40
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8003d54:	2302      	movs	r3, #2
 8003d56:	647b      	str	r3, [r7, #68]	; 0x44
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003d58:	2302      	movs	r3, #2
 8003d5a:	64bb      	str	r3, [r7, #72]	; 0x48
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8003d60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d64:	653b      	str	r3, [r7, #80]	; 0x50
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d66:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7fe f9e2 	bl	8002134 <HAL_RCCEx_PeriphCLKConfig>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <periferal_clock_init+0x8e>
	{
		Error_Handler();
 8003d76:	f7ff ffb5 	bl	8003ce4 <Error_Handler>
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 8003d7a:	4a4b      	ldr	r2, [pc, #300]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003d7c:	4b4a      	ldr	r3, [pc, #296]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003d7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d84:	6613      	str	r3, [r2, #96]	; 0x60
 8003d86:	4b48      	ldr	r3, [pc, #288]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003d88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d8e:	633b      	str	r3, [r7, #48]	; 0x30
 8003d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 8003d92:	4a45      	ldr	r2, [pc, #276]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003d94:	4b44      	ldr	r3, [pc, #272]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d9c:	6593      	str	r3, [r2, #88]	; 0x58
 8003d9e:	4b42      	ldr	r3, [pc, #264]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 8003daa:	4a3f      	ldr	r2, [pc, #252]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003dac:	4b3e      	ldr	r3, [pc, #248]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003db4:	6593      	str	r3, [r2, #88]	; 0x58
 8003db6:	4b3c      	ldr	r3, [pc, #240]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 8003dc2:	4a39      	ldr	r2, [pc, #228]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003dc4:	4b38      	ldr	r3, [pc, #224]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003dcc:	6593      	str	r3, [r2, #88]	; 0x58
 8003dce:	4b36      	ldr	r3, [pc, #216]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dd6:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 8003dda:	4a33      	ldr	r2, [pc, #204]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003ddc:	4b32      	ldr	r3, [pc, #200]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003de0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003de4:	6593      	str	r3, [r2, #88]	; 0x58
 8003de6:	4b30      	ldr	r3, [pc, #192]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dee:	623b      	str	r3, [r7, #32]
 8003df0:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8003df2:	4a2d      	ldr	r2, [pc, #180]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003df4:	4b2c      	ldr	r3, [pc, #176]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003df6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003df8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003dfc:	6613      	str	r3, [r2, #96]	; 0x60
 8003dfe:	4b2a      	ldr	r3, [pc, #168]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e06:	61fb      	str	r3, [r7, #28]
 8003e08:	69fb      	ldr	r3, [r7, #28]
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 8003e0a:	4a27      	ldr	r2, [pc, #156]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e0c:	4b26      	ldr	r3, [pc, #152]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e14:	6593      	str	r3, [r2, #88]	; 0x58
 8003e16:	4b24      	ldr	r3, [pc, #144]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e1e:	61bb      	str	r3, [r7, #24]
 8003e20:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003e22:	4a21      	ldr	r2, [pc, #132]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e24:	4b20      	ldr	r3, [pc, #128]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e28:	f043 0301 	orr.w	r3, r3, #1
 8003e2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e2e:	4b1e      	ldr	r3, [pc, #120]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	617b      	str	r3, [r7, #20]
 8003e38:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003e3a:	4a1b      	ldr	r2, [pc, #108]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e40:	f043 0302 	orr.w	r3, r3, #2
 8003e44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e46:	4b18      	ldr	r3, [pc, #96]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	613b      	str	r3, [r7, #16]
 8003e50:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003e52:	4a15      	ldr	r2, [pc, #84]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e54:	4b14      	ldr	r3, [pc, #80]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e58:	f043 0304 	orr.w	r3, r3, #4
 8003e5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e5e:	4b12      	ldr	r3, [pc, #72]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e62:	f003 0304 	and.w	r3, r3, #4
 8003e66:	60fb      	str	r3, [r7, #12]
 8003e68:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8003e6a:	4a0f      	ldr	r2, [pc, #60]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e6c:	4b0e      	ldr	r3, [pc, #56]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e76:	4b0c      	ldr	r3, [pc, #48]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7e:	60bb      	str	r3, [r7, #8]
 8003e80:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8003e82:	4a09      	ldr	r2, [pc, #36]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e84:	4b08      	ldr	r3, [pc, #32]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e88:	f043 0310 	orr.w	r3, r3, #16
 8003e8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e8e:	4b06      	ldr	r3, [pc, #24]	; (8003ea8 <periferal_clock_init+0x1bc>)
 8003e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e92:	f003 0310 	and.w	r3, r3, #16
 8003e96:	607b      	str	r3, [r7, #4]
 8003e98:	687b      	ldr	r3, [r7, #4]
	HAL_PWREx_EnableVddIO2();
 8003e9a:	f7fe f879 	bl	8001f90 <HAL_PWREx_EnableVddIO2>
 8003e9e:	bf00      	nop
 8003ea0:	37c8      	adds	r7, #200	; 0xc8
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40021000 	.word	0x40021000

08003eac <bt_dev_msg_connected>:
	cmd_pin,
};

// 
static void bt_dev_msg_connected(void* par) 
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
	console_str_send((uint8_t*)"bluetooth device is connected\n");
 8003eb4:	4803      	ldr	r0, [pc, #12]	; (8003ec4 <bt_dev_msg_connected+0x18>)
 8003eb6:	f7ff fe2d 	bl	8003b14 <console_str_send>
}
 8003eba:	bf00      	nop
 8003ebc:	3708      	adds	r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	080064cc 	.word	0x080064cc

08003ec8 <bt_dev_msg_unconnected>:

// 
static void bt_dev_msg_unconnected(void* par) 
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
	BT_CTL *this = &bt_ctl;
 8003ed0:	4b06      	ldr	r3, [pc, #24]	; (8003eec <bt_dev_msg_unconnected+0x24>)
 8003ed2:	60fb      	str	r3, [r7, #12]
	
	console_str_send((uint8_t*)"bluetooth device is unconnected\n");
 8003ed4:	4806      	ldr	r0, [pc, #24]	; (8003ef0 <bt_dev_msg_unconnected+0x28>)
 8003ed6:	f7ff fe1d 	bl	8003b14 <console_str_send>
	
	// 
	this->snd_buf.size = 0;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
}
 8003ee2:	bf00      	nop
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	2007e994 	.word	0x2007e994
 8003ef0:	080064ec 	.word	0x080064ec

08003ef4 <bt_dev_connected>:

// 
static void bt_dev_connected(void) 
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8003efa:	4b0d      	ldr	r3, [pc, #52]	; (8003f30 <bt_dev_connected+0x3c>)
 8003efc:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8003efe:	2010      	movs	r0, #16
 8003f00:	f002 f941 	bl	8006186 <kz_kmalloc>
 8003f04:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CONNECT;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	3304      	adds	r3, #4
 8003f10:	220c      	movs	r2, #12
 8003f12:	2100      	movs	r1, #0
 8003f14:	4618      	mov	r0, r3
 8003f16:	f002 faa2 	bl	800645e <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	7c1b      	ldrb	r3, [r3, #16]
 8003f1e:	683a      	ldr	r2, [r7, #0]
 8003f20:	2110      	movs	r1, #16
 8003f22:	4618      	mov	r0, r3
 8003f24:	f002 f951 	bl	80061ca <kz_send>
}
 8003f28:	bf00      	nop
 8003f2a:	3708      	adds	r7, #8
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	2007e994 	.word	0x2007e994

08003f34 <bt_dev_unconnected>:

// 
static void bt_dev_unconnected(void) 
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8003f3a:	4b0d      	ldr	r3, [pc, #52]	; (8003f70 <bt_dev_unconnected+0x3c>)
 8003f3c:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8003f3e:	2010      	movs	r0, #16
 8003f40:	f002 f921 	bl	8006186 <kz_kmalloc>
 8003f44:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_DISCONNECT;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	3304      	adds	r3, #4
 8003f50:	220c      	movs	r2, #12
 8003f52:	2100      	movs	r1, #0
 8003f54:	4618      	mov	r0, r3
 8003f56:	f002 fa82 	bl	800645e <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	7c1b      	ldrb	r3, [r3, #16]
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	2110      	movs	r1, #16
 8003f62:	4618      	mov	r0, r3
 8003f64:	f002 f931 	bl	80061ca <kz_send>
}
 8003f68:	bf00      	nop
 8003f6a:	3708      	adds	r7, #8
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	2007e994 	.word	0x2007e994

08003f74 <send_data>:

// 
static int32_t send_data(uint8_t *data, uint8_t size)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = usart_send(BT_USART_CH, data, size);
 8003f80:	78fb      	ldrb	r3, [r7, #3]
 8003f82:	461a      	mov	r2, r3
 8003f84:	6879      	ldr	r1, [r7, #4]
 8003f86:	2001      	movs	r0, #1
 8003f88:	f001 f892 	bl	80050b0 <usart_send>
 8003f8c:	60f8      	str	r0, [r7, #12]
	
	return ret;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3710      	adds	r7, #16
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <cmd_check>:

// 
static int32_t cmd_check(uint8_t *data, uint8_t size)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT";
 8003fa4:	4b06      	ldr	r3, [pc, #24]	; (8003fc0 <cmd_check+0x28>)
 8003fa6:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 2);
 8003fa8:	2202      	movs	r2, #2
 8003faa:	68f9      	ldr	r1, [r7, #12]
 8003fac:	2001      	movs	r0, #1
 8003fae:	f001 f87f 	bl	80050b0 <usart_send>
 8003fb2:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003fb4:	68bb      	ldr	r3, [r7, #8]
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	08006510 	.word	0x08006510

08003fc4 <cmd_version>:

// 
static int32_t cmd_version(uint8_t *data, uint8_t size)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	460b      	mov	r3, r1
 8003fce:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+VERSION";
 8003fd0:	4b06      	ldr	r3, [pc, #24]	; (8003fec <cmd_version+0x28>)
 8003fd2:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 10);
 8003fd4:	220a      	movs	r2, #10
 8003fd6:	68f9      	ldr	r1, [r7, #12]
 8003fd8:	2001      	movs	r0, #1
 8003fda:	f001 f869 	bl	80050b0 <usart_send>
 8003fde:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003fe0:	68bb      	ldr	r3, [r7, #8]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3710      	adds	r7, #16
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	08006514 	.word	0x08006514

08003ff0 <cmd_name>:

// 
static int32_t cmd_name(uint8_t *data, uint8_t size)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+NAME";
 8003ffc:	4b0b      	ldr	r3, [pc, #44]	; (800402c <cmd_name+0x3c>)
 8003ffe:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 8004000:	2207      	movs	r2, #7
 8004002:	68b9      	ldr	r1, [r7, #8]
 8004004:	2001      	movs	r0, #1
 8004006:	f001 f853 	bl	80050b0 <usart_send>
 800400a:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004012:	d006      	beq.n	8004022 <cmd_name+0x32>
		ret = usart_send(BT_USART_CH, data, size);
 8004014:	78fb      	ldrb	r3, [r7, #3]
 8004016:	461a      	mov	r2, r3
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	2001      	movs	r0, #1
 800401c:	f001 f848 	bl	80050b0 <usart_send>
 8004020:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 8004022:	68fb      	ldr	r3, [r7, #12]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	08006520 	.word	0x08006520

08004030 <cmd_baudrate>:

// 
static int32_t cmd_baudrate(uint8_t *data, uint8_t size)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	460b      	mov	r3, r1
 800403a:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+BAUD";
 800403c:	4b14      	ldr	r3, [pc, #80]	; (8004090 <cmd_baudrate+0x60>)
 800403e:	60bb      	str	r3, [r7, #8]
	
	// sizi1
	if (size != 1) {
 8004040:	78fb      	ldrb	r3, [r7, #3]
 8004042:	2b01      	cmp	r3, #1
 8004044:	d002      	beq.n	800404c <cmd_baudrate+0x1c>
		return -1;
 8004046:	f04f 33ff 	mov.w	r3, #4294967295
 800404a:	e01c      	b.n	8004086 <cmd_baudrate+0x56>
	}
	
	// 
	if ((*data >= BT_BAUDRATE_TYPE_MAX)||(*data <= BT_BAUDRATE_TYPE_NOT_USED)) {
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	2b08      	cmp	r3, #8
 8004052:	d803      	bhi.n	800405c <cmd_baudrate+0x2c>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d102      	bne.n	8004062 <cmd_baudrate+0x32>
		return -1;
 800405c:	f04f 33ff 	mov.w	r3, #4294967295
 8004060:	e011      	b.n	8004086 <cmd_baudrate+0x56>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 8004062:	2207      	movs	r2, #7
 8004064:	68b9      	ldr	r1, [r7, #8]
 8004066:	2001      	movs	r0, #1
 8004068:	f001 f822 	bl	80050b0 <usart_send>
 800406c:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004074:	d006      	beq.n	8004084 <cmd_baudrate+0x54>
		ret = usart_send(BT_USART_CH, data, size);
 8004076:	78fb      	ldrb	r3, [r7, #3]
 8004078:	461a      	mov	r2, r3
 800407a:	6879      	ldr	r1, [r7, #4]
 800407c:	2001      	movs	r0, #1
 800407e:	f001 f817 	bl	80050b0 <usart_send>
 8004082:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 8004084:	68fb      	ldr	r3, [r7, #12]
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	08006528 	.word	0x08006528

08004094 <cmd_pin>:

// PIN
static int32_t cmd_pin(uint8_t *data, uint8_t size)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	460b      	mov	r3, r1
 800409e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+PIN";
 80040a0:	4b0e      	ldr	r3, [pc, #56]	; (80040dc <cmd_pin+0x48>)
 80040a2:	60bb      	str	r3, [r7, #8]
	
	// sizi4
	if (size != 4) {
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d002      	beq.n	80040b0 <cmd_pin+0x1c>
		return -1;
 80040aa:	f04f 33ff 	mov.w	r3, #4294967295
 80040ae:	e011      	b.n	80040d4 <cmd_pin+0x40>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 6);
 80040b0:	2206      	movs	r2, #6
 80040b2:	68b9      	ldr	r1, [r7, #8]
 80040b4:	2001      	movs	r0, #1
 80040b6:	f000 fffb 	bl	80050b0 <usart_send>
 80040ba:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c2:	d006      	beq.n	80040d2 <cmd_pin+0x3e>
		ret = usart_send(BT_USART_CH, data, size);
 80040c4:	78fb      	ldrb	r3, [r7, #3]
 80040c6:	461a      	mov	r2, r3
 80040c8:	6879      	ldr	r1, [r7, #4]
 80040ca:	2001      	movs	r0, #1
 80040cc:	f000 fff0 	bl	80050b0 <usart_send>
 80040d0:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 80040d2:	68fb      	ldr	r3, [r7, #12]
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3710      	adds	r7, #16
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	08006530 	.word	0x08006530

080040e0 <bt_dev_msg_send>:

// 
static void bt_dev_msg_send(void *par) 
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
	BT_SEND_INFO *send_info = (BT_SEND_INFO*)par;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	617b      	str	r3, [r7, #20]
	BT_CTL *this = &bt_ctl;
 80040ec:	4b0e      	ldr	r3, [pc, #56]	; (8004128 <bt_dev_msg_send+0x48>)
 80040ee:	613b      	str	r3, [r7, #16]
	int32_t ret;
	
	// 
	ret = snd_func[send_info->type](send_info->data, send_info->size);
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	461a      	mov	r2, r3
 80040f6:	4b0d      	ldr	r3, [pc, #52]	; (800412c <bt_dev_msg_send+0x4c>)
 80040f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040fc:	697a      	ldr	r2, [r7, #20]
 80040fe:	6850      	ldr	r0, [r2, #4]
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	7a12      	ldrb	r2, [r2, #8]
 8004104:	4611      	mov	r1, r2
 8004106:	4798      	blx	r3
 8004108:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d002      	beq.n	8004116 <bt_dev_msg_send+0x36>
		console_str_send((uint8_t*)"send failed\n");
 8004110:	4807      	ldr	r0, [pc, #28]	; (8004130 <bt_dev_msg_send+0x50>)
 8004112:	f7ff fcff 	bl	8003b14 <console_str_send>
	}
	
	// 0
	this->snd_buf.size = 0;
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
}
 800411e:	bf00      	nop
 8004120:	3718      	adds	r7, #24
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	2007e994 	.word	0x2007e994
 800412c:	20040000 	.word	0x20040000
 8004130:	08006538 	.word	0x08006538

08004134 <bt_dev_cmd_connect_check>:
}

// 
// 
static void bt_dev_cmd_connect_check(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 800413a:	2301      	movs	r3, #1
 800413c:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_CHECK, &dmy_data, dmy_size);
 800413e:	79fa      	ldrb	r2, [r7, #7]
 8004140:	1dbb      	adds	r3, r7, #6
 8004142:	4619      	mov	r1, r3
 8004144:	2001      	movs	r0, #1
 8004146:	f000 f95d 	bl	8004404 <bt_dev_send>
}
 800414a:	bf00      	nop
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}

08004152 <bt_dev_cmd_version>:

// 
static void bt_dev_cmd_version(void)
{
 8004152:	b580      	push	{r7, lr}
 8004154:	b082      	sub	sp, #8
 8004156:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 8004158:	2301      	movs	r3, #1
 800415a:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_VERSION, &dmy_data, dmy_size);
 800415c:	79fa      	ldrb	r2, [r7, #7]
 800415e:	1dbb      	adds	r3, r7, #6
 8004160:	4619      	mov	r1, r3
 8004162:	2002      	movs	r0, #2
 8004164:	f000 f94e 	bl	8004404 <bt_dev_send>
}
 8004168:	bf00      	nop
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <bt_dev_cmd_name>:

// 
static void bt_dev_cmd_name(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
	uint8_t *name = "mito";
 8004176:	4b07      	ldr	r3, [pc, #28]	; (8004194 <bt_dev_cmd_name+0x24>)
 8004178:	607b      	str	r3, [r7, #4]
	uint8_t size = 4;
 800417a:	2304      	movs	r3, #4
 800417c:	70fb      	strb	r3, [r7, #3]
	// 
	bt_dev_send(SEND_TYPE_CMD_NAME, name, size);
 800417e:	78fb      	ldrb	r3, [r7, #3]
 8004180:	461a      	mov	r2, r3
 8004182:	6879      	ldr	r1, [r7, #4]
 8004184:	2003      	movs	r0, #3
 8004186:	f000 f93d 	bl	8004404 <bt_dev_send>
}
 800418a:	bf00      	nop
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	08006548 	.word	0x08006548

08004198 <bt_dev_rcv_main>:
	{{NULL,					ST_UNDEIFNED},	{NULL,						ST_UNDEIFNED},		{NULL,				ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int bt_dev_rcv_main(int argc, char *argv[])
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 80041a2:	4b1d      	ldr	r3, [pc, #116]	; (8004218 <bt_dev_rcv_main+0x80>)
 80041a4:	617b      	str	r3, [r7, #20]
	uint8_t data;
	int32_t size;
	
	while (1) {
		// 
		size = usart_recv(BT_USART_CH, &data, 1);
 80041a6:	f107 030f 	add.w	r3, r7, #15
 80041aa:	2201      	movs	r2, #1
 80041ac:	4619      	mov	r1, r3
 80041ae:	2001      	movs	r0, #1
 80041b0:	f000 fff4 	bl	800519c <usart_recv>
 80041b4:	6138      	str	r0, [r7, #16]
		// 
		if (size != 1) {
			; //  
		}
		// 
		if (this->state == ST_CONNECTED) {
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d125      	bne.n	800420a <bt_dev_rcv_main+0x72>
			// 
			this->rcv_buf.data[this->rcv_buf.size++] = data;;
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f893 3211 	ldrb.w	r3, [r3, #529]	; 0x211
 80041c4:	1c5a      	adds	r2, r3, #1
 80041c6:	b2d1      	uxtb	r1, r2
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	f882 1211 	strb.w	r1, [r2, #529]	; 0x211
 80041ce:	4619      	mov	r1, r3
 80041d0:	7bfa      	ldrb	r2, [r7, #15]
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	440b      	add	r3, r1
 80041d6:	745a      	strb	r2, [r3, #17]
			// 
			if ((this->callback_notice_size <= this->rcv_buf.size) && (this->callback != NULL)) {
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	f892 2211 	ldrb.w	r2, [r2, #529]	; 0x211
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d8de      	bhi.n	80041a6 <bt_dev_rcv_main+0xe>
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d0d9      	beq.n	80041a6 <bt_dev_rcv_main+0xe>
				// 
				this->callback(this->rcv_buf.data, this->rcv_buf.size);
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	f102 0011 	add.w	r0, r2, #17
 80041fe:	697a      	ldr	r2, [r7, #20]
 8004200:	f892 2211 	ldrb.w	r2, [r2, #529]	; 0x211
 8004204:	4611      	mov	r1, r2
 8004206:	4798      	blx	r3
 8004208:	e7cd      	b.n	80041a6 <bt_dev_rcv_main+0xe>
			}
		// 
		} else {
			// AT
			// 
			console_str_send(&data);
 800420a:	f107 030f 	add.w	r3, r7, #15
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff fc80 	bl	8003b14 <console_str_send>
		size = usart_recv(BT_USART_CH, &data, 1);
 8004214:	e7c7      	b.n	80041a6 <bt_dev_rcv_main+0xe>
 8004216:	bf00      	nop
 8004218:	2007e994 	.word	0x2007e994

0800421c <bt_dev_sts_main>:
	return 0;
}

// BlueTooth
static int bt_dev_sts_main(int argc, char *argv[])
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08a      	sub	sp, #40	; 0x28
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8004226:	4b28      	ldr	r3, [pc, #160]	; (80042c8 <bt_dev_sts_main+0xac>)
 8004228:	627b      	str	r3, [r7, #36]	; 0x24
	BT_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 800422a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422c:	7c1b      	ldrb	r3, [r3, #16]
 800422e:	f107 0220 	add.w	r2, r7, #32
 8004232:	f107 010c 	add.w	r1, r7, #12
 8004236:	4618      	mov	r0, r3
 8004238:	f001 ffdf 	bl	80061fa <kz_recv>
		
		// 
		memcpy(&tmp_msg, msg, sizeof(BT_MSG));
 800423c:	6a39      	ldr	r1, [r7, #32]
 800423e:	f107 0310 	add.w	r3, r7, #16
 8004242:	2210      	movs	r2, #16
 8004244:	4618      	mov	r0, r3
 8004246:	f002 f8ff 	bl	8006448 <memcpy>
		
		// 
		kz_kmfree(msg);
 800424a:	6a3b      	ldr	r3, [r7, #32]
 800424c:	4618      	mov	r0, r3
 800424e:	f001 ffab 	bl	80061a8 <kz_kmfree>
		
		// 
		if (fsm[this->state][msg->msg_type].func != NULL) {
 8004252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	6a3b      	ldr	r3, [r7, #32]
 8004258:	6819      	ldr	r1, [r3, #0]
 800425a:	481c      	ldr	r0, [pc, #112]	; (80042cc <bt_dev_sts_main+0xb0>)
 800425c:	4613      	mov	r3, r2
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	4413      	add	r3, r2
 8004262:	440b      	add	r3, r1
 8004264:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00f      	beq.n	800428c <bt_dev_sts_main+0x70>
			fsm[this->state][msg->msg_type].func(&(tmp_msg.msg_data));
 800426c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	6a3b      	ldr	r3, [r7, #32]
 8004272:	6819      	ldr	r1, [r3, #0]
 8004274:	4815      	ldr	r0, [pc, #84]	; (80042cc <bt_dev_sts_main+0xb0>)
 8004276:	4613      	mov	r3, r2
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	4413      	add	r3, r2
 800427c:	440b      	add	r3, r1
 800427e:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 8004282:	f107 0210 	add.w	r2, r7, #16
 8004286:	3204      	adds	r2, #4
 8004288:	4610      	mov	r0, r2
 800428a:	4798      	blx	r3
		}
		
		// 
		if (fsm[this->state][msg->msg_type].nxt_state != ST_UNDEIFNED) {
 800428c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	6a3b      	ldr	r3, [r7, #32]
 8004292:	6819      	ldr	r1, [r3, #0]
 8004294:	480d      	ldr	r0, [pc, #52]	; (80042cc <bt_dev_sts_main+0xb0>)
 8004296:	4613      	mov	r3, r2
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	4413      	add	r3, r2
 800429c:	440b      	add	r3, r1
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	4403      	add	r3, r0
 80042a2:	791b      	ldrb	r3, [r3, #4]
 80042a4:	2b04      	cmp	r3, #4
 80042a6:	d0c0      	beq.n	800422a <bt_dev_sts_main+0xe>
			this->state = fsm[this->state][msg->msg_type].nxt_state;
 80042a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	6819      	ldr	r1, [r3, #0]
 80042b0:	4806      	ldr	r0, [pc, #24]	; (80042cc <bt_dev_sts_main+0xb0>)
 80042b2:	4613      	mov	r3, r2
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	4413      	add	r3, r2
 80042b8:	440b      	add	r3, r1
 80042ba:	00db      	lsls	r3, r3, #3
 80042bc:	4403      	add	r3, r0
 80042be:	791b      	ldrb	r3, [r3, #4]
 80042c0:	461a      	mov	r2, r3
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 80042c6:	e7b0      	b.n	800422a <bt_dev_sts_main+0xe>
 80042c8:	2007e994 	.word	0x2007e994
 80042cc:	08006624 	.word	0x08006624

080042d0 <bt_dev_connect_main>:
	return 0;
}

// 
int bt_dev_connect_main(int argc, char *argv[])
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 80042da:	4b1b      	ldr	r3, [pc, #108]	; (8004348 <bt_dev_connect_main+0x78>)
 80042dc:	613b      	str	r3, [r7, #16]
	GPIO_PinState status = 0U;
 80042de:	2300      	movs	r3, #0
 80042e0:	73fb      	strb	r3, [r7, #15]
	uint8_t cnt = 0U;
 80042e2:	2300      	movs	r3, #0
 80042e4:	75fb      	strb	r3, [r7, #23]
	
	while(1){
		// TASK_PERIOD
		kz_tsleep(BT_STATUS_CHECK_PERIOD);
 80042e6:	2032      	movs	r0, #50	; 0x32
 80042e8:	f001 ffb4 	bl	8006254 <kz_tsleep>
		
		// 
		status = HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_3);
 80042ec:	2108      	movs	r1, #8
 80042ee:	4817      	ldr	r0, [pc, #92]	; (800434c <bt_dev_connect_main+0x7c>)
 80042f0:	f7fc fa4e 	bl	8000790 <HAL_GPIO_ReadPin>
 80042f4:	4603      	mov	r3, r0
 80042f6:	73fb      	strb	r3, [r7, #15]
		
		// 
		this->con_sts |= (status << cnt);
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 80042fe:	b25a      	sxtb	r2, r3
 8004300:	7bf9      	ldrb	r1, [r7, #15]
 8004302:	7dfb      	ldrb	r3, [r7, #23]
 8004304:	fa01 f303 	lsl.w	r3, r1, r3
 8004308:	b25b      	sxtb	r3, r3
 800430a:	4313      	orrs	r3, r2
 800430c:	b25b      	sxtb	r3, r3
 800430e:	b2da      	uxtb	r2, r3
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
		
		// 
		cnt++;
 8004316:	7dfb      	ldrb	r3, [r7, #23]
 8004318:	3301      	adds	r3, #1
 800431a:	75fb      	strb	r3, [r7, #23]
		
		if (cnt < BT_STATUS_CHECK_CHATTER_NUM) {
 800431c:	7dfb      	ldrb	r3, [r7, #23]
 800431e:	2b03      	cmp	r3, #3
 8004320:	d910      	bls.n	8004344 <bt_dev_connect_main+0x74>
			continue;
		}
		
		// 
		cnt = 0;
 8004322:	2300      	movs	r3, #0
 8004324:	75fb      	strb	r3, [r7, #23]
		
		// 
		if (this->con_sts == BT_CONNECTED) {
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800432c:	2b0f      	cmp	r3, #15
 800432e:	d102      	bne.n	8004336 <bt_dev_connect_main+0x66>
			// 
			bt_dev_connected();
 8004330:	f7ff fde0 	bl	8003ef4 <bt_dev_connected>
 8004334:	e001      	b.n	800433a <bt_dev_connect_main+0x6a>
		// 
		} else {
			// 
			bt_dev_unconnected();
 8004336:	f7ff fdfd 	bl	8003f34 <bt_dev_unconnected>
		}
		
		// 
		this->con_sts = 0U;
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 8004342:	e7d0      	b.n	80042e6 <bt_dev_connect_main+0x16>
			continue;
 8004344:	bf00      	nop
		kz_tsleep(BT_STATUS_CHECK_PERIOD);
 8004346:	e7ce      	b.n	80042e6 <bt_dev_connect_main+0x16>
 8004348:	2007e994 	.word	0x2007e994
 800434c:	48001800 	.word	0x48001800

08004350 <bt_dev_init>:
}


// BlueTooth
int32_t bt_dev_init(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af02      	add	r7, sp, #8
	BT_CTL *this = &bt_ctl;
 8004356:	4b24      	ldr	r3, [pc, #144]	; (80043e8 <bt_dev_init+0x98>)
 8004358:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// usart
	ret = usart_open(BT_USART_CH, BT_BAUDRATE);
 800435a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800435e:	2001      	movs	r0, #1
 8004360:	f000 fe3a 	bl	8004fd8 <usart_open>
 8004364:	6038      	str	r0, [r7, #0]
	// usart
	if (ret != 0) {
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d002      	beq.n	8004372 <bt_dev_init+0x22>
		return -1;
 800436c:	f04f 33ff 	mov.w	r3, #4294967295
 8004370:	e036      	b.n	80043e0 <bt_dev_init+0x90>
	}
	
	// 
	memset(this, 0, sizeof(BT_CTL));
 8004372:	f240 421c 	movw	r2, #1052	; 0x41c
 8004376:	2100      	movs	r1, #0
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f002 f870 	bl	800645e <memset>
	
	// ID
	this->msg_id = MSGBOX_ID_BTMAIN;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	741a      	strb	r2, [r3, #16]
	
	// 
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 8004384:	2300      	movs	r3, #0
 8004386:	9301      	str	r3, [sp, #4]
 8004388:	2300      	movs	r3, #0
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004390:	2208      	movs	r2, #8
 8004392:	4916      	ldr	r1, [pc, #88]	; (80043ec <bt_dev_init+0x9c>)
 8004394:	4816      	ldr	r0, [pc, #88]	; (80043f0 <bt_dev_init+0xa0>)
 8004396:	f001 fea5 	bl	80060e4 <kz_run>
 800439a:	4602      	mov	r2, r0
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	605a      	str	r2, [r3, #4]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80043a0:	2300      	movs	r3, #0
 80043a2:	9301      	str	r3, [sp, #4]
 80043a4:	2300      	movs	r3, #0
 80043a6:	9300      	str	r3, [sp, #0]
 80043a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043ac:	2208      	movs	r2, #8
 80043ae:	4911      	ldr	r1, [pc, #68]	; (80043f4 <bt_dev_init+0xa4>)
 80043b0:	4811      	ldr	r0, [pc, #68]	; (80043f8 <bt_dev_init+0xa8>)
 80043b2:	f001 fe97 	bl	80060e4 <kz_run>
 80043b6:	4602      	mov	r2, r0
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	609a      	str	r2, [r3, #8]
	this->tsk_con_id = kz_run(bt_dev_connect_main, "bt_dev_connect_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80043bc:	2300      	movs	r3, #0
 80043be:	9301      	str	r3, [sp, #4]
 80043c0:	2300      	movs	r3, #0
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043c8:	2208      	movs	r2, #8
 80043ca:	490c      	ldr	r1, [pc, #48]	; (80043fc <bt_dev_init+0xac>)
 80043cc:	480c      	ldr	r0, [pc, #48]	; (8004400 <bt_dev_init+0xb0>)
 80043ce:	f001 fe89 	bl	80060e4 <kz_run>
 80043d2:	4602      	mov	r2, r0
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	60da      	str	r2, [r3, #12]
	
	// 
	this->state = ST_INITIALIZED;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	601a      	str	r2, [r3, #0]
	
	return 0;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	2007e994 	.word	0x2007e994
 80043ec:	08006550 	.word	0x08006550
 80043f0:	08004199 	.word	0x08004199
 80043f4:	08006560 	.word	0x08006560
 80043f8:	0800421d 	.word	0x0800421d
 80043fc:	08006570 	.word	0x08006570
 8004400:	080042d1 	.word	0x080042d1

08004404 <bt_dev_send>:
	}
}

// BlueTooth
int32_t bt_dev_send(BT_SEND_TYPE type, uint8_t *data, uint8_t size)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
 800440a:	4603      	mov	r3, r0
 800440c:	6039      	str	r1, [r7, #0]
 800440e:	71fb      	strb	r3, [r7, #7]
 8004410:	4613      	mov	r3, r2
 8004412:	71bb      	strb	r3, [r7, #6]
	BT_CTL *this = &bt_ctl;
 8004414:	4b27      	ldr	r3, [pc, #156]	; (80044b4 <bt_dev_send+0xb0>)
 8004416:	613b      	str	r3, [r7, #16]
	BT_MSG *msg;
	uint8_t i;
	
	// NULL
	if (data == NULL) {
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d102      	bne.n	8004424 <bt_dev_send+0x20>
		return -1;
 800441e:	f04f 33ff 	mov.w	r3, #4294967295
 8004422:	e043      	b.n	80044ac <bt_dev_send+0xa8>
	}
	
	// 
	if (this->state == ST_UNINITIALIZED) {
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d102      	bne.n	8004432 <bt_dev_send+0x2e>
		return -1;
 800442c:	f04f 33ff 	mov.w	r3, #4294967295
 8004430:	e03c      	b.n	80044ac <bt_dev_send+0xa8>
	}
	
	// 
	if (this->snd_buf.size != 0) {
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8004438:	2b00      	cmp	r3, #0
 800443a:	d002      	beq.n	8004442 <bt_dev_send+0x3e>
		return -1;
 800443c:	f04f 33ff 	mov.w	r3, #4294967295
 8004440:	e034      	b.n	80044ac <bt_dev_send+0xa8>
	}
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8004442:	2010      	movs	r0, #16
 8004444:	f001 fe9f 	bl	8006186 <kz_kmalloc>
 8004448:	60f8      	str	r0, [r7, #12]
	msg->msg_type = EVENT_SEND;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2202      	movs	r2, #2
 800444e:	601a      	str	r2, [r3, #0]
	
	// 
	INTR_DISABLE;
 8004450:	b671      	cpsid	f
	
	// 
	for (i = 0; i < size; i++) {
 8004452:	2300      	movs	r3, #0
 8004454:	75fb      	strb	r3, [r7, #23]
 8004456:	e00c      	b.n	8004472 <bt_dev_send+0x6e>
		this->snd_buf.data[i] = *(data++);
 8004458:	7dfa      	ldrb	r2, [r7, #23]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	1c59      	adds	r1, r3, #1
 800445e:	6039      	str	r1, [r7, #0]
 8004460:	7819      	ldrb	r1, [r3, #0]
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	4413      	add	r3, r2
 8004466:	460a      	mov	r2, r1
 8004468:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
	for (i = 0; i < size; i++) {
 800446c:	7dfb      	ldrb	r3, [r7, #23]
 800446e:	3301      	adds	r3, #1
 8004470:	75fb      	strb	r3, [r7, #23]
 8004472:	7dfa      	ldrb	r2, [r7, #23]
 8004474:	79bb      	ldrb	r3, [r7, #6]
 8004476:	429a      	cmp	r2, r3
 8004478:	d3ee      	bcc.n	8004458 <bt_dev_send+0x54>
	}
	// 
	this->snd_buf.size = size;
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	79ba      	ldrb	r2, [r7, #6]
 800447e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
	
	// 
	INTR_ENABLE;
 8004482:	b661      	cpsie	f
	
	msg->msg_data.type = type;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	79fa      	ldrb	r2, [r7, #7]
 8004488:	711a      	strb	r2, [r3, #4]
	msg->msg_data.data = this->snd_buf.data;
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	f203 2212 	addw	r2, r3, #530	; 0x212
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	609a      	str	r2, [r3, #8]
	msg->msg_data.size = this->snd_buf.size;
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	731a      	strb	r2, [r3, #12]
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	7c1b      	ldrb	r3, [r3, #16]
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	2110      	movs	r1, #16
 80044a6:	4618      	mov	r0, r3
 80044a8:	f001 fe8f 	bl	80061ca <kz_send>
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3718      	adds	r7, #24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	2007e994 	.word	0x2007e994

080044b8 <bt_dev_set_cmd>:
	return 0;
}

// 
void bt_dev_set_cmd(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "bt_dev connect_check";
 80044be:	4b0e      	ldr	r3, [pc, #56]	; (80044f8 <bt_dev_set_cmd+0x40>)
 80044c0:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_connect_check;
 80044c2:	4b0e      	ldr	r3, [pc, #56]	; (80044fc <bt_dev_set_cmd+0x44>)
 80044c4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80044c6:	463b      	mov	r3, r7
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff fb39 	bl	8003b40 <console_set_command>
	cmd.input = "bt_dev version";
 80044ce:	4b0c      	ldr	r3, [pc, #48]	; (8004500 <bt_dev_set_cmd+0x48>)
 80044d0:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_version;
 80044d2:	4b0c      	ldr	r3, [pc, #48]	; (8004504 <bt_dev_set_cmd+0x4c>)
 80044d4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80044d6:	463b      	mov	r3, r7
 80044d8:	4618      	mov	r0, r3
 80044da:	f7ff fb31 	bl	8003b40 <console_set_command>
	cmd.input = "bt_dev name";
 80044de:	4b0a      	ldr	r3, [pc, #40]	; (8004508 <bt_dev_set_cmd+0x50>)
 80044e0:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_name;
 80044e2:	4b0a      	ldr	r3, [pc, #40]	; (800450c <bt_dev_set_cmd+0x54>)
 80044e4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80044e6:	463b      	mov	r3, r7
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7ff fb29 	bl	8003b40 <console_set_command>
}
 80044ee:	bf00      	nop
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	08006584 	.word	0x08006584
 80044fc:	08004135 	.word	0x08004135
 8004500:	0800659c 	.word	0x0800659c
 8004504:	08004153 	.word	0x08004153
 8004508:	080065ac 	.word	0x080065ac
 800450c:	08004171 	.word	0x08004171

08004510 <pcm3060_init>:
};

// 
// PCM3060
void pcm3060_init(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
	PCM3060_CTL *this = &pcm3060_ctl;
 8004516:	4b07      	ldr	r3, [pc, #28]	; (8004534 <pcm3060_init+0x24>)
 8004518:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(PCM3060_CTL));
 800451a:	2201      	movs	r2, #1
 800451c:	2100      	movs	r1, #0
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f001 ff9d 	bl	800645e <memset>
	
	// 
	this->status = PCM3060_ST_INITIALIZED;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	701a      	strb	r2, [r3, #0]
	
	return;
 800452a:	bf00      	nop
}
 800452c:	3708      	adds	r7, #8
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	2007edb0 	.word	0x2007edb0

08004538 <pcm3060_open>:

int32_t pcm3060_open(uint32_t fs, uint8_t data_width)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b088      	sub	sp, #32
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	460b      	mov	r3, r1
 8004542:	70fb      	strb	r3, [r7, #3]
	PCM3060_CTL *this = &pcm3060_ctl;
 8004544:	4b2d      	ldr	r3, [pc, #180]	; (80045fc <pcm3060_open+0xc4>)
 8004546:	61bb      	str	r3, [r7, #24]
	SAI_OPEN open_par;
	uint8_t i;
	int32_t ret;
	
	// I2C
	ret = i2c_wrapper_open(PCM3060_USE_I2C_CH);
 8004548:	2001      	movs	r0, #1
 800454a:	f000 f8f9 	bl	8004740 <i2c_wrapper_open>
 800454e:	6178      	str	r0, [r7, #20]
	if (ret != 0) {
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d002      	beq.n	800455c <pcm3060_open+0x24>
		return -1;
 8004556:	f04f 33ff 	mov.w	r3, #4294967295
 800455a:	e04a      	b.n	80045f2 <pcm3060_open+0xba>
	}
	
	// SAI
	memcpy(&open_par, &sai_open_par, sizeof(SAI_OPEN));
 800455c:	4a28      	ldr	r2, [pc, #160]	; (8004600 <pcm3060_open+0xc8>)
 800455e:	f107 0308 	add.w	r3, r7, #8
 8004562:	ca07      	ldmia	r2, {r0, r1, r2}
 8004564:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	// SAI
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 8004568:	2300      	movs	r3, #0
 800456a:	77fb      	strb	r3, [r7, #31]
 800456c:	e009      	b.n	8004582 <pcm3060_open+0x4a>
		if (data_width == fs_conv_tbl[i]) {
 800456e:	78fa      	ldrb	r2, [r7, #3]
 8004570:	7ffb      	ldrb	r3, [r7, #31]
 8004572:	4924      	ldr	r1, [pc, #144]	; (8004604 <pcm3060_open+0xcc>)
 8004574:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004578:	429a      	cmp	r2, r3
 800457a:	d006      	beq.n	800458a <pcm3060_open+0x52>
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 800457c:	7ffb      	ldrb	r3, [r7, #31]
 800457e:	3301      	adds	r3, #1
 8004580:	77fb      	strb	r3, [r7, #31]
 8004582:	7ffb      	ldrb	r3, [r7, #31]
 8004584:	2b05      	cmp	r3, #5
 8004586:	d9f2      	bls.n	800456e <pcm3060_open+0x36>
 8004588:	e000      	b.n	800458c <pcm3060_open+0x54>
			break;
 800458a:	bf00      	nop
		}
	}
	
	// 
	if (i >= SAI_DATA_WIDTH_MAX) {
 800458c:	7ffb      	ldrb	r3, [r7, #31]
 800458e:	2b05      	cmp	r3, #5
 8004590:	d902      	bls.n	8004598 <pcm3060_open+0x60>
		return -1;
 8004592:	f04f 33ff 	mov.w	r3, #4294967295
 8004596:	e02c      	b.n	80045f2 <pcm3060_open+0xba>
	}
	// 
	open_par.width = i;
 8004598:	7ffb      	ldrb	r3, [r7, #31]
 800459a:	72fb      	strb	r3, [r7, #11]
	open_par.fs = fs;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	60fb      	str	r3, [r7, #12]
	// SAI
	ret = sai_open(PCM3060_USE_SAI_CH, &open_par);
 80045a0:	f107 0308 	add.w	r3, r7, #8
 80045a4:	4619      	mov	r1, r3
 80045a6:	2000      	movs	r0, #0
 80045a8:	f000 fbb6 	bl	8004d18 <sai_open>
 80045ac:	6178      	str	r0, [r7, #20]
	if (ret != 0) {
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d002      	beq.n	80045ba <pcm3060_open+0x82>
		return -1;
 80045b4:	f04f 33ff 	mov.w	r3, #4294967295
 80045b8:	e01b      	b.n	80045f2 <pcm3060_open+0xba>
	}
	
	// RST
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80045ba:	2200      	movs	r2, #0
 80045bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80045c0:	4811      	ldr	r0, [pc, #68]	; (8004608 <pcm3060_open+0xd0>)
 80045c2:	f7fc f8fd 	bl	80007c0 <HAL_GPIO_WritePin>
	
	// PCM3060
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 80045c6:	2300      	movs	r3, #0
 80045c8:	77fb      	strb	r3, [r7, #31]
 80045ca:	e00b      	b.n	80045e4 <pcm3060_open+0xac>
		i2c_wrapper_send(PCM3060_USE_I2C_CH, PCM3060_SLAVE_ADDRESS, &pcm3060_setting[i], 2);
 80045cc:	7ffb      	ldrb	r3, [r7, #31]
 80045ce:	005b      	lsls	r3, r3, #1
 80045d0:	4a0e      	ldr	r2, [pc, #56]	; (800460c <pcm3060_open+0xd4>)
 80045d2:	441a      	add	r2, r3
 80045d4:	2302      	movs	r3, #2
 80045d6:	218c      	movs	r1, #140	; 0x8c
 80045d8:	2001      	movs	r0, #1
 80045da:	f000 f943 	bl	8004864 <i2c_wrapper_send>
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 80045de:	7ffb      	ldrb	r3, [r7, #31]
 80045e0:	3301      	adds	r3, #1
 80045e2:	77fb      	strb	r3, [r7, #31]
 80045e4:	7ffb      	ldrb	r3, [r7, #31]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d0f0      	beq.n	80045cc <pcm3060_open+0x94>
	}
	
	// 
	this->status = PCM3060_ST_OPEND;
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	2202      	movs	r2, #2
 80045ee:	701a      	strb	r2, [r3, #0]
	
	return 0;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3720      	adds	r7, #32
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	2007edb0 	.word	0x2007edb0
 8004600:	080066b4 	.word	0x080066b4
 8004604:	0800669c 	.word	0x0800669c
 8004608:	48000800 	.word	0x48000800
 800460c:	080066c0 	.word	0x080066c0

08004610 <Error_Handler>:
#define get_err_vec_no(ch)		(i2c_cfg_tbl[ch].err_irq.vec_no)		// 

// 
// I2C
static void Error_Handler(void)
{
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
	while(1) {} ;
 8004614:	e7fe      	b.n	8004614 <Error_Handler+0x4>
	...

08004618 <I2C1_EV_IRQHandler>:
}

// 
static void I2C1_EV_IRQHandler(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 800461e:	4b06      	ldr	r3, [pc, #24]	; (8004638 <I2C1_EV_IRQHandler+0x20>)
 8004620:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d003      	beq.n	8004630 <I2C1_EV_IRQHandler+0x18>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4618      	mov	r0, r3
 800462c:	f7fc f9e8 	bl	8000a00 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8004630:	bf00      	nop
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	2007edb4 	.word	0x2007edb4

0800463c <I2C1_ER_IRQHandler>:

static void I2C1_ER_IRQHandler(void)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8004642:	4b06      	ldr	r3, [pc, #24]	; (800465c <I2C1_ER_IRQHandler+0x20>)
 8004644:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d003      	beq.n	8004654 <I2C1_ER_IRQHandler+0x18>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4618      	mov	r0, r3
 8004650:	f7fc f9f0 	bl	8000a34 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8004654:	bf00      	nop
 8004656:	3708      	adds	r7, #8
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	2007edb4 	.word	0x2007edb4

08004660 <I2C2_EV_IRQHandler>:

static void I2C2_EV_IRQHandler(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8004666:	4b06      	ldr	r3, [pc, #24]	; (8004680 <I2C2_EV_IRQHandler+0x20>)
 8004668:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d003      	beq.n	8004678 <I2C2_EV_IRQHandler+0x18>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4618      	mov	r0, r3
 8004674:	f7fc f9c4 	bl	8000a00 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8004678:	bf00      	nop
 800467a:	3708      	adds	r7, #8
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	2007ee08 	.word	0x2007ee08

08004684 <I2C2_ER_IRQHandler>:

static void I2C2_ER_IRQHandler(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 800468a:	4b06      	ldr	r3, [pc, #24]	; (80046a4 <I2C2_ER_IRQHandler+0x20>)
 800468c:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d003      	beq.n	800469c <I2C2_ER_IRQHandler+0x18>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4618      	mov	r0, r3
 8004698:	f7fc f9cc 	bl	8000a34 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 800469c:	bf00      	nop
 800469e:	3708      	adds	r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	2007ee08 	.word	0x2007ee08

080046a8 <i2c_wrapper_init>:

// 
// I2C
void i2c_wrapper_init(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
	I2C_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 80046ae:	2300      	movs	r3, #0
 80046b0:	607b      	str	r3, [r7, #4]
 80046b2:	e03a      	b.n	800472a <i2c_wrapper_init+0x82>
		// 
		this = get_myself(ch);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2254      	movs	r2, #84	; 0x54
 80046b8:	fb02 f303 	mul.w	r3, r2, r3
 80046bc:	4a1e      	ldr	r2, [pc, #120]	; (8004738 <i2c_wrapper_init+0x90>)
 80046be:	4413      	add	r3, r2
 80046c0:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(I2C_CTL));
 80046c2:	2254      	movs	r2, #84	; 0x54
 80046c4:	2100      	movs	r1, #0
 80046c6:	6838      	ldr	r0, [r7, #0]
 80046c8:	f001 fec9 	bl	800645e <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80046cc:	491b      	ldr	r1, [pc, #108]	; (800473c <i2c_wrapper_init+0x94>)
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	4613      	mov	r3, r2
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	1a9b      	subs	r3, r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	440b      	add	r3, r1
 80046da:	330c      	adds	r3, #12
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	b218      	sxth	r0, r3
 80046e0:	4916      	ldr	r1, [pc, #88]	; (800473c <i2c_wrapper_init+0x94>)
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	4613      	mov	r3, r2
 80046e6:	00db      	lsls	r3, r3, #3
 80046e8:	1a9b      	subs	r3, r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	440b      	add	r3, r1
 80046ee:	3308      	adds	r3, #8
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4619      	mov	r1, r3
 80046f4:	f001 fd99 	bl	800622a <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 80046f8:	4910      	ldr	r1, [pc, #64]	; (800473c <i2c_wrapper_init+0x94>)
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	4613      	mov	r3, r2
 80046fe:	00db      	lsls	r3, r3, #3
 8004700:	1a9b      	subs	r3, r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	440b      	add	r3, r1
 8004706:	3318      	adds	r3, #24
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	b218      	sxth	r0, r3
 800470c:	490b      	ldr	r1, [pc, #44]	; (800473c <i2c_wrapper_init+0x94>)
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	4613      	mov	r3, r2
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	1a9b      	subs	r3, r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	440b      	add	r3, r1
 800471a:	3314      	adds	r3, #20
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4619      	mov	r1, r3
 8004720:	f001 fd83 	bl	800622a <kz_setintr>
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	3301      	adds	r3, #1
 8004728:	607b      	str	r3, [r7, #4]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d9c1      	bls.n	80046b4 <i2c_wrapper_init+0xc>
	}
}
 8004730:	bf00      	nop
 8004732:	3708      	adds	r7, #8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	2007edb4 	.word	0x2007edb4
 800473c:	080066c4 	.word	0x080066c4

08004740 <i2c_wrapper_open>:

// I2C
int32_t i2c_wrapper_open(I2C_CH ch)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	4603      	mov	r3, r0
 8004748:	71fb      	strb	r3, [r7, #7]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 800474a:	79fb      	ldrb	r3, [r7, #7]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d902      	bls.n	8004756 <i2c_wrapper_open+0x16>
		return -1;
 8004750:	f04f 33ff 	mov.w	r3, #4294967295
 8004754:	e07e      	b.n	8004854 <i2c_wrapper_open+0x114>
	}
	
	// 
	this = get_myself(ch);
 8004756:	79fb      	ldrb	r3, [r7, #7]
 8004758:	2254      	movs	r2, #84	; 0x54
 800475a:	fb02 f303 	mul.w	r3, r2, r3
 800475e:	4a3f      	ldr	r2, [pc, #252]	; (800485c <i2c_wrapper_open+0x11c>)
 8004760:	4413      	add	r3, r2
 8004762:	60fb      	str	r3, [r7, #12]
	
	// 
	this->hi2c1.Instance = get_instance(ch);
 8004764:	79fa      	ldrb	r2, [r7, #7]
 8004766:	493e      	ldr	r1, [pc, #248]	; (8004860 <i2c_wrapper_open+0x120>)
 8004768:	4613      	mov	r3, r2
 800476a:	00db      	lsls	r3, r3, #3
 800476c:	1a9b      	subs	r3, r3, r2
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	440b      	add	r3, r1
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	601a      	str	r2, [r3, #0]
	this->hi2c1.Init.Timing = 0x00000004;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2204      	movs	r2, #4
 800477c:	605a      	str	r2, [r3, #4]
	this->hi2c1.Init.OwnAddress1 = 0;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	609a      	str	r2, [r3, #8]
	this->hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2201      	movs	r2, #1
 8004788:	60da      	str	r2, [r3, #12]
	this->hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	611a      	str	r2, [r3, #16]
	this->hi2c1.Init.OwnAddress2 = 0;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	615a      	str	r2, [r3, #20]
	this->hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	619a      	str	r2, [r3, #24]
	this->hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	61da      	str	r2, [r3, #28]
	this->hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	621a      	str	r2, [r3, #32]
	// I2C
	if (HAL_I2C_Init(&(this->hi2c1)) != HAL_OK)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fc f820 	bl	80007f0 <HAL_I2C_Init>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <i2c_wrapper_open+0x7a>
	{
		Error_Handler();
 80047b6:	f7ff ff2b 	bl	8004610 <Error_Handler>
	}
	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&(this->hi2c1), I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2100      	movs	r1, #0
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fd fb4e 	bl	8001e60 <HAL_I2CEx_ConfigAnalogFilter>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <i2c_wrapper_open+0x8e>
	{
		Error_Handler();
 80047ca:	f7ff ff21 	bl	8004610 <Error_Handler>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&(this->hi2c1), 0) != HAL_OK)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2100      	movs	r1, #0
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fd fb8f 	bl	8001ef6 <HAL_I2CEx_ConfigDigitalFilter>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <i2c_wrapper_open+0xa2>
	{
		Error_Handler();
 80047de:	f7ff ff17 	bl	8004610 <Error_Handler>
	}
	
	// 
	HAL_NVIC_SetPriority(get_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 80047e2:	79fa      	ldrb	r2, [r7, #7]
 80047e4:	491e      	ldr	r1, [pc, #120]	; (8004860 <i2c_wrapper_open+0x120>)
 80047e6:	4613      	mov	r3, r2
 80047e8:	00db      	lsls	r3, r3, #3
 80047ea:	1a9b      	subs	r3, r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	440b      	add	r3, r1
 80047f0:	3304      	adds	r3, #4
 80047f2:	f993 3000 	ldrsb.w	r3, [r3]
 80047f6:	2200      	movs	r2, #0
 80047f8:	2105      	movs	r1, #5
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7fb fd9f 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_irq_type(ch));
 8004800:	79fa      	ldrb	r2, [r7, #7]
 8004802:	4917      	ldr	r1, [pc, #92]	; (8004860 <i2c_wrapper_open+0x120>)
 8004804:	4613      	mov	r3, r2
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	1a9b      	subs	r3, r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	440b      	add	r3, r1
 800480e:	3304      	adds	r3, #4
 8004810:	f993 3000 	ldrsb.w	r3, [r3]
 8004814:	4618      	mov	r0, r3
 8004816:	f7fb fdae 	bl	8000376 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(get_err_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 800481a:	79fa      	ldrb	r2, [r7, #7]
 800481c:	4910      	ldr	r1, [pc, #64]	; (8004860 <i2c_wrapper_open+0x120>)
 800481e:	4613      	mov	r3, r2
 8004820:	00db      	lsls	r3, r3, #3
 8004822:	1a9b      	subs	r3, r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	440b      	add	r3, r1
 8004828:	3310      	adds	r3, #16
 800482a:	f993 3000 	ldrsb.w	r3, [r3]
 800482e:	2200      	movs	r2, #0
 8004830:	2105      	movs	r1, #5
 8004832:	4618      	mov	r0, r3
 8004834:	f7fb fd83 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_err_irq_type(ch));
 8004838:	79fa      	ldrb	r2, [r7, #7]
 800483a:	4909      	ldr	r1, [pc, #36]	; (8004860 <i2c_wrapper_open+0x120>)
 800483c:	4613      	mov	r3, r2
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	1a9b      	subs	r3, r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	440b      	add	r3, r1
 8004846:	3310      	adds	r3, #16
 8004848:	f993 3000 	ldrsb.w	r3, [r3]
 800484c:	4618      	mov	r0, r3
 800484e:	f7fb fd92 	bl	8000376 <HAL_NVIC_EnableIRQ>

	return 0;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	2007edb4 	.word	0x2007edb4
 8004860:	080066c4 	.word	0x080066c4

08004864 <i2c_wrapper_send>:

// I2C
int32_t i2c_wrapper_send(I2C_CH ch, uint8_t slave_addr, uint8_t *data, uint32_t size) 
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	60ba      	str	r2, [r7, #8]
 800486c:	607b      	str	r3, [r7, #4]
 800486e:	4603      	mov	r3, r0
 8004870:	73fb      	strb	r3, [r7, #15]
 8004872:	460b      	mov	r3, r1
 8004874:	73bb      	strb	r3, [r7, #14]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8004876:	7bfb      	ldrb	r3, [r7, #15]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d902      	bls.n	8004882 <i2c_wrapper_send+0x1e>
		return -1;
 800487c:	f04f 33ff 	mov.w	r3, #4294967295
 8004880:	e024      	b.n	80048cc <i2c_wrapper_send+0x68>
	}
	
	// NULL
	if (data == NULL) {
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d102      	bne.n	800488e <i2c_wrapper_send+0x2a>
		return -1;
 8004888:	f04f 33ff 	mov.w	r3, #4294967295
 800488c:	e01e      	b.n	80048cc <i2c_wrapper_send+0x68>
	}
	
	// 
	this = get_myself(ch);
 800488e:	7bfb      	ldrb	r3, [r7, #15]
 8004890:	2254      	movs	r2, #84	; 0x54
 8004892:	fb02 f303 	mul.w	r3, r2, r3
 8004896:	4a0f      	ldr	r2, [pc, #60]	; (80048d4 <i2c_wrapper_send+0x70>)
 8004898:	4413      	add	r3, r2
 800489a:	617b      	str	r3, [r7, #20]
	
	// (sample)
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 800489c:	e008      	b.n	80048b0 <i2c_wrapper_send+0x4c>
		/* Error_Handler() function is called when Timout error occurs.
		 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
		 Master restarts communication */
		if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7fc f98a 	bl	8000bba <HAL_I2C_GetError>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b04      	cmp	r3, #4
 80048aa:	d001      	beq.n	80048b0 <i2c_wrapper_send+0x4c>
			Error_Handler();
 80048ac:	f7ff feb0 	bl	8004610 <Error_Handler>
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 80048b0:	6978      	ldr	r0, [r7, #20]
 80048b2:	7bbb      	ldrb	r3, [r7, #14]
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	005b      	lsls	r3, r3, #1
 80048b8:	b299      	uxth	r1, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	b29b      	uxth	r3, r3
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	f7fc f82e 	bl	8000920 <HAL_I2C_Master_Transmit_IT>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1e9      	bne.n	800489e <i2c_wrapper_send+0x3a>
		}
	}
	
	return 0;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3718      	adds	r7, #24
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	2007edb4 	.word	0x2007edb4

080048d8 <sai_common_handler>:
static SAI_CTL sai_ctl[SAI_CH_MAX];
#define get_myself(n) (&sai_ctl[(n)])

// 
static void sai_common_handler(SAI_CH ch)
{
 80048d8:	b480      	push	{r7}
 80048da:	b089      	sub	sp, #36	; 0x24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	4603      	mov	r3, r0
 80048e0:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	RING_BUF *buf_info;
	uint8_t i;
	
	// 
	sai_base_addr = get_reg(ch);
 80048e2:	79fa      	ldrb	r2, [r7, #7]
 80048e4:	492e      	ldr	r1, [pc, #184]	; (80049a0 <sai_common_handler+0xc8>)
 80048e6:	4613      	mov	r3, r2
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	4413      	add	r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	61bb      	str	r3, [r7, #24]
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	69db      	ldr	r3, [r3, #28]
 80048f8:	f043 0201 	orr.w	r2, r3, #1
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	61da      	str	r2, [r3, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d042      	beq.n	8004992 <sai_common_handler+0xba>
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	f003 0308 	and.w	r3, r3, #8
 8004914:	2b00      	cmp	r3, #0
 8004916:	d03c      	beq.n	8004992 <sai_common_handler+0xba>
		// 
		this = get_myself(ch);
 8004918:	79fb      	ldrb	r3, [r7, #7]
 800491a:	f640 0218 	movw	r2, #2072	; 0x818
 800491e:	fb02 f303 	mul.w	r3, r2, r3
 8004922:	4a20      	ldr	r2, [pc, #128]	; (80049a4 <sai_common_handler+0xcc>)
 8004924:	4413      	add	r3, r2
 8004926:	617b      	str	r3, [r7, #20]
		tx_info = &(this->tx_info);
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	3304      	adds	r3, #4
 800492c:	613b      	str	r3, [r7, #16]
		buf_info = &(tx_info->s_buf);
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	3304      	adds	r3, #4
 8004932:	60fb      	str	r3, [r7, #12]
		// FIFO
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8004934:	2300      	movs	r3, #0
 8004936:	77fb      	strb	r3, [r7, #31]
 8004938:	e026      	b.n	8004988 <sai_common_handler+0xb0>
			// 
			if (buf_info->w_idx != buf_info->r_idx) {
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8004946:	429a      	cmp	r2, r3
 8004948:	d010      	beq.n	800496c <sai_common_handler+0x94>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	621a      	str	r2, [r3, #32]
				// 
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8004960:	3301      	adds	r3, #1
 8004962:	b2da      	uxtb	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
 800496a:	e00a      	b.n	8004982 <sai_common_handler+0xaa>
			// 
			} else {
				// 
				sai_base_addr->aim &= ~AIM_FRQIE;
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	f023 0208 	bic.w	r2, r3, #8
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	615a      	str	r2, [r3, #20]
				// 
				this->status = ST_OPENED;
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	2202      	movs	r2, #2
 800497c:	701a      	strb	r2, [r3, #0]
				break;
 800497e:	bf00      	nop
			}
		}
	}
}
 8004980:	e007      	b.n	8004992 <sai_common_handler+0xba>
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8004982:	7ffb      	ldrb	r3, [r7, #31]
 8004984:	3301      	adds	r3, #1
 8004986:	77fb      	strb	r3, [r7, #31]
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	789b      	ldrb	r3, [r3, #2]
 800498c:	7ffa      	ldrb	r2, [r7, #31]
 800498e:	429a      	cmp	r2, r3
 8004990:	d3d3      	bcc.n	800493a <sai_common_handler+0x62>
}
 8004992:	bf00      	nop
 8004994:	3724      	adds	r7, #36	; 0x24
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	080066fc 	.word	0x080066fc
 80049a4:	2007ee5c 	.word	0x2007ee5c

080049a8 <sai1_handler>:

// 
void sai1_handler(void){
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
	sai_common_handler(SAI_CH1);
 80049ac:	2000      	movs	r0, #0
 80049ae:	f7ff ff93 	bl	80048d8 <sai_common_handler>
}
 80049b2:	bf00      	nop
 80049b4:	bd80      	pop	{r7, pc}
	...

080049b8 <set_config>:
// 
// 
// SAI1chSAI_ASAI_B2BlockSAI_A
// I2SLSB-JustifiedMSB-Justified(SPIDFPDM)
static int32_t set_config(SAI_CH ch, SAI_OPEN *par)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b090      	sub	sp, #64	; 0x40
 80049bc:	af00      	add	r7, sp, #0
 80049be:	4603      	mov	r3, r0
 80049c0:	6039      	str	r1, [r7, #0]
 80049c2:	71fb      	strb	r3, [r7, #7]
	uint32_t sai_clock;
	uint32_t mckdiv;
	uint32_t tmp_flame_sync_active_length;
	uint32_t flame_sync_active_length;
	uint32_t flame_length;
	uint32_t fboff = 0UL;
 80049c4:	2300      	movs	r3, #0
 80049c6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t tmp_acr1 = 0UL;
 80049c8:	2300      	movs	r3, #0
 80049ca:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t tmp_acr2 = 0UL;
 80049cc:	2300      	movs	r3, #0
 80049ce:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t tmp_afrcr = 0UL;
 80049d0:	2300      	movs	r3, #0
 80049d2:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t tmp_aslotr = 0UL;
 80049d4:	2300      	movs	r3, #0
 80049d6:	623b      	str	r3, [r7, #32]
	uint8_t i;
	
	// 
	if ((par->mode >= SAI_MODE_MAX) || (par->fmt >= SAI_FMT_MAX) || 
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d80b      	bhi.n	80049f8 <set_config+0x40>
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	785b      	ldrb	r3, [r3, #1]
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d807      	bhi.n	80049f8 <set_config+0x40>
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX)) {
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	789b      	ldrb	r3, [r3, #2]
	if ((par->mode >= SAI_MODE_MAX) || (par->fmt >= SAI_FMT_MAX) || 
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d803      	bhi.n	80049f8 <set_config+0x40>
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX)) {
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	78db      	ldrb	r3, [r3, #3]
 80049f4:	2b05      	cmp	r3, #5
 80049f6:	d902      	bls.n	80049fe <set_config+0x46>
		return -1;
 80049f8:	f04f 33ff 	mov.w	r3, #4294967295
 80049fc:	e126      	b.n	8004c4c <set_config+0x294>
	}
	
	// 
	sai_base_addr = get_reg(ch);
 80049fe:	79fa      	ldrb	r2, [r7, #7]
 8004a00:	4994      	ldr	r1, [pc, #592]	; (8004c54 <set_config+0x29c>)
 8004a02:	4613      	mov	r3, r2
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	4413      	add	r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	440b      	add	r3, r1
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	61fb      	str	r3, [r7, #28]
	
	// 
	this = get_myself(ch);
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	f640 0218 	movw	r2, #2072	; 0x818
 8004a16:	fb02 f303 	mul.w	r3, r2, r3
 8004a1a:	4a8f      	ldr	r2, [pc, #572]	; (8004c58 <set_config+0x2a0>)
 8004a1c:	4413      	add	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
	tx_info = &(this->tx_info);
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	3304      	adds	r3, #4
 8004a24:	617b      	str	r3, [r7, #20]
	
	// 
	// SAI
	sai_clock = HAL_RCCEx_GetPeriphCLKFreq(get_clock_no(ch));
 8004a26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7fd feaa 	bl	8002784 <HAL_RCCEx_GetPeriphCLKFreq>
 8004a30:	6138      	str	r0, [r7, #16]
       - If NOMCK = 1 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
	// Master Clock
	if (par->is_mclk_used) {
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	7a1b      	ldrb	r3, [r3, #8]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d06e      	beq.n	8004b18 <set_config+0x160>
		// SCK() = MCLK * (FRL + 1) / 256
		// MCKDIV = SAI / (FS * 256)
		// (*)SAI12MHzFS15.625kHz23.4375kHz2
		// (*)1624kHz
		// MCLK
		tmp_acr1 &= ~ACR1_NOMCK;
 8004a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a3c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004a40:	633b      	str	r3, [r7, #48]	; 0x30
		// 
		mckdiv = (uint32_t)((sai_clock/(par->fs * 256)) + 1U) & 0x1F;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	021b      	lsls	r3, r3, #8
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a4e:	3301      	adds	r3, #1
 8004a50:	f003 031f 	and.w	r3, r3, #31
 8004a54:	60fb      	str	r3, [r7, #12]
		tmp_acr1 |= (mckdiv << ACR1_MCKDIV_POS);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	051b      	lsls	r3, r3, #20
 8004a5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	633b      	str	r3, [r7, #48]	; 0x30
		
		// Flame Length
		// Master CLockFlame Length2
		// 2
		// 8 < Flame Length < 256
		for (i = 3; i < 8; i++) {
 8004a60:	2303      	movs	r3, #3
 8004a62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004a66:	e013      	b.n	8004a90 <set_config+0xd8>
			tmp_flame_sync_active_length = 1UL << i;
 8004a68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a72:	63fb      	str	r3, [r7, #60]	; 0x3c
			// 2
			if (tmp_flame_sync_active_length >= sai_conv_data_width[par->width]) {
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	78db      	ldrb	r3, [r3, #3]
 8004a78:	461a      	mov	r2, r3
 8004a7a:	4b78      	ldr	r3, [pc, #480]	; (8004c5c <set_config+0x2a4>)
 8004a7c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d909      	bls.n	8004a9a <set_config+0xe2>
		for (i = 3; i < 8; i++) {
 8004a86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004a90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a94:	2b07      	cmp	r3, #7
 8004a96:	d9e7      	bls.n	8004a68 <set_config+0xb0>
 8004a98:	e000      	b.n	8004a9c <set_config+0xe4>
				break;
 8004a9a:	bf00      	nop
			}
		}
		// 1ch
		flame_sync_active_length = tmp_flame_sync_active_length;
 8004a9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a9e:	63bb      	str	r3, [r7, #56]	; 0x38
		
		// 1ch
		if (flame_sync_active_length != sai_conv_data_width[par->width]) {
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	78db      	ldrb	r3, [r3, #3]
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	4b6d      	ldr	r3, [pc, #436]	; (8004c5c <set_config+0x2a4>)
 8004aa8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d04a      	beq.n	8004b48 <set_config+0x190>
			// MSB First
			if (par->packing == SAI_PACK_MSB_FIRST) {
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	789b      	ldrb	r3, [r3, #2]
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d146      	bne.n	8004b48 <set_config+0x190>
				// 1SLOT
				for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 8004aba:	2300      	movs	r3, #0
 8004abc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004ac0:	e00c      	b.n	8004adc <set_config+0x124>
					if (flame_sync_active_length == sai_conv_data_width[i]) {
 8004ac2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004ac6:	4a65      	ldr	r2, [pc, #404]	; (8004c5c <set_config+0x2a4>)
 8004ac8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d009      	beq.n	8004ae6 <set_config+0x12e>
				for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 8004ad2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004adc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004ae0:	2b05      	cmp	r3, #5
 8004ae2:	d9ee      	bls.n	8004ac2 <set_config+0x10a>
 8004ae4:	e000      	b.n	8004ae8 <set_config+0x130>
						break;
 8004ae6:	bf00      	nop
					}
				}
				if (i == SAI_DATA_WIDTH_MAX) {
 8004ae8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004aec:	2b06      	cmp	r3, #6
 8004aee:	d100      	bne.n	8004af2 <set_config+0x13a>
					// 
					while(1) {};
 8004af0:	e7fe      	b.n	8004af0 <set_config+0x138>
				}
				tmp_acr1 |= (sai_conv_ds_reg[i] << ACR1_DS_POS);
 8004af2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004af6:	4a5a      	ldr	r2, [pc, #360]	; (8004c60 <set_config+0x2a8>)
 8004af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004afc:	015b      	lsls	r3, r3, #5
 8004afe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b00:	4313      	orrs	r3, r2
 8004b02:	633b      	str	r3, [r7, #48]	; 0x30
				
				// 1SLOTbit
				fboff = flame_sync_active_length - sai_conv_data_width[par->width];
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	78db      	ldrb	r3, [r3, #3]
 8004b08:	461a      	mov	r2, r3
 8004b0a:	4b54      	ldr	r3, [pc, #336]	; (8004c5c <set_config+0x2a4>)
 8004b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	637b      	str	r3, [r7, #52]	; 0x34
 8004b16:	e017      	b.n	8004b48 <set_config+0x190>
		// SCK() = SAI / MCKDIV
		//   = SAI / (FRL + 1) * MCKDIV
		// MCKDIV = SAI / (FRL + 1) * 
		// 8 < Flame Length < 256 (*)Flame length = FRL + 1
		// MCLK
		tmp_acr1 |= ACR1_NOMCK;
 8004b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b1e:	633b      	str	r3, [r7, #48]	; 0x30
		// 1ch
		flame_sync_active_length = sai_conv_data_width[par->width];
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	78db      	ldrb	r3, [r3, #3]
 8004b24:	461a      	mov	r2, r3
 8004b26:	4b4d      	ldr	r3, [pc, #308]	; (8004c5c <set_config+0x2a4>)
 8004b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b2c:	63bb      	str	r3, [r7, #56]	; 0x38
		// 
		mckdiv = (uint32_t)((sai_clock/(par->fs * (flame_sync_active_length * 2))) + 1U) & 0x1F;
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b34:	fb02 f303 	mul.w	r3, r2, r3
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b40:	3301      	adds	r3, #1
 8004b42:	f003 031f 	and.w	r3, r3, #31
 8004b46:	60fb      	str	r3, [r7, #12]
	}
	
	// 
	if (par->mode == SAI_MODE_STEREO) {
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d107      	bne.n	8004b60 <set_config+0x1a8>
		// 
		tmp_acr1 &= ~ACR1_MONO;
 8004b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b56:	633b      	str	r3, [r7, #48]	; 0x30
		tx_info->mode = SAI_MODE_STEREO;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	701a      	strb	r2, [r3, #0]
 8004b5e:	e006      	b.n	8004b6e <set_config+0x1b6>
	// 
	} else {
		// 
		tmp_acr1 |= ACR1_MONO;
 8004b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b66:	633b      	str	r3, [r7, #48]	; 0x30
		tx_info->mode = SAI_MODE_MONAURAL;
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	701a      	strb	r2, [r3, #0]
	}
	
	// 
	// LSB First
	if (par->packing == SAI_PACK_LSB_FIRST) {
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	789b      	ldrb	r3, [r3, #2]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d104      	bne.n	8004b80 <set_config+0x1c8>
		tmp_acr1 |= ACR1_LSBFIRST;
 8004b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b7c:	633b      	str	r3, [r7, #48]	; 0x30
 8004b7e:	e003      	b.n	8004b88 <set_config+0x1d0>
	// MSB First
	} else {
		tmp_acr1 &= ~ACR1_LSBFIRST;
 8004b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b86:	633b      	str	r3, [r7, #48]	; 0x30
	}
	
	// FIFO(4)DMA
	tmp_acr2 |= 2UL;
 8004b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8a:	f043 0302 	orr.w	r3, r3, #2
 8004b8e:	62bb      	str	r3, [r7, #40]	; 0x28
	tx_info->fifo_empty_size = SAI_FIFO_SIZE/2;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	2204      	movs	r2, #4
 8004b94:	709a      	strb	r2, [r3, #2]
	
	// Free Protocol
	// Master Transmit
	tmp_afrcr |= AFRCR_FSDEF | sai_protcol[par->fmt].fsoff | sai_protcol[par->fmt].fspol;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	785b      	ldrb	r3, [r3, #1]
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	4b31      	ldr	r3, [pc, #196]	; (8004c64 <set_config+0x2ac>)
 8004b9e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	785b      	ldrb	r3, [r3, #1]
 8004ba6:	492f      	ldr	r1, [pc, #188]	; (8004c64 <set_config+0x2ac>)
 8004ba8:	00db      	lsls	r3, r3, #3
 8004baa:	440b      	add	r3, r1
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bb8:	627b      	str	r3, [r7, #36]	; 0x24
	
	// Flame Length
	flame_length = flame_sync_active_length * 2;
 8004bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bbc:	005b      	lsls	r3, r3, #1
 8004bbe:	60bb      	str	r3, [r7, #8]
	
	// 
	tmp_afrcr |= ((flame_sync_active_length - 1U) << AFRCR_FSALL_POS) | ((flame_length - 1U) << AFRCR_FRL_POS);
 8004bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	021a      	lsls	r2, r3, #8
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	627b      	str	r3, [r7, #36]	; 0x24
	
	// 
	tmp_acr1 |= (sai_conv_ds_reg[par->width] << ACR1_DS_POS);
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	78db      	ldrb	r3, [r3, #3]
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	4b21      	ldr	r3, [pc, #132]	; (8004c60 <set_config+0x2a8>)
 8004bda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bde:	015b      	lsls	r3, r3, #5
 8004be0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004be2:	4313      	orrs	r3, r2
 8004be4:	633b      	str	r3, [r7, #48]	; 0x30
	
	// 1bit
	if (par->fmt == SAI_FMT_MSB_JUSTIFIED) {
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	785b      	ldrb	r3, [r3, #1]
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d111      	bne.n	8004c12 <set_config+0x25a>
		if (flame_sync_active_length != sai_conv_data_width[par->width]) {
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	78db      	ldrb	r3, [r3, #3]
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	4b19      	ldr	r3, [pc, #100]	; (8004c5c <set_config+0x2a4>)
 8004bf6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d008      	beq.n	8004c12 <set_config+0x25a>
			// 1SLOTbit
			fboff = flame_sync_active_length - sai_conv_data_width[par->width];
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	78db      	ldrb	r3, [r3, #3]
 8004c04:	461a      	mov	r2, r3
 8004c06:	4b15      	ldr	r3, [pc, #84]	; (8004c5c <set_config+0x2a4>)
 8004c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	637b      	str	r3, [r7, #52]	; 0x34
		;
	}
	
	// 2 (*)Rch1Lch1 (*)SLOT
	// (*)MONAURAL12
	tmp_aslotr |= (3UL << ASLOTR_SLOTEN_POS) | (1UL << ASLOTR_NBSLOT_POS) | (fboff << ASLOTR_FBOFF_POS);
 8004c12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c14:	6a3b      	ldr	r3, [r7, #32]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8004c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c20:	623b      	str	r3, [r7, #32]
	
	// 
	sai_base_addr->acr1 = tmp_acr1;
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c26:	605a      	str	r2, [r3, #4]
	sai_base_addr->acr2 = tmp_acr2;
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c2c:	609a      	str	r2, [r3, #8]
	sai_base_addr->afrcr = tmp_afrcr;
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c32:	60da      	str	r2, [r3, #12]
	sai_base_addr->aslotr = tmp_aslotr;
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	6a3a      	ldr	r2, [r7, #32]
 8004c38:	611a      	str	r2, [r3, #16]
	
	// 
	HAL_NVIC_SetPriority(SAI1_IRQn, INTERRPUT_PRIORITY_5, 0);
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2105      	movs	r1, #5
 8004c3e:	204a      	movs	r0, #74	; 0x4a
 8004c40:	f7fb fb7d 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8004c44:	204a      	movs	r0, #74	; 0x4a
 8004c46:	f7fb fb96 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	return 0;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3740      	adds	r7, #64	; 0x40
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	080066fc 	.word	0x080066fc
 8004c58:	2007ee5c 	.word	0x2007ee5c
 8004c5c:	08006728 	.word	0x08006728
 8004c60:	08006740 	.word	0x08006740
 8004c64:	08006710 	.word	0x08006710

08004c68 <start_sai>:

// SAI
static void start_sai(SAI_CH ch)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	4603      	mov	r3, r0
 8004c70:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_sai *sai_base_addr;
	
	// 
	sai_base_addr = get_reg(ch);
 8004c72:	79fa      	ldrb	r2, [r7, #7]
 8004c74:	4909      	ldr	r1, [pc, #36]	; (8004c9c <start_sai+0x34>)
 8004c76:	4613      	mov	r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	4413      	add	r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	440b      	add	r3, r1
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	60fb      	str	r3, [r7, #12]
	
	// SAI
	sai_base_addr->acr1 |= ACR1_SAIEN;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	605a      	str	r2, [r3, #4]
}
 8004c90:	bf00      	nop
 8004c92:	3714      	adds	r7, #20
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr
 8004c9c:	080066fc 	.word	0x080066fc

08004ca0 <sai_init>:

// 
// SAI
void sai_init(void)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_CTL *this;
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	607b      	str	r3, [r7, #4]
 8004caa:	e029      	b.n	8004d00 <sai_init+0x60>
		// 
		this = get_myself(ch);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f640 0218 	movw	r2, #2072	; 0x818
 8004cb2:	fb02 f303 	mul.w	r3, r2, r3
 8004cb6:	4a16      	ldr	r2, [pc, #88]	; (8004d10 <sai_init+0x70>)
 8004cb8:	4413      	add	r3, r2
 8004cba:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SAI_CTL));
 8004cbc:	f640 0218 	movw	r2, #2072	; 0x818
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	6838      	ldr	r0, [r7, #0]
 8004cc4:	f001 fbcb 	bl	800645e <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004cc8:	4912      	ldr	r1, [pc, #72]	; (8004d14 <sai_init+0x74>)
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4413      	add	r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	440b      	add	r3, r1
 8004cd6:	330c      	adds	r3, #12
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	b218      	sxth	r0, r3
 8004cdc:	490d      	ldr	r1, [pc, #52]	; (8004d14 <sai_init+0x74>)
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	4413      	add	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	440b      	add	r3, r1
 8004cea:	3308      	adds	r3, #8
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4619      	mov	r1, r3
 8004cf0:	f001 fa9b 	bl	800622a <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	607b      	str	r3, [r7, #4]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d0d2      	beq.n	8004cac <sai_init+0xc>
	}
	
	return;
 8004d06:	bf00      	nop
}
 8004d08:	3708      	adds	r7, #8
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	2007ee5c 	.word	0x2007ee5c
 8004d14:	080066fc 	.word	0x080066fc

08004d18 <sai_open>:

// SAI
int32_t sai_open(SAI_CH ch, SAI_OPEN *par)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	4603      	mov	r3, r0
 8004d20:	6039      	str	r1, [r7, #0]
 8004d22:	71fb      	strb	r3, [r7, #7]
	SAI_CTL *this;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 8004d24:	79fb      	ldrb	r3, [r7, #7]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d002      	beq.n	8004d30 <sai_open+0x18>
		return -1;
 8004d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d2e:	e027      	b.n	8004d80 <sai_open+0x68>
	}
	
	// parNULL
	if (par == NULL) {
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d102      	bne.n	8004d3c <sai_open+0x24>
		return -1;
 8004d36:	f04f 33ff 	mov.w	r3, #4294967295
 8004d3a:	e021      	b.n	8004d80 <sai_open+0x68>
	}
	
	// 
	this = get_myself(ch);
 8004d3c:	79fb      	ldrb	r3, [r7, #7]
 8004d3e:	f640 0218 	movw	r2, #2072	; 0x818
 8004d42:	fb02 f303 	mul.w	r3, r2, r3
 8004d46:	4a10      	ldr	r2, [pc, #64]	; (8004d88 <sai_open+0x70>)
 8004d48:	4413      	add	r3, r2
 8004d4a:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d002      	beq.n	8004d5a <sai_open+0x42>
		return -1;
 8004d54:	f04f 33ff 	mov.w	r3, #4294967295
 8004d58:	e012      	b.n	8004d80 <sai_open+0x68>
	}
	
	// 
	if (set_config(ch, par) != 0) {
 8004d5a:	79fb      	ldrb	r3, [r7, #7]
 8004d5c:	6839      	ldr	r1, [r7, #0]
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7ff fe2a 	bl	80049b8 <set_config>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d002      	beq.n	8004d70 <sai_open+0x58>
		return -1;
 8004d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d6e:	e007      	b.n	8004d80 <sai_open+0x68>
	}
	
	// SAI
	start_sai(ch);
 8004d70:	79fb      	ldrb	r3, [r7, #7]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f7ff ff78 	bl	8004c68 <start_sai>
	
	// 
	this->status = ST_OPENED;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	2007ee5c 	.word	0x2007ee5c

08004d8c <get_fifo_empty_num>:
#define get_vec_no(ch)		(usart_cfg[ch].vec_no)				// 


// fifo
static uint16_t get_fifo_empty_num(uint16_t r_idx, uint16_t w_idx)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	4603      	mov	r3, r0
 8004d94:	460a      	mov	r2, r1
 8004d96:	80fb      	strh	r3, [r7, #6]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	80bb      	strh	r3, [r7, #4]
	uint16_t empty_num;
	
	if (r_idx > w_idx) {
 8004d9c:	88fa      	ldrh	r2, [r7, #6]
 8004d9e:	88bb      	ldrh	r3, [r7, #4]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d904      	bls.n	8004dae <get_fifo_empty_num+0x22>
		empty_num = r_idx - w_idx;
 8004da4:	88fa      	ldrh	r2, [r7, #6]
 8004da6:	88bb      	ldrh	r3, [r7, #4]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	81fb      	strh	r3, [r7, #14]
 8004dac:	e006      	b.n	8004dbc <get_fifo_empty_num+0x30>
	} else {
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 8004dae:	88fa      	ldrh	r2, [r7, #6]
 8004db0:	88bb      	ldrh	r3, [r7, #4]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dba:	81fb      	strh	r3, [r7, #14]
	}
	
	return empty_num;
 8004dbc:	89fb      	ldrh	r3, [r7, #14]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
	...

08004dcc <usart_common_handler>:

/*  */
static void usart_common_handler(USART_CH ch){
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	71fb      	strb	r3, [r7, #7]
	USART_CTL *this;
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	usart_base_addr = get_reg(ch);
 8004dd6:	79fb      	ldrb	r3, [r7, #7]
 8004dd8:	4a53      	ldr	r2, [pc, #332]	; (8004f28 <usart_common_handler+0x15c>)
 8004dda:	011b      	lsls	r3, r3, #4
 8004ddc:	4413      	add	r3, r2
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	617b      	str	r3, [r7, #20]
	// 
	this = get_myself(ch);
 8004de2:	79fb      	ldrb	r3, [r7, #7]
 8004de4:	f640 022c 	movw	r2, #2092	; 0x82c
 8004de8:	fb02 f303 	mul.w	r3, r2, r3
 8004dec:	4a4f      	ldr	r2, [pc, #316]	; (8004f2c <usart_common_handler+0x160>)
 8004dee:	4413      	add	r3, r2
 8004df0:	613b      	str	r3, [r7, #16]
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	f003 030b 	and.w	r3, r3, #11
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d000      	beq.n	8004e00 <usart_common_handler+0x34>
		// 
		while(1){};
 8004dfe:	e7fe      	b.n	8004dfe <usart_common_handler+0x32>
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	69db      	ldr	r3, [r3, #28]
 8004e04:	f003 0320 	and.w	r3, r3, #32
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d03a      	beq.n	8004e82 <usart_common_handler+0xb6>
		buf_info = &(this->r_buf);
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	3314      	adds	r3, #20
 8004e10:	60fb      	str	r3, [r7, #12]
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8004e18:	3301      	adds	r3, #1
 8004e1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d02c      	beq.n	8004e82 <usart_common_handler+0xb6>
			// 
			buf_info->buf[buf_info->w_idx] = usart_base_addr->rdr;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8004e2e:	461a      	mov	r2, r3
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e34:	b2d9      	uxtb	r1, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	5499      	strb	r1, [r3, r2]
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8004e40:	3301      	adds	r3, #1
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			// 
			if (this->rcv_tsk_id != 0) {
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d014      	beq.n	8004e82 <usart_common_handler+0xb6>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8004e5e:	461a      	mov	r2, r3
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	461a      	mov	r2, r3
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d307      	bcc.n	8004e82 <usart_common_handler+0xb6>
					// 
					this->read_size = 0;
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	2200      	movs	r2, #0
 8004e76:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f001 f9fa 	bl	8006276 <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d048      	beq.n	8004f20 <usart_common_handler+0x154>
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	69db      	ldr	r3, [r3, #28]
 8004e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d042      	beq.n	8004f20 <usart_common_handler+0x154>
		// 
		buf_info = &(this->s_buf);
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8004ea0:	60fb      	str	r3, [r7, #12]
		if (buf_info->w_idx != buf_info->r_idx) {
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d030      	beq.n	8004f14 <usart_common_handler+0x148>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8004eb8:	461a      	mov	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	5c9b      	ldrb	r3, [r3, r2]
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	629a      	str	r2, [r3, #40]	; 0x28
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8004eca:	3301      	adds	r3, #1
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
			// 
			if (this->snd_tsk_id != 0) {
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d01e      	beq.n	8004f20 <usart_common_handler+0x154>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8004eee:	4619      	mov	r1, r3
 8004ef0:	4610      	mov	r0, r2
 8004ef2:	f7ff ff4b 	bl	8004d8c <get_fifo_empty_num>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	461a      	mov	r2, r3
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	691b      	ldr	r3, [r3, #16]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d30e      	bcc.n	8004f20 <usart_common_handler+0x154>
					// 
					this->send_size = 0;
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	2200      	movs	r2, #0
 8004f06:	611a      	str	r2, [r3, #16]
					// 
					kx_wakeup(this->snd_tsk_id);
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f001 f9b2 	bl	8006276 <kx_wakeup>
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
		}
	}
}
 8004f12:	e005      	b.n	8004f20 <usart_common_handler+0x154>
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	609a      	str	r2, [r3, #8]
}
 8004f20:	bf00      	nop
 8004f22:	3718      	adds	r7, #24
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	08006758 	.word	0x08006758
 8004f2c:	2007f674 	.word	0x2007f674

08004f30 <usart1_handler>:

/*  */
void usart1_handler(void){
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH1);
 8004f34:	2000      	movs	r0, #0
 8004f36:	f7ff ff49 	bl	8004dcc <usart_common_handler>
}
 8004f3a:	bf00      	nop
 8004f3c:	bd80      	pop	{r7, pc}

08004f3e <usart2_handler>:

void usart2_handler(void){
 8004f3e:	b580      	push	{r7, lr}
 8004f40:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH2);
 8004f42:	2001      	movs	r0, #1
 8004f44:	f7ff ff42 	bl	8004dcc <usart_common_handler>
}
 8004f48:	bf00      	nop
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <calc_brr>:

// 
static uint32_t calc_brr(uint32_t baudrate)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
	return (USART_CLOCK/baudrate);
 8004f54:	4a04      	ldr	r2, [pc, #16]	; (8004f68 <calc_brr+0x1c>)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr
 8004f68:	003d0900 	.word	0x003d0900

08004f6c <usart_init>:

// 
// USART
void usart_init(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
	uint32_t ch;
	USART_CTL *this;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8004f72:	2300      	movs	r3, #0
 8004f74:	607b      	str	r3, [r7, #4]
 8004f76:	e023      	b.n	8004fc0 <usart_init+0x54>
		// 
		this = get_myself(ch);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f640 022c 	movw	r2, #2092	; 0x82c
 8004f7e:	fb02 f303 	mul.w	r3, r2, r3
 8004f82:	4a13      	ldr	r2, [pc, #76]	; (8004fd0 <usart_init+0x64>)
 8004f84:	4413      	add	r3, r2
 8004f86:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(USART_CTL));
 8004f88:	f640 022c 	movw	r2, #2092	; 0x82c
 8004f8c:	2100      	movs	r1, #0
 8004f8e:	6838      	ldr	r0, [r7, #0]
 8004f90:	f001 fa65 	bl	800645e <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004f94:	4a0f      	ldr	r2, [pc, #60]	; (8004fd4 <usart_init+0x68>)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	011b      	lsls	r3, r3, #4
 8004f9a:	4413      	add	r3, r2
 8004f9c:	330c      	adds	r3, #12
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	b218      	sxth	r0, r3
 8004fa2:	4a0c      	ldr	r2, [pc, #48]	; (8004fd4 <usart_init+0x68>)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	011b      	lsls	r3, r3, #4
 8004fa8:	4413      	add	r3, r2
 8004faa:	3308      	adds	r3, #8
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4619      	mov	r1, r3
 8004fb0:	f001 f93b 	bl	800622a <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	607b      	str	r3, [r7, #4]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d9d8      	bls.n	8004f78 <usart_init+0xc>
	}
	
	return;
 8004fc6:	bf00      	nop
}
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	2007f674 	.word	0x2007f674
 8004fd4:	08006758 	.word	0x08006758

08004fd8 <usart_open>:

// USART
int32_t usart_open(USART_CH ch, uint32_t baudrate)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	4603      	mov	r3, r0
 8004fe0:	6039      	str	r1, [r7, #0]
 8004fe2:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 8004fe4:	79fb      	ldrb	r3, [r7, #7]
 8004fe6:	f640 022c 	movw	r2, #2092	; 0x82c
 8004fea:	fb02 f303 	mul.w	r3, r2, r3
 8004fee:	4a2e      	ldr	r2, [pc, #184]	; (80050a8 <usart_open+0xd0>)
 8004ff0:	4413      	add	r3, r2
 8004ff2:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 8004ff4:	79fb      	ldrb	r3, [r7, #7]
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d902      	bls.n	8005000 <usart_open+0x28>
		return -1;
 8004ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8004ffe:	e04e      	b.n	800509e <usart_open+0xc6>
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d002      	beq.n	800500e <usart_open+0x36>
		return -1;
 8005008:	f04f 33ff 	mov.w	r3, #4294967295
 800500c:	e047      	b.n	800509e <usart_open+0xc6>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	4a26      	ldr	r2, [pc, #152]	; (80050ac <usart_open+0xd4>)
 8005012:	011b      	lsls	r3, r3, #4
 8005014:	4413      	add	r3, r2
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	60bb      	str	r3, [r7, #8]
	// 
	usart_base_addr->brr = calc_brr(baudrate);
 800501a:	6838      	ldr	r0, [r7, #0]
 800501c:	f7ff ff96 	bl	8004f4c <calc_brr>
 8005020:	4602      	mov	r2, r0
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800502e:	f043 030c 	orr.w	r3, r3, #12
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 |= CR1_UE ;
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f043 0201 	orr.w	r2, r3, #1
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	601a      	str	r2, [r3, #0]
	
	// FIFO
	// 
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	689a      	ldr	r2, [r3, #8]
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	689a      	ldr	r2, [r3, #8]
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	609a      	str	r2, [r3, #8]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	609a      	str	r2, [r3, #8]
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 800506a:	79fb      	ldrb	r3, [r7, #7]
 800506c:	4a0f      	ldr	r2, [pc, #60]	; (80050ac <usart_open+0xd4>)
 800506e:	011b      	lsls	r3, r3, #4
 8005070:	4413      	add	r3, r2
 8005072:	3304      	adds	r3, #4
 8005074:	f993 3000 	ldrsb.w	r3, [r3]
 8005078:	2200      	movs	r2, #0
 800507a:	2105      	movs	r1, #5
 800507c:	4618      	mov	r0, r3
 800507e:	f7fb f95e 	bl	800033e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8005082:	79fb      	ldrb	r3, [r7, #7]
 8005084:	4a09      	ldr	r2, [pc, #36]	; (80050ac <usart_open+0xd4>)
 8005086:	011b      	lsls	r3, r3, #4
 8005088:	4413      	add	r3, r2
 800508a:	3304      	adds	r3, #4
 800508c:	f993 3000 	ldrsb.w	r3, [r3]
 8005090:	4618      	mov	r0, r3
 8005092:	f7fb f970 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2202      	movs	r2, #2
 800509a:	701a      	strb	r2, [r3, #0]
	
	return 0;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	2007f674 	.word	0x2007f674
 80050ac:	08006758 	.word	0x08006758

080050b0 <usart_send>:

// USART
int32_t usart_send(USART_CH ch, uint8_t *data, uint32_t size) 
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b088      	sub	sp, #32
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	4603      	mov	r3, r0
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]
 80050bc:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 80050be:	7bfb      	ldrb	r3, [r7, #15]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d902      	bls.n	80050ca <usart_send+0x1a>
		return -1;
 80050c4:	f04f 33ff 	mov.w	r3, #4294967295
 80050c8:	e05f      	b.n	800518a <usart_send+0xda>
	}
	
	// NULL
	if (data == NULL) {
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d102      	bne.n	80050d6 <usart_send+0x26>
		return -1;
 80050d0:	f04f 33ff 	mov.w	r3, #4294967295
 80050d4:	e059      	b.n	800518a <usart_send+0xda>
	}
	
	// 
	this = get_myself(ch);
 80050d6:	7bfb      	ldrb	r3, [r7, #15]
 80050d8:	f640 022c 	movw	r2, #2092	; 0x82c
 80050dc:	fb02 f303 	mul.w	r3, r2, r3
 80050e0:	4a2c      	ldr	r2, [pc, #176]	; (8005194 <usart_send+0xe4>)
 80050e2:	4413      	add	r3, r2
 80050e4:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d002      	beq.n	80050f4 <usart_send+0x44>
		return -1;
 80050ee:	f04f 33ff 	mov.w	r3, #4294967295
 80050f2:	e04a      	b.n	800518a <usart_send+0xda>
	}
	
	// 
	buf_info = &(this->s_buf);
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80050fa:	617b      	str	r3, [r7, #20]
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005108:	4619      	mov	r1, r3
 800510a:	4610      	mov	r0, r2
 800510c:	f7ff fe3e 	bl	8004d8c <get_fifo_empty_num>
 8005110:	4603      	mov	r3, r0
 8005112:	461a      	mov	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	429a      	cmp	r2, r3
 8005118:	d209      	bcs.n	800512e <usart_send+0x7e>
		// 
		this->send_size = size;
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	611a      	str	r2, [r3, #16]
		// ID
		this->snd_tsk_id = kz_getid();
 8005120:	f001 f813 	bl	800614a <kz_getid>
 8005124:	4602      	mov	r2, r0
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	60da      	str	r2, [r3, #12]
		// 
		kz_sleep();
 800512a:	f001 f801 	bl	8006130 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 800512e:	b671      	cpsid	f
	
	for (i = 0; i < size; i++) {
 8005130:	2300      	movs	r3, #0
 8005132:	61fb      	str	r3, [r7, #28]
 8005134:	e017      	b.n	8005166 <usart_send+0xb6>
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800513c:	4619      	mov	r1, r3
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	1c5a      	adds	r2, r3, #1
 8005142:	60ba      	str	r2, [r7, #8]
 8005144:	781a      	ldrb	r2, [r3, #0]
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	545a      	strb	r2, [r3, r1]
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005150:	3301      	adds	r3, #1
 8005152:	b29b      	uxth	r3, r3
 8005154:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005158:	b29a      	uxth	r2, r3
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	for (i = 0; i < size; i++) {
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	3301      	adds	r3, #1
 8005164:	61fb      	str	r3, [r7, #28]
 8005166:	69fa      	ldr	r2, [r7, #28]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	429a      	cmp	r2, r3
 800516c:	d3e3      	bcc.n	8005136 <usart_send+0x86>
	}
	
	// 
	INTR_ENABLE;
 800516e:	b661      	cpsie	f
	
	// USART
	usart_base_addr = get_reg(ch);
 8005170:	7bfb      	ldrb	r3, [r7, #15]
 8005172:	4a09      	ldr	r2, [pc, #36]	; (8005198 <usart_send+0xe8>)
 8005174:	011b      	lsls	r3, r3, #4
 8005176:	4413      	add	r3, r2
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	613b      	str	r3, [r7, #16]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	609a      	str	r2, [r3, #8]
	
	return 0;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3720      	adds	r7, #32
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	2007f674 	.word	0x2007f674
 8005198:	08006758 	.word	0x08006758

0800519c <usart_recv>:

// USART
int32_t usart_recv(USART_CH ch, uint8_t *data, uint32_t size) 
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b088      	sub	sp, #32
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	4603      	mov	r3, r0
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
 80051a8:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 80051aa:	7bfb      	ldrb	r3, [r7, #15]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d902      	bls.n	80051b6 <usart_recv+0x1a>
		return -1;
 80051b0:	f04f 33ff 	mov.w	r3, #4294967295
 80051b4:	e056      	b.n	8005264 <usart_recv+0xc8>
	}
	
	// NULL
	if (data == NULL) {
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d102      	bne.n	80051c2 <usart_recv+0x26>
		return -1;
 80051bc:	f04f 33ff 	mov.w	r3, #4294967295
 80051c0:	e050      	b.n	8005264 <usart_recv+0xc8>
	}
	
	// 
	this = get_myself(ch);
 80051c2:	7bfb      	ldrb	r3, [r7, #15]
 80051c4:	f640 022c 	movw	r2, #2092	; 0x82c
 80051c8:	fb02 f303 	mul.w	r3, r2, r3
 80051cc:	4a27      	ldr	r2, [pc, #156]	; (800526c <usart_recv+0xd0>)
 80051ce:	4413      	add	r3, r2
 80051d0:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d002      	beq.n	80051e0 <usart_recv+0x44>
		return -1;
 80051da:	f04f 33ff 	mov.w	r3, #4294967295
 80051de:	e041      	b.n	8005264 <usart_recv+0xc8>
	}
	
	// 
	buf_info = &(this->r_buf);
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	3314      	adds	r3, #20
 80051e4:	617b      	str	r3, [r7, #20]
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80051ec:	461a      	mov	r2, r3
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	613b      	str	r3, [r7, #16]
	
	// 
	this->read_size = 0;
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	2200      	movs	r2, #0
 80051fc:	609a      	str	r2, [r3, #8]
	
	// sleep
	if (cnt < size) {
 80051fe:	693a      	ldr	r2, [r7, #16]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	429a      	cmp	r2, r3
 8005204:	d20b      	bcs.n	800521e <usart_recv+0x82>
		// 
		this->read_size = size - cnt;
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad2      	subs	r2, r2, r3
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	609a      	str	r2, [r3, #8]
		// ID
		this->rcv_tsk_id = kz_getid();
 8005210:	f000 ff9b 	bl	800614a <kz_getid>
 8005214:	4602      	mov	r2, r0
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	605a      	str	r2, [r3, #4]
		// 
		kz_sleep();
 800521a:	f000 ff89 	bl	8006130 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 800521e:	b671      	cpsid	f
	
	for (i = 0; i < size; i++) {
 8005220:	2300      	movs	r3, #0
 8005222:	61fb      	str	r3, [r7, #28]
 8005224:	e018      	b.n	8005258 <usart_recv+0xbc>
		// 
		*data = buf_info->buf[buf_info->r_idx];
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800522c:	461a      	mov	r2, r3
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	5c9a      	ldrb	r2, [r3, r2]
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	701a      	strb	r2, [r3, #0]
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800523c:	3301      	adds	r3, #1
 800523e:	b29b      	uxth	r3, r3
 8005240:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005244:	b29a      	uxth	r2, r3
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		// 
		data++;
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	3301      	adds	r3, #1
 8005250:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < size; i++) {
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	3301      	adds	r3, #1
 8005256:	61fb      	str	r3, [r7, #28]
 8005258:	69fa      	ldr	r2, [r7, #28]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	429a      	cmp	r2, r3
 800525e:	d3e2      	bcc.n	8005226 <usart_recv+0x8a>
	}
	
	// 
	INTR_ENABLE;
 8005260:	b661      	cpsie	f
	
	return cnt;
 8005262:	693b      	ldr	r3, [r7, #16]
}
 8005264:	4618      	mov	r0, r3
 8005266:	3720      	adds	r7, #32
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}
 800526c:	2007f674 	.word	0x2007f674

08005270 <start_threads>:
	
	return 0;
}
/* VXeE^XN[UE^XNN */
static int start_threads(int argc, char *argv[])
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
	// ytF
	usart_init();
 800527a:	f7ff fe77 	bl	8004f6c <usart_init>
	i2c_wrapper_init();
 800527e:	f7ff fa13 	bl	80046a8 <i2c_wrapper_init>
	sai_init();
 8005282:	f7ff fd0d 	bl	8004ca0 <sai_init>
	
	// foCX
	bt_dev_init();
 8005286:	f7ff f863 	bl	8004350 <bt_dev_init>
	pcm3060_init();
 800528a:	f7ff f941 	bl	8004510 <pcm3060_init>
	
	// }l[W
	sai_mng_init();
 800528e:	f000 f825 	bl	80052dc <sai_mng_init>
	
	// Av
	console_init();
 8005292:	f7fe fc13 	bl	8003abc <console_init>
	sound_app_init();
 8005296:	f7fe fcf5 	bl	8003c84 <sound_app_init>
	
	// R}h
	bt_dev_set_cmd();
 800529a:	f7ff f90d 	bl	80044b8 <bt_dev_set_cmd>
	//kz_run(flash_main, "flash",  2, 0x200, 0, NULL);
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk, "test_tsk",  3, 0x1000, 0, NULL);
	
	/* DCAChXbhs */
	kz_chpri(15); 
 800529e:	200f      	movs	r0, #15
 80052a0:	f000 ff60 	bl	8006164 <kz_chpri>
	
	// VXe^XN
	//CTL_MSG_init();
	
	//INTR_ENABLE; /* L */
 	while (1) {
 80052a4:	e7fe      	b.n	80052a4 <start_threads+0x34>
	...

080052a8 <main>:
	
	return 0;
}

int main(void)
{	
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af02      	add	r7, sp, #8
	// ytFNbNL
	periferal_clock_init();
 80052ae:	f7fe fd1d 	bl	8003cec <periferal_clock_init>
	// st@NV
	pin_function_init();
 80052b2:	f000 fff1 	bl	8006298 <pin_function_init>
	
	/* OSJn */
	kz_start(start_threads, "idle", 0, 0x100, 0, NULL);
 80052b6:	2300      	movs	r3, #0
 80052b8:	9301      	str	r3, [sp, #4]
 80052ba:	2300      	movs	r3, #0
 80052bc:	9300      	str	r3, [sp, #0]
 80052be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052c2:	2200      	movs	r2, #0
 80052c4:	4903      	ldr	r1, [pc, #12]	; (80052d4 <main+0x2c>)
 80052c6:	4804      	ldr	r0, [pc, #16]	; (80052d8 <main+0x30>)
 80052c8:	f000 fd18 	bl	8005cfc <kz_start>
	
	/*  */
	
	return 0;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	080065b8 	.word	0x080065b8
 80052d8:	08005271 	.word	0x08005271

080052dc <sai_mng_init>:
};

// 
// sai_mng
void sai_mng_init(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b082      	sub	sp, #8
 80052e0:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_MNG_CTL *this;
	
	// 
	this = &sai_mng_ctl;
 80052e2:	4b07      	ldr	r3, [pc, #28]	; (8005300 <sai_mng_init+0x24>)
 80052e4:	607b      	str	r3, [r7, #4]
	// 
	memset(this, 0, sizeof(SAI_MNG_CTL));
 80052e6:	2201      	movs	r2, #1
 80052e8:	2100      	movs	r1, #0
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f001 f8b7 	bl	800645e <memset>
	// 
	this->status = ST_INTIALIZED;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	701a      	strb	r2, [r3, #0]
	
	return;
 80052f6:	bf00      	nop
}
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	200806cc 	.word	0x200806cc

08005304 <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8005304:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8005306:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8005308:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 800530a:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 800530c:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 800530e:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8005310:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 8005312:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 8005314:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 8005316:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 800531a:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 800531e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 8005322:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 8005326:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 800532a:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 800532c:	bd00      	pop	{pc}

0800532e <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 800532e:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8005330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005334 <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 8005334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8005338:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 800533c:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8005340:	f000 fcb6 	bl	8005cb0 <thread_intr>
  pop  {r4-r11,PC}
 8005344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005348 <NVIC_SetPriority>:
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	4603      	mov	r3, r0
 8005350:	6039      	str	r1, [r7, #0]
 8005352:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8005354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005358:	2b00      	cmp	r3, #0
 800535a:	da0b      	bge.n	8005374 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800535c:	490d      	ldr	r1, [pc, #52]	; (8005394 <NVIC_SetPriority+0x4c>)
 800535e:	79fb      	ldrb	r3, [r7, #7]
 8005360:	f003 030f 	and.w	r3, r3, #15
 8005364:	3b04      	subs	r3, #4
 8005366:	683a      	ldr	r2, [r7, #0]
 8005368:	b2d2      	uxtb	r2, r2
 800536a:	0112      	lsls	r2, r2, #4
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	440b      	add	r3, r1
 8005370:	761a      	strb	r2, [r3, #24]
}
 8005372:	e009      	b.n	8005388 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005374:	4908      	ldr	r1, [pc, #32]	; (8005398 <NVIC_SetPriority+0x50>)
 8005376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	b2d2      	uxtb	r2, r2
 800537e:	0112      	lsls	r2, r2, #4
 8005380:	b2d2      	uxtb	r2, r2
 8005382:	440b      	add	r3, r1
 8005384:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	e000ed00 	.word	0xe000ed00
 8005398:	e000e100 	.word	0xe000e100

0800539c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3b01      	subs	r3, #1
 80053a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80053ac:	d301      	bcc.n	80053b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80053ae:	2301      	movs	r3, #1
 80053b0:	e00f      	b.n	80053d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80053b2:	4a0a      	ldr	r2, [pc, #40]	; (80053dc <SysTick_Config+0x40>)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
 80053ba:	2105      	movs	r1, #5
 80053bc:	f04f 30ff 	mov.w	r0, #4294967295
 80053c0:	f7ff ffc2 	bl	8005348 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80053c4:	4b05      	ldr	r3, [pc, #20]	; (80053dc <SysTick_Config+0x40>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80053ca:	4b04      	ldr	r3, [pc, #16]	; (80053dc <SysTick_Config+0x40>)
 80053cc:	2207      	movs	r2, #7
 80053ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	e000e010 	.word	0xe000e010

080053e0 <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 80053e0:	b480      	push	{r7}
 80053e2:	af00      	add	r7, sp, #0
	if (current == NULL) {
 80053e4:	4b1d      	ldr	r3, [pc, #116]	; (800545c <getcurrent+0x7c>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d102      	bne.n	80053f2 <getcurrent+0x12>
		return -1;
 80053ec:	f04f 33ff 	mov.w	r3, #4294967295
 80053f0:	e02e      	b.n	8005450 <getcurrent+0x70>
	}
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 80053f2:	4b1a      	ldr	r3, [pc, #104]	; (800545c <getcurrent+0x7c>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d101      	bne.n	8005404 <getcurrent+0x24>
		/*  */
		return 1;
 8005400:	2301      	movs	r3, #1
 8005402:	e025      	b.n	8005450 <getcurrent+0x70>
	}
	
	/* JgEXbhKCo */
	readyque[current->priority].head = current->next;
 8005404:	4b15      	ldr	r3, [pc, #84]	; (800545c <getcurrent+0x7c>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	4a14      	ldr	r2, [pc, #80]	; (800545c <getcurrent+0x7c>)
 800540c:	6812      	ldr	r2, [r2, #0]
 800540e:	6812      	ldr	r2, [r2, #0]
 8005410:	4913      	ldr	r1, [pc, #76]	; (8005460 <getcurrent+0x80>)
 8005412:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	if (readyque[current->priority].head == NULL) {
 8005416:	4b11      	ldr	r3, [pc, #68]	; (800545c <getcurrent+0x7c>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	69db      	ldr	r3, [r3, #28]
 800541c:	4a10      	ldr	r2, [pc, #64]	; (8005460 <getcurrent+0x80>)
 800541e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d107      	bne.n	8005436 <getcurrent+0x56>
		readyque[current->priority].tail = NULL;
 8005426:	4b0d      	ldr	r3, [pc, #52]	; (800545c <getcurrent+0x7c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	69db      	ldr	r3, [r3, #28]
 800542c:	4a0c      	ldr	r2, [pc, #48]	; (8005460 <getcurrent+0x80>)
 800542e:	00db      	lsls	r3, r3, #3
 8005430:	4413      	add	r3, r2
 8005432:	2200      	movs	r2, #0
 8005434:	605a      	str	r2, [r3, #4]
	}
	current->flags &= ~KZ_THREAD_FLAG_READY;
 8005436:	4b09      	ldr	r3, [pc, #36]	; (800545c <getcurrent+0x7c>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a08      	ldr	r2, [pc, #32]	; (800545c <getcurrent+0x7c>)
 800543c:	6812      	ldr	r2, [r2, #0]
 800543e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005440:	f022 0201 	bic.w	r2, r2, #1
 8005444:	625a      	str	r2, [r3, #36]	; 0x24
	current->next = NULL;
 8005446:	4b05      	ldr	r3, [pc, #20]	; (800545c <getcurrent+0x7c>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2200      	movs	r2, #0
 800544c:	601a      	str	r2, [r3, #0]
	
	return 0;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	200806d0 	.word	0x200806d0
 8005460:	20080c00 	.word	0x20080c00

08005464 <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 8005464:	b480      	push	{r7}
 8005466:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8005468:	4b21      	ldr	r3, [pc, #132]	; (80054f0 <putcurrent+0x8c>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d102      	bne.n	8005476 <putcurrent+0x12>
		return -1;
 8005470:	f04f 33ff 	mov.w	r3, #4294967295
 8005474:	e036      	b.n	80054e4 <putcurrent+0x80>
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 8005476:	4b1e      	ldr	r3, [pc, #120]	; (80054f0 <putcurrent+0x8c>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547c:	f003 0301 	and.w	r3, r3, #1
 8005480:	2b00      	cmp	r3, #0
 8005482:	d001      	beq.n	8005488 <putcurrent+0x24>
		/* L */
		return 1;
 8005484:	2301      	movs	r3, #1
 8005486:	e02d      	b.n	80054e4 <putcurrent+0x80>
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 8005488:	4b19      	ldr	r3, [pc, #100]	; (80054f0 <putcurrent+0x8c>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	4a19      	ldr	r2, [pc, #100]	; (80054f4 <putcurrent+0x90>)
 8005490:	00db      	lsls	r3, r3, #3
 8005492:	4413      	add	r3, r2
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00a      	beq.n	80054b0 <putcurrent+0x4c>
		readyque[current->priority].tail->next = current;
 800549a:	4b15      	ldr	r3, [pc, #84]	; (80054f0 <putcurrent+0x8c>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	69db      	ldr	r3, [r3, #28]
 80054a0:	4a14      	ldr	r2, [pc, #80]	; (80054f4 <putcurrent+0x90>)
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	4413      	add	r3, r2
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	4a11      	ldr	r2, [pc, #68]	; (80054f0 <putcurrent+0x8c>)
 80054aa:	6812      	ldr	r2, [r2, #0]
 80054ac:	601a      	str	r2, [r3, #0]
 80054ae:	e007      	b.n	80054c0 <putcurrent+0x5c>
	} else {
		readyque[current->priority].head = current;
 80054b0:	4b0f      	ldr	r3, [pc, #60]	; (80054f0 <putcurrent+0x8c>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	4a0e      	ldr	r2, [pc, #56]	; (80054f0 <putcurrent+0x8c>)
 80054b8:	6812      	ldr	r2, [r2, #0]
 80054ba:	490e      	ldr	r1, [pc, #56]	; (80054f4 <putcurrent+0x90>)
 80054bc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	readyque[current->priority].tail = current;
 80054c0:	4b0b      	ldr	r3, [pc, #44]	; (80054f0 <putcurrent+0x8c>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	69db      	ldr	r3, [r3, #28]
 80054c6:	4a0a      	ldr	r2, [pc, #40]	; (80054f0 <putcurrent+0x8c>)
 80054c8:	6812      	ldr	r2, [r2, #0]
 80054ca:	490a      	ldr	r1, [pc, #40]	; (80054f4 <putcurrent+0x90>)
 80054cc:	00db      	lsls	r3, r3, #3
 80054ce:	440b      	add	r3, r1
 80054d0:	605a      	str	r2, [r3, #4]
	current->flags |= KZ_THREAD_FLAG_READY;
 80054d2:	4b07      	ldr	r3, [pc, #28]	; (80054f0 <putcurrent+0x8c>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a06      	ldr	r2, [pc, #24]	; (80054f0 <putcurrent+0x8c>)
 80054d8:	6812      	ldr	r2, [r2, #0]
 80054da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054dc:	f042 0201 	orr.w	r2, r2, #1
 80054e0:	625a      	str	r2, [r3, #36]	; 0x24

	return 0;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	200806d0 	.word	0x200806d0
 80054f4:	20080c00 	.word	0x20080c00

080054f8 <thread_end>:

static void thread_end(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	af00      	add	r7, sp, #0
	kz_exit();
 80054fc:	f000 fe10 	bl	8006120 <kz_exit>
}
 8005500:	bf00      	nop
 8005502:	bd80      	pop	{r7, pc}

08005504 <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005518:	4611      	mov	r1, r2
 800551a:	4798      	blx	r3
	thread_end();
 800551c:	f7ff ffec 	bl	80054f8 <thread_end>
}
 8005520:	bf00      	nop
 8005522:	3708      	adds	r7, #8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b088      	sub	sp, #32
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
 8005534:	603b      	str	r3, [r7, #0]
	extern char _task_stack_start; /* JEXNvg`X^bN */
	static char *thread_stack = &_task_stack_start;
	static int init_dispatch = 0;
	
	/* ^XNERg[EubN */
	for (i = 0; i < THREAD_NUM; i++) {
 8005536:	2300      	movs	r3, #0
 8005538:	61fb      	str	r3, [r7, #28]
 800553a:	e00b      	b.n	8005554 <thread_run+0x2c>
		thp = &threads[i];
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	019b      	lsls	r3, r3, #6
 8005540:	4a92      	ldr	r2, [pc, #584]	; (800578c <thread_run+0x264>)
 8005542:	4413      	add	r3, r2
 8005544:	61bb      	str	r3, [r7, #24]
		if (!thp->init.func) /*  */
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554a:	2b00      	cmp	r3, #0
 800554c:	d006      	beq.n	800555c <thread_run+0x34>
	for (i = 0; i < THREAD_NUM; i++) {
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	3301      	adds	r3, #1
 8005552:	61fb      	str	r3, [r7, #28]
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	2b0e      	cmp	r3, #14
 8005558:	ddf0      	ble.n	800553c <thread_run+0x14>
 800555a:	e000      	b.n	800555e <thread_run+0x36>
			break;
 800555c:	bf00      	nop
	}
	
	if (i == THREAD_NUM) /*  */
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	2b0f      	cmp	r3, #15
 8005562:	d102      	bne.n	800556a <thread_run+0x42>
	return -1;
 8005564:	f04f 33ff 	mov.w	r3, #4294967295
 8005568:	e10c      	b.n	8005784 <thread_run+0x25c>
	
	memset(thp, 0, sizeof(*thp));
 800556a:	2240      	movs	r2, #64	; 0x40
 800556c:	2100      	movs	r1, #0
 800556e:	69b8      	ldr	r0, [r7, #24]
 8005570:	f000 ff75 	bl	800645e <memset>
	
	/* ^XNERg[EubN(TCB) */
	strcpy(thp->name, name);
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	330c      	adds	r3, #12
 8005578:	68b9      	ldr	r1, [r7, #8]
 800557a:	4618      	mov	r0, r3
 800557c:	f000 ff77 	bl	800646e <strcpy>
	thp->next     = NULL;
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	2200      	movs	r2, #0
 8005584:	601a      	str	r2, [r3, #0]
	thp->priority = priority;
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	61da      	str	r2, [r3, #28]
	thp->flags    = 0;
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	2200      	movs	r2, #0
 8005590:	625a      	str	r2, [r3, #36]	; 0x24
	
	thp->init.func = func;
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	629a      	str	r2, [r3, #40]	; 0x28
	thp->init.argc = argc;
 8005598:	69bb      	ldr	r3, [r7, #24]
 800559a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800559c:	62da      	str	r2, [r3, #44]	; 0x2c
	thp->init.argv = argv;
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055a2:	631a      	str	r2, [r3, #48]	; 0x30
	
	/* X^bNl */
	memset(thread_stack, 0, stacksize);
 80055a4:	4b7a      	ldr	r3, [pc, #488]	; (8005790 <thread_run+0x268>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	683a      	ldr	r2, [r7, #0]
 80055aa:	2100      	movs	r1, #0
 80055ac:	4618      	mov	r0, r3
 80055ae:	f000 ff56 	bl	800645e <memset>
	thread_stack += stacksize;
 80055b2:	4b77      	ldr	r3, [pc, #476]	; (8005790 <thread_run+0x268>)
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	4413      	add	r3, r2
 80055ba:	4a75      	ldr	r2, [pc, #468]	; (8005790 <thread_run+0x268>)
 80055bc:	6013      	str	r3, [r2, #0]
	
	thp->stack = thread_stack; /* X^bN */
 80055be:	4b74      	ldr	r3, [pc, #464]	; (8005790 <thread_run+0x268>)
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	621a      	str	r2, [r3, #32]
	
	/* X^bN */
	sp = (uint32 *)thp->stack;
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	617b      	str	r3, [r7, #20]
	
	/*
	* vOEJE^D
	* XbhDx[C~XbhD
	*/
	if(init_dispatch==0){
 80055cc:	4b71      	ldr	r3, [pc, #452]	; (8005794 <thread_run+0x26c>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d15d      	bne.n	8005690 <thread_run+0x168>
		*(--sp) = (uint32_t)thread_end;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	3b04      	subs	r3, #4
 80055d8:	617b      	str	r3, [r7, #20]
 80055da:	4a6f      	ldr	r2, [pc, #444]	; (8005798 <thread_run+0x270>)
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	3b04      	subs	r3, #4
 80055e4:	617b      	str	r3, [r7, #20]
 80055e6:	4a6d      	ldr	r2, [pc, #436]	; (800579c <thread_run+0x274>)
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	3b04      	subs	r3, #4
 80055f0:	617b      	str	r3, [r7, #20]
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	3b04      	subs	r3, #4
 80055fc:	617b      	str	r3, [r7, #20]
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	2200      	movs	r2, #0
 8005602:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	3b04      	subs	r3, #4
 8005608:	617b      	str	r3, [r7, #20]
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	2200      	movs	r2, #0
 800560e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	3b04      	subs	r3, #4
 8005614:	617b      	str	r3, [r7, #20]
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2200      	movs	r2, #0
 800561a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	3b04      	subs	r3, #4
 8005620:	617b      	str	r3, [r7, #20]
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	2200      	movs	r2, #0
 8005626:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	3b04      	subs	r3, #4
 800562c:	617b      	str	r3, [r7, #20]
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	2200      	movs	r2, #0
 8005632:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	3b04      	subs	r3, #4
 8005638:	617b      	str	r3, [r7, #20]
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	2200      	movs	r2, #0
 800563e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	3b04      	subs	r3, #4
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	3b04      	subs	r3, #4
 8005650:	617b      	str	r3, [r7, #20]
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	2200      	movs	r2, #0
 8005656:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	3b04      	subs	r3, #4
 800565c:	617b      	str	r3, [r7, #20]
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2200      	movs	r2, #0
 8005662:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	3b04      	subs	r3, #4
 8005668:	617b      	str	r3, [r7, #20]
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	3b04      	subs	r3, #4
 8005674:	617b      	str	r3, [r7, #20]
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2200      	movs	r2, #0
 800567a:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	3b04      	subs	r3, #4
 8005680:	617b      	str	r3, [r7, #20]
 8005682:	69ba      	ldr	r2, [r7, #24]
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 8005688:	4b42      	ldr	r3, [pc, #264]	; (8005794 <thread_run+0x26c>)
 800568a:	2201      	movs	r2, #1
 800568c:	601a      	str	r2, [r3, #0]
 800568e:	e06d      	b.n	800576c <thread_run+0x244>
	}else{
		*(--sp) = (uint32_t)thread_end;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	3b04      	subs	r3, #4
 8005694:	617b      	str	r3, [r7, #20]
 8005696:	4a40      	ldr	r2, [pc, #256]	; (8005798 <thread_run+0x270>)
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	3b04      	subs	r3, #4
 80056a0:	617b      	str	r3, [r7, #20]
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80056a8:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	3b04      	subs	r3, #4
 80056ae:	617b      	str	r3, [r7, #20]
 80056b0:	4a3a      	ldr	r2, [pc, #232]	; (800579c <thread_run+0x274>)
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	3b04      	subs	r3, #4
 80056ba:	617b      	str	r3, [r7, #20]
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	2200      	movs	r2, #0
 80056c0:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	3b04      	subs	r3, #4
 80056c6:	617b      	str	r3, [r7, #20]
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	2200      	movs	r2, #0
 80056cc:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	3b04      	subs	r3, #4
 80056d2:	617b      	str	r3, [r7, #20]
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	2200      	movs	r2, #0
 80056d8:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	3b04      	subs	r3, #4
 80056de:	617b      	str	r3, [r7, #20]
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	2200      	movs	r2, #0
 80056e4:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	3b04      	subs	r3, #4
 80056ea:	617b      	str	r3, [r7, #20]
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	2200      	movs	r2, #0
 80056f0:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	3b04      	subs	r3, #4
 80056f6:	617b      	str	r3, [r7, #20]
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	3b04      	subs	r3, #4
 8005702:	617b      	str	r3, [r7, #20]
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	f06f 0206 	mvn.w	r2, #6
 800570a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	3b04      	subs	r3, #4
 8005710:	617b      	str	r3, [r7, #20]
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	2200      	movs	r2, #0
 8005716:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	3b04      	subs	r3, #4
 800571c:	617b      	str	r3, [r7, #20]
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	2200      	movs	r2, #0
 8005722:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	3b04      	subs	r3, #4
 8005728:	617b      	str	r3, [r7, #20]
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	2200      	movs	r2, #0
 800572e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	3b04      	subs	r3, #4
 8005734:	617b      	str	r3, [r7, #20]
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	2200      	movs	r2, #0
 800573a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	3b04      	subs	r3, #4
 8005740:	617b      	str	r3, [r7, #20]
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	2200      	movs	r2, #0
 8005746:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	3b04      	subs	r3, #4
 800574c:	617b      	str	r3, [r7, #20]
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	2200      	movs	r2, #0
 8005752:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	3b04      	subs	r3, #4
 8005758:	617b      	str	r3, [r7, #20]
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	2200      	movs	r2, #0
 800575e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	3b04      	subs	r3, #4
 8005764:	617b      	str	r3, [r7, #20]
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	2200      	movs	r2, #0
 800576a:	601a      	str	r2, [r3, #0]
	}
	/* XbhReLXg */
	thp->context.sp = (uint32)sp;
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	63da      	str	r2, [r3, #60]	; 0x3c
	
	/* VXeER[oXbhfB[EL[ */
	putcurrent();
 8005772:	f7ff fe77 	bl	8005464 <putcurrent>
	
	/* VKXbhCfB[EL[ */
	current = thp;
 8005776:	4a0a      	ldr	r2, [pc, #40]	; (80057a0 <thread_run+0x278>)
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	6013      	str	r3, [r2, #0]
	putcurrent();
 800577c:	f7ff fe72 	bl	8005464 <putcurrent>
	
	return (kz_thread_id_t)current;
 8005780:	4b07      	ldr	r3, [pc, #28]	; (80057a0 <thread_run+0x278>)
 8005782:	681b      	ldr	r3, [r3, #0]
}
 8005784:	4618      	mov	r0, r3
 8005786:	3720      	adds	r7, #32
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}
 800578c:	200806d4 	.word	0x200806d4
 8005790:	20040018 	.word	0x20040018
 8005794:	20080c88 	.word	0x20080c88
 8005798:	080054f9 	.word	0x080054f9
 800579c:	08005505 	.word	0x08005505
 80057a0:	200806d0 	.word	0x200806d0

080057a4 <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	af00      	add	r7, sp, #0
	/*
	* {X^bNpD
	* CXbhpED
	*/
	puts(current->name);
 80057a8:	4b09      	ldr	r3, [pc, #36]	; (80057d0 <thread_exit+0x2c>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	330c      	adds	r3, #12
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 fdfa 	bl	80063a8 <puts>
	puts(" EXIT.\n");
 80057b4:	4807      	ldr	r0, [pc, #28]	; (80057d4 <thread_exit+0x30>)
 80057b6:	f000 fdf7 	bl	80063a8 <puts>
	memset(current, 0, sizeof(*current));
 80057ba:	4b05      	ldr	r3, [pc, #20]	; (80057d0 <thread_exit+0x2c>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2240      	movs	r2, #64	; 0x40
 80057c0:	2100      	movs	r1, #0
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 fe4b 	bl	800645e <memset>
	return 0;
 80057c8:	2300      	movs	r3, #0
	}
 80057ca:	4618      	mov	r0, r3
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	200806d0 	.word	0x200806d0
 80057d4:	080065c0 	.word	0x080065c0

080057d8 <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	af00      	add	r7, sp, #0
	putcurrent();
 80057dc:	f7ff fe42 	bl	8005464 <putcurrent>
	return 0;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 80057e6:	b480      	push	{r7}
 80057e8:	af00      	add	r7, sp, #0
	return 0;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr
	...

080057f8 <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b082      	sub	sp, #8
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
	/* EFCNEAbvoXbhfB[EL[ */
	putcurrent();
 8005800:	f7ff fe30 	bl	8005464 <putcurrent>

	/* wXbhfB[EL[EFCNEAbv */
	current = (kz_thread *)id;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a04      	ldr	r2, [pc, #16]	; (8005818 <thread_wakeup+0x20>)
 8005808:	6013      	str	r3, [r2, #0]
	putcurrent();
 800580a:	f7ff fe2b 	bl	8005464 <putcurrent>

	return 0;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	200806d0 	.word	0x200806d0

0800581c <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	af00      	add	r7, sp, #0
	putcurrent();
 8005820:	f7ff fe20 	bl	8005464 <putcurrent>
	return (kz_thread_id_t)current;
 8005824:	4b01      	ldr	r3, [pc, #4]	; (800582c <thread_getid+0x10>)
 8005826:	681b      	ldr	r3, [r3, #0]
}
 8005828:	4618      	mov	r0, r3
 800582a:	bd80      	pop	{r7, pc}
 800582c:	200806d0 	.word	0x200806d0

08005830 <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
	int old = current->priority;
 8005838:	4b08      	ldr	r3, [pc, #32]	; (800585c <thread_chpri+0x2c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	69db      	ldr	r3, [r3, #28]
 800583e:	60fb      	str	r3, [r7, #12]
	
	if (priority >= 0)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2b00      	cmp	r3, #0
 8005844:	db03      	blt.n	800584e <thread_chpri+0x1e>
		current->priority = priority; /* DxX */
 8005846:	4b05      	ldr	r3, [pc, #20]	; (800585c <thread_chpri+0x2c>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	61da      	str	r2, [r3, #28]
	
	putcurrent(); /* VDxfB[EL[q */
 800584e:	f7ff fe09 	bl	8005464 <putcurrent>
	return old;
 8005852:	68fb      	ldr	r3, [r7, #12]
}
 8005854:	4618      	mov	r0, r3
 8005856:	3710      	adds	r7, #16
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}
 800585c:	200806d0 	.word	0x200806d0

08005860 <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
	putcurrent();
 8005868:	f7ff fdfc 	bl	8005464 <putcurrent>
	return kzmem_alloc(size);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 fbcf 	bl	8006010 <kzmem_alloc>
 8005872:	4603      	mov	r3, r0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3708      	adds	r7, #8
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b082      	sub	sp, #8
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
	kzmem_free(p);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 fbff 	bl	8006088 <kzmem_free>
	putcurrent();
 800588a:	f7ff fdeb 	bl	8005464 <putcurrent>
	return 0;
 800588e:	2300      	movs	r3, #0
}
 8005890:	4618      	mov	r0, r3
 8005892:	3708      	adds	r7, #8
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	607a      	str	r2, [r7, #4]
 80058a4:	603b      	str	r3, [r7, #0]
	kz_msgbuf *mp;
	
	/* bZ[WEobt@ */
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 80058a6:	2010      	movs	r0, #16
 80058a8:	f000 fbb2 	bl	8006010 <kzmem_alloc>
 80058ac:	6178      	str	r0, [r7, #20]
	
	if (mp == NULL)
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d101      	bne.n	80058b8 <sendmsg+0x20>
		kz_sysdown();
 80058b4:	f000 fa86 	bl	8005dc4 <kz_sysdown>
	
	mp->next       = NULL;
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	2200      	movs	r2, #0
 80058bc:	601a      	str	r2, [r3, #0]
	mp->sender     = thp;
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	605a      	str	r2, [r3, #4]
	mp->param.size = size;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	609a      	str	r2, [r3, #8]
	mp->param.p    = p;
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	683a      	ldr	r2, [r7, #0]
 80058ce:	60da      	str	r2, [r3, #12]
	
	/* bZ[WE{bNXbZ[W */
	if (mboxp->tail) {
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d004      	beq.n	80058e2 <sendmsg+0x4a>
		mboxp->tail->next = mp;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	601a      	str	r2, [r3, #0]
 80058e0:	e002      	b.n	80058e8 <sendmsg+0x50>
	} else {
		mboxp->head = mp;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	605a      	str	r2, [r3, #4]
	}
	mboxp->tail = mp;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	609a      	str	r2, [r3, #8]
}
 80058ee:	bf00      	nop
 80058f0:	3718      	adds	r7, #24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b084      	sub	sp, #16
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
	kz_msgbuf *mp;
	kz_syscall_param_t *p;
	
	/* bZ[WE{bNXbZ[Wo */
	mp = mboxp->head;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	60fb      	str	r3, [r7, #12]
	mboxp->head = mp->next;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d102      	bne.n	800591a <recvmsg+0x24>
		mboxp->tail = NULL;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	609a      	str	r2, [r3, #8]
	mp->next = NULL;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	601a      	str	r2, [r3, #0]
	
	/* bZ[WMXbhl */
	p = mboxp->receiver->syscall.param;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005926:	60bb      	str	r3, [r7, #8]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	461a      	mov	r2, r3
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	60da      	str	r2, [r3, #12]
	if (p->un.recv.sizep)
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d004      	beq.n	8005944 <recvmsg+0x4e>
		*(p->un.recv.sizep) = mp->param.size;
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	6892      	ldr	r2, [r2, #8]
 8005942:	601a      	str	r2, [r3, #0]
	if (p->un.recv.pp)
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d004      	beq.n	8005956 <recvmsg+0x60>
		*(p->un.recv.pp) = mp->param.p;
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	68d2      	ldr	r2, [r2, #12]
 8005954:	601a      	str	r2, [r3, #0]
	
	/* MXbhCNULL */
	mboxp->receiver = NULL;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	601a      	str	r2, [r3, #0]
	
	/* bZ[WEobt@ */
	kzmem_free(mp);
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 fb93 	bl	8006088 <kzmem_free>
}
 8005962:	bf00      	nop
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
	...

0800596c <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	4603      	mov	r3, r0
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	607a      	str	r2, [r7, #4]
 8005978:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 800597a:	7bfb      	ldrb	r3, [r7, #15]
 800597c:	011b      	lsls	r3, r3, #4
 800597e:	4a0f      	ldr	r2, [pc, #60]	; (80059bc <thread_send+0x50>)
 8005980:	4413      	add	r3, r2
 8005982:	617b      	str	r3, [r7, #20]
	
	putcurrent();
 8005984:	f7ff fd6e 	bl	8005464 <putcurrent>
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 8005988:	4b0d      	ldr	r3, [pc, #52]	; (80059c0 <thread_send+0x54>)
 800598a:	6819      	ldr	r1, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	68ba      	ldr	r2, [r7, #8]
 8005990:	6978      	ldr	r0, [r7, #20]
 8005992:	f7ff ff81 	bl	8005898 <sendmsg>
	
	/* MXbhMs */
	if (mboxp->receiver) {
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d008      	beq.n	80059b0 <thread_send+0x44>
		current = mboxp->receiver; /* MXbh */
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a07      	ldr	r2, [pc, #28]	; (80059c0 <thread_send+0x54>)
 80059a4:	6013      	str	r3, [r2, #0]
		recvmsg(mboxp); /* bZ[WM */
 80059a6:	6978      	ldr	r0, [r7, #20]
 80059a8:	f7ff ffa5 	bl	80058f6 <recvmsg>
		putcurrent(); /* M\CubN */
 80059ac:	f7ff fd5a 	bl	8005464 <putcurrent>
	}
	
	return size;
 80059b0:	68bb      	ldr	r3, [r7, #8]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3718      	adds	r7, #24
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	20080b88 	.word	0x20080b88
 80059c0:	200806d0 	.word	0x200806d0

080059c4 <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	4603      	mov	r3, r0
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
 80059d0:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 80059d2:	7bfb      	ldrb	r3, [r7, #15]
 80059d4:	011b      	lsls	r3, r3, #4
 80059d6:	4a10      	ldr	r2, [pc, #64]	; (8005a18 <thread_recv+0x54>)
 80059d8:	4413      	add	r3, r2
 80059da:	617b      	str	r3, [r7, #20]
	
	if (mboxp->receiver) /* XbhM */
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d001      	beq.n	80059e8 <thread_recv+0x24>
		kz_sysdown();
 80059e4:	f000 f9ee 	bl	8005dc4 <kz_sysdown>
	
	mboxp->receiver = current; /* MXbh */
 80059e8:	4b0c      	ldr	r3, [pc, #48]	; (8005a1c <thread_recv+0x58>)
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	601a      	str	r2, [r3, #0]
	
	if (mboxp->head == NULL) {
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d102      	bne.n	80059fe <thread_recv+0x3a>
		/*
		 * bZ[WE{bNXbZ[WCXbh
		 * X[vD(VXeER[ubN)
		 */
		return -1;
 80059f8:	f04f 33ff 	mov.w	r3, #4294967295
 80059fc:	e008      	b.n	8005a10 <thread_recv+0x4c>
	}
	
	recvmsg(mboxp); /* bZ[WM */
 80059fe:	6978      	ldr	r0, [r7, #20]
 8005a00:	f7ff ff79 	bl	80058f6 <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 8005a04:	f7ff fd2e 	bl	8005464 <putcurrent>
	
	return current->syscall.param->un.recv.ret;
 8005a08:	4b04      	ldr	r3, [pc, #16]	; (8005a1c <thread_recv+0x58>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a0e:	68db      	ldr	r3, [r3, #12]
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3718      	adds	r7, #24
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	20080b88 	.word	0x20080b88
 8005a1c:	200806d0 	.word	0x200806d0

08005a20 <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	4603      	mov	r3, r0
 8005a28:	6039      	str	r1, [r7, #0]
 8005a2a:	80fb      	strh	r3, [r7, #6]
	* tC\tgEGAExN^
	* OSo^D
	*/
	//softvec_setintr(type, thread_intr);
	
	handlers[type] = handler; /* OSonho^ */
 8005a2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a30:	4905      	ldr	r1, [pc, #20]	; (8005a48 <thread_setintr+0x28>)
 8005a32:	683a      	ldr	r2, [r7, #0]
 8005a34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	putcurrent();
 8005a38:	f7ff fd14 	bl	8005464 <putcurrent>
	
	return 0;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3708      	adds	r7, #8
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	20080a94 	.word	0x20080a94

08005a4c <thread_tsleep>:

static int thread_tsleep(int time)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 8005a54:	4b0e      	ldr	r3, [pc, #56]	; (8005a90 <thread_tsleep+0x44>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	609a      	str	r2, [r3, #8]
	
	// timque
	if(timque[0].tail){
 8005a5c:	4b0d      	ldr	r3, [pc, #52]	; (8005a94 <thread_tsleep+0x48>)
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d005      	beq.n	8005a70 <thread_tsleep+0x24>
		// A^XN
		timque[0].tail->t_next = current;
 8005a64:	4b0b      	ldr	r3, [pc, #44]	; (8005a94 <thread_tsleep+0x48>)
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	4a09      	ldr	r2, [pc, #36]	; (8005a90 <thread_tsleep+0x44>)
 8005a6a:	6812      	ldr	r2, [r2, #0]
 8005a6c:	605a      	str	r2, [r3, #4]
 8005a6e:	e003      	b.n	8005a78 <thread_tsleep+0x2c>
	}else{
		// A^XN
		timque[0].head = current;
 8005a70:	4b07      	ldr	r3, [pc, #28]	; (8005a90 <thread_tsleep+0x44>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a07      	ldr	r2, [pc, #28]	; (8005a94 <thread_tsleep+0x48>)
 8005a76:	6013      	str	r3, [r2, #0]
	}
	// ^XN
	timque[0].tail = current;
 8005a78:	4b05      	ldr	r3, [pc, #20]	; (8005a90 <thread_tsleep+0x44>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a05      	ldr	r2, [pc, #20]	; (8005a94 <thread_tsleep+0x48>)
 8005a7e:	6053      	str	r3, [r2, #4]
	
	return 0;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	370c      	adds	r7, #12
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	200806d0 	.word	0x200806d0
 8005a94:	20080c80 	.word	0x20080c80

08005a98 <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8005a98:	b5b0      	push	{r4, r5, r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af02      	add	r7, sp, #8
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	6039      	str	r1, [r7, #0]
 8005aa2:	71fb      	strb	r3, [r7, #7]
	/* VXeER[scurrent */
	switch (type) {
 8005aa4:	79fb      	ldrb	r3, [r7, #7]
 8005aa6:	2b0c      	cmp	r3, #12
 8005aa8:	f200 809d 	bhi.w	8005be6 <call_functions+0x14e>
 8005aac:	a201      	add	r2, pc, #4	; (adr r2, 8005ab4 <call_functions+0x1c>)
 8005aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ab2:	bf00      	nop
 8005ab4:	08005ae9 	.word	0x08005ae9
 8005ab8:	08005b15 	.word	0x08005b15
 8005abc:	08005b1b 	.word	0x08005b1b
 8005ac0:	08005b27 	.word	0x08005b27
 8005ac4:	08005b33 	.word	0x08005b33
 8005ac8:	08005b45 	.word	0x08005b45
 8005acc:	08005b51 	.word	0x08005b51
 8005ad0:	08005b63 	.word	0x08005b63
 8005ad4:	08005b75 	.word	0x08005b75
 8005ad8:	08005b87 	.word	0x08005b87
 8005adc:	08005ba1 	.word	0x08005ba1
 8005ae0:	08005bbb 	.word	0x08005bbb
 8005ae4:	08005bd5 	.word	0x08005bd5
		case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	6818      	ldr	r0, [r3, #0]
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	6859      	ldr	r1, [r3, #4]
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	689c      	ldr	r4, [r3, #8]
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	68dd      	ldr	r5, [r3, #12]
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	691b      	ldr	r3, [r3, #16]
 8005afc:	683a      	ldr	r2, [r7, #0]
 8005afe:	6952      	ldr	r2, [r2, #20]
 8005b00:	9201      	str	r2, [sp, #4]
 8005b02:	9300      	str	r3, [sp, #0]
 8005b04:	462b      	mov	r3, r5
 8005b06:	4622      	mov	r2, r4
 8005b08:	f7ff fd0e 	bl	8005528 <thread_run>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	619a      	str	r2, [r3, #24]
					       p->un.run.priority, p->un.run.stacksize,
					       p->un.run.argc, p->un.run.argv);
			break;
 8005b12:	e069      	b.n	8005be8 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
			/* TCBCl */
			thread_exit();
 8005b14:	f7ff fe46 	bl	80057a4 <thread_exit>
			break;
 8005b18:	e066      	b.n	8005be8 <call_functions+0x150>
			case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
			p->un.wait.ret = thread_wait();
 8005b1a:	f7ff fe5d 	bl	80057d8 <thread_wait>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	601a      	str	r2, [r3, #0]
			break;
 8005b24:	e060      	b.n	8005be8 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
			p->un.sleep.ret = thread_sleep();
 8005b26:	f7ff fe5e 	bl	80057e6 <thread_sleep>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	601a      	str	r2, [r3, #0]
			break;
 8005b30:	e05a      	b.n	8005be8 <call_functions+0x150>
			case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7ff fe5e 	bl	80057f8 <thread_wakeup>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	605a      	str	r2, [r3, #4]
			break;
 8005b42:	e051      	b.n	8005be8 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
			p->un.getid.ret = thread_getid();
 8005b44:	f7ff fe6a 	bl	800581c <thread_getid>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	601a      	str	r2, [r3, #0]
			break;
 8005b4e:	e04b      	b.n	8005be8 <call_functions+0x150>
			case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff fe6b 	bl	8005830 <thread_chpri>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	605a      	str	r2, [r3, #4]
			break;
 8005b60:	e042      	b.n	8005be8 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7ff fe7a 	bl	8005860 <thread_kmalloc>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	605a      	str	r2, [r3, #4]
			break;
 8005b72:	e039      	b.n	8005be8 <call_functions+0x150>
			case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f7ff fe7f 	bl	800587c <thread_kmfree>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	605a      	str	r2, [r3, #4]
			break;
 8005b84:	e030      	b.n	8005be8 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
			p->un.send.ret = thread_send(p->un.send.id,
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	7818      	ldrb	r0, [r3, #0]
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	6859      	ldr	r1, [r3, #4]
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	461a      	mov	r2, r3
 8005b94:	f7ff feea 	bl	800596c <thread_send>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	60da      	str	r2, [r3, #12]
						 p->un.send.size, p->un.send.p);
			break;
 8005b9e:	e023      	b.n	8005be8 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
			p->un.recv.ret = thread_recv(p->un.recv.id,
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	7818      	ldrb	r0, [r3, #0]
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	6859      	ldr	r1, [r3, #4]
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	461a      	mov	r2, r3
 8005bae:	f7ff ff09 	bl	80059c4 <thread_recv>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	60da      	str	r2, [r3, #12]
						 p->un.recv.sizep, p->un.recv.pp);
			break;
 8005bb8:	e016      	b.n	8005be8 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	4610      	mov	r0, r2
 8005bc8:	f7ff ff2a 	bl	8005a20 <thread_setintr>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	609a      	str	r2, [r3, #8]
						       p->un.setintr.handler);
				break;
 8005bd2:	e009      	b.n	8005be8 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7ff ff37 	bl	8005a4c <thread_tsleep>
 8005bde:	4602      	mov	r2, r0
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	605a      	str	r2, [r3, #4]
			break;
 8005be4:	e000      	b.n	8005be8 <call_functions+0x150>
		default:
			break;
 8005be6:	bf00      	nop
	}
}
 8005be8:	bf00      	nop
 8005bea:	3708      	adds	r7, #8
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bdb0      	pop	{r4, r5, r7, pc}

08005bf0 <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	6039      	str	r1, [r7, #0]
 8005bfa:	71fb      	strb	r3, [r7, #7]
	* VXeER[oXbhfB[EL[
	* OoDVXeER[
	* oXbhpC
	*  putcurrent() sKvD
	*/
	getcurrent();
 8005bfc:	f7ff fbf0 	bl	80053e0 <getcurrent>
	call_functions(type, p);
 8005c00:	79fb      	ldrb	r3, [r7, #7]
 8005c02:	6839      	ldr	r1, [r7, #0]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7ff ff47 	bl	8005a98 <call_functions>
}
 8005c0a:	bf00      	nop
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
	...

08005c14 <srvcall_proc>:

/* T[rXER[ */
static void srvcall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	6039      	str	r1, [r7, #0]
 8005c1e:	71fb      	strb	r3, [r7, #7]
	* current c NULL D
	* T[rXER[ thread_intrvec() nho
	* Co thread_intrvec() 
	* XPW[OsCcurrent D
	*/
	current = NULL;
 8005c20:	4b05      	ldr	r3, [pc, #20]	; (8005c38 <srvcall_proc+0x24>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 8005c26:	79fb      	ldrb	r3, [r7, #7]
 8005c28:	6839      	ldr	r1, [r7, #0]
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f7ff ff34 	bl	8005a98 <call_functions>
}
 8005c30:	bf00      	nop
 8005c32:	3708      	adds	r7, #8
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	200806d0 	.word	0x200806d0

08005c3c <schedule>:

/* XbhXPW[O */
static void schedule(void)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
	
	/*
	* D(Dxl)fB[EL[C
	* \XbhD
	*/
	for (i = 0; i < PRIORITY_NUM; i++) {
 8005c42:	2300      	movs	r3, #0
 8005c44:	607b      	str	r3, [r7, #4]
 8005c46:	e008      	b.n	8005c5a <schedule+0x1e>
		if (readyque[i].head) /*  */
 8005c48:	4a0e      	ldr	r2, [pc, #56]	; (8005c84 <schedule+0x48>)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d106      	bne.n	8005c62 <schedule+0x26>
	for (i = 0; i < PRIORITY_NUM; i++) {
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	3301      	adds	r3, #1
 8005c58:	607b      	str	r3, [r7, #4]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2b0f      	cmp	r3, #15
 8005c5e:	ddf3      	ble.n	8005c48 <schedule+0xc>
 8005c60:	e000      	b.n	8005c64 <schedule+0x28>
			break;
 8005c62:	bf00      	nop
	}
	if (i == PRIORITY_NUM) /*  */
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b10      	cmp	r3, #16
 8005c68:	d101      	bne.n	8005c6e <schedule+0x32>
	kz_sysdown();
 8005c6a:	f000 f8ab 	bl	8005dc4 <kz_sysdown>
	
	current = readyque[i].head; /* JgEXbh */
 8005c6e:	4a05      	ldr	r2, [pc, #20]	; (8005c84 <schedule+0x48>)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005c76:	4a04      	ldr	r2, [pc, #16]	; (8005c88 <schedule+0x4c>)
 8005c78:	6013      	str	r3, [r2, #0]
}
 8005c7a:	bf00      	nop
 8005c7c:	3708      	adds	r7, #8
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}
 8005c82:	bf00      	nop
 8005c84:	20080c00 	.word	0x20080c00
 8005c88:	200806d0 	.word	0x200806d0

08005c8c <syscall_intr>:

static void syscall_intr(void)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	af00      	add	r7, sp, #0
	syscall_proc(current->syscall.type, current->syscall.param);
 8005c90:	4b06      	ldr	r3, [pc, #24]	; (8005cac <syscall_intr+0x20>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8005c98:	4b04      	ldr	r3, [pc, #16]	; (8005cac <syscall_intr+0x20>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c9e:	4619      	mov	r1, r3
 8005ca0:	4610      	mov	r0, r2
 8005ca2:	f7ff ffa5 	bl	8005bf0 <syscall_proc>
}
 8005ca6:	bf00      	nop
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	200806d0 	.word	0x200806d0

08005cb0 <thread_intr>:
	thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	6039      	str	r1, [r7, #0]
 8005cba:	80fb      	strh	r3, [r7, #6]
	/* JgEXbhReLXg */
	current->context.sp = sp;
 8005cbc:	4b0d      	ldr	r3, [pc, #52]	; (8005cf4 <thread_intr+0x44>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	683a      	ldr	r2, [r7, #0]
 8005cc2:	63da      	str	r2, [r3, #60]	; 0x3c
	* syscall_intr(), softerr_intr() nho^C
	* sD
	* OCkz_setintr()[Uo^nh
	* sD
	*/
	if (handlers[type])
 8005cc4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005cc8:	4a0b      	ldr	r2, [pc, #44]	; (8005cf8 <thread_intr+0x48>)
 8005cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d005      	beq.n	8005cde <thread_intr+0x2e>
		handlers[type]();
 8005cd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005cd6:	4a08      	ldr	r2, [pc, #32]	; (8005cf8 <thread_intr+0x48>)
 8005cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cdc:	4798      	blx	r3
	
	schedule(); /* XbhXPW[O */
 8005cde:	f7ff ffad 	bl	8005c3c <schedule>
	
	/*
	* XbhfBXpb`
	* (dispatch(){startup.sCAZuLq)
	*/
	_dispatch_int(current->context);
 8005ce2:	4b04      	ldr	r3, [pc, #16]	; (8005cf4 <thread_intr+0x44>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005ce8:	f7ff fb21 	bl	800532e <_dispatch_int>
	/*  */
}
 8005cec:	bf00      	nop
 8005cee:	3708      	adds	r7, #8
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	200806d0 	.word	0x200806d0
 8005cf8:	20080a94 	.word	0x20080a94

08005cfc <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af02      	add	r7, sp, #8
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
 8005d08:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 8005d0a:	f000 f963 	bl	8005fd4 <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 8005d0e:	4b24      	ldr	r3, [pc, #144]	; (8005da0 <kz_start+0xa4>)
 8005d10:	2200      	movs	r2, #0
 8005d12:	601a      	str	r2, [r3, #0]
	
	// eubN
	
	memset(readyque, 0, sizeof(readyque));
 8005d14:	2280      	movs	r2, #128	; 0x80
 8005d16:	2100      	movs	r1, #0
 8005d18:	4822      	ldr	r0, [pc, #136]	; (8005da4 <kz_start+0xa8>)
 8005d1a:	f000 fba0 	bl	800645e <memset>
	memset(threads,  0, sizeof(threads));
 8005d1e:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8005d22:	2100      	movs	r1, #0
 8005d24:	4820      	ldr	r0, [pc, #128]	; (8005da8 <kz_start+0xac>)
 8005d26:	f000 fb9a 	bl	800645e <memset>
	memset(handlers, 0, sizeof(handlers));
 8005d2a:	22f4      	movs	r2, #244	; 0xf4
 8005d2c:	2100      	movs	r1, #0
 8005d2e:	481f      	ldr	r0, [pc, #124]	; (8005dac <kz_start+0xb0>)
 8005d30:	f000 fb95 	bl	800645e <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 8005d34:	2270      	movs	r2, #112	; 0x70
 8005d36:	2100      	movs	r1, #0
 8005d38:	481d      	ldr	r0, [pc, #116]	; (8005db0 <kz_start+0xb4>)
 8005d3a:	f000 fb90 	bl	800645e <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 8005d3e:	2208      	movs	r2, #8
 8005d40:	2100      	movs	r1, #0
 8005d42:	481c      	ldr	r0, [pc, #112]	; (8005db4 <kz_start+0xb8>)
 8005d44:	f000 fb8b 	bl	800645e <memset>
	memset(timque, 0, sizeof(timque));
 8005d48:	2208      	movs	r2, #8
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	481a      	ldr	r0, [pc, #104]	; (8005db8 <kz_start+0xbc>)
 8005d4e:	f000 fb86 	bl	800645e <memset>
	
	/* nho^ */
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 8005d52:	491a      	ldr	r1, [pc, #104]	; (8005dbc <kz_start+0xc0>)
 8005d54:	200b      	movs	r0, #11
 8005d56:	f7ff fe63 	bl	8005a20 <thread_setintr>
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 8005d5a:	4919      	ldr	r1, [pc, #100]	; (8005dc0 <kz_start+0xc4>)
 8005d5c:	200f      	movs	r0, #15
 8005d5e:	f7ff fe5f 	bl	8005a20 <thread_setintr>
	
	// Dx
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_5, 0);
 8005d62:	2200      	movs	r2, #0
 8005d64:	2105      	movs	r1, #5
 8005d66:	f06f 0004 	mvn.w	r0, #4
 8005d6a:	f7fa fae8 	bl	800033e <HAL_NVIC_SetPriority>
	
	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	9301      	str	r3, [sp, #4]
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	68b9      	ldr	r1, [r7, #8]
 8005d7c:	68f8      	ldr	r0, [r7, #12]
 8005d7e:	f7ff fbd3 	bl	8005528 <thread_run>
 8005d82:	4603      	mov	r3, r0
 8005d84:	461a      	mov	r2, r3
 8005d86:	4b06      	ldr	r3, [pc, #24]	; (8005da0 <kz_start+0xa4>)
 8005d88:	601a      	str	r2, [r3, #0]
				    argc, argv);
	
	/* Systick^C} */
	SysTick_init();
 8005d8a:	f000 f84d 	bl	8005e28 <SysTick_init>
	
	/* XbhN */
	_dispatch(current->context);
 8005d8e:	4b04      	ldr	r3, [pc, #16]	; (8005da0 <kz_start+0xa4>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005d94:	f7ff fab6 	bl	8005304 <_dispatch>
	
	/*  */
}
 8005d98:	bf00      	nop
 8005d9a:	3710      	adds	r7, #16
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	200806d0 	.word	0x200806d0
 8005da4:	20080c00 	.word	0x20080c00
 8005da8:	200806d4 	.word	0x200806d4
 8005dac:	20080a94 	.word	0x20080a94
 8005db0:	20080b88 	.word	0x20080b88
 8005db4:	20080bf8 	.word	0x20080bf8
 8005db8:	20080c80 	.word	0x20080c80
 8005dbc:	08005c8d 	.word	0x08005c8d
 8005dc0:	08005e4d 	.word	0x08005e4d

08005dc4 <kz_sysdown>:

void kz_sysdown(void)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	af00      	add	r7, sp, #0
	puts("system error!\n");
 8005dc8:	4801      	ldr	r0, [pc, #4]	; (8005dd0 <kz_sysdown+0xc>)
 8005dca:	f000 faed 	bl	80063a8 <puts>
	while (1)
 8005dce:	e7fe      	b.n	8005dce <kz_sysdown+0xa>
 8005dd0:	080065d0 	.word	0x080065d0

08005dd4 <kz_syscall>:
	;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	4603      	mov	r3, r0
 8005ddc:	6039      	str	r1, [r7, #0]
 8005dde:	71fb      	strb	r3, [r7, #7]
	current->syscall.type  = type;
 8005de0:	4b08      	ldr	r3, [pc, #32]	; (8005e04 <kz_syscall+0x30>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	79fa      	ldrb	r2, [r7, #7]
 8005de6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	current->syscall.param = param;
 8005dea:	4b06      	ldr	r3, [pc, #24]	; (8005e04 <kz_syscall+0x30>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	639a      	str	r2, [r3, #56]	; 0x38
	__asm volatile("    SVC %0 \n" : : "I" (0));
 8005df2:	df00      	svc	0
	__asm volatile("    NOP \n");
 8005df4:	bf00      	nop
}
 8005df6:	bf00      	nop
 8005df8:	370c      	adds	r7, #12
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr
 8005e02:	bf00      	nop
 8005e04:	200806d0 	.word	0x200806d0

08005e08 <kz_srvcall>:

/* T[rXER[opCu */
void kz_srvcall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	4603      	mov	r3, r0
 8005e10:	6039      	str	r1, [r7, #0]
 8005e12:	71fb      	strb	r3, [r7, #7]
	srvcall_proc(type, param);
 8005e14:	79fb      	ldrb	r3, [r7, #7]
 8005e16:	6839      	ldr	r1, [r7, #0]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7ff fefb 	bl	8005c14 <srvcall_proc>
}
 8005e1e:	bf00      	nop
 8005e20:	3708      	adds	r7, #8
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
	...

08005e28 <SysTick_init>:
	return mng_time.time_s;
}

/* Systick */
void static SysTick_init(void)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	af00      	add	r7, sp, #0
	/* 1usSystick */
	SysTick_Config(SystemCoreClock / 1000);
 8005e2c:	4b05      	ldr	r3, [pc, #20]	; (8005e44 <SysTick_init+0x1c>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a05      	ldr	r2, [pc, #20]	; (8005e48 <SysTick_init+0x20>)
 8005e32:	fba2 2303 	umull	r2, r3, r2, r3
 8005e36:	099b      	lsrs	r3, r3, #6
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7ff faaf 	bl	800539c <SysTick_Config>
}
 8005e3e:	bf00      	nop
 8005e40:	bd80      	pop	{r7, pc}
 8005e42:	bf00      	nop
 8005e44:	2004005c 	.word	0x2004005c
 8005e48:	10624dd3 	.word	0x10624dd3

08005e4c <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	af00      	add	r7, sp, #0
	/*  */
	mng_time.time_ms++;
 8005e50:	4b0a      	ldr	r3, [pc, #40]	; (8005e7c <SysTick_Handler+0x30>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	3301      	adds	r3, #1
 8005e56:	4a09      	ldr	r2, [pc, #36]	; (8005e7c <SysTick_Handler+0x30>)
 8005e58:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8005e5a:	4b08      	ldr	r3, [pc, #32]	; (8005e7c <SysTick_Handler+0x30>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e62:	d107      	bne.n	8005e74 <SysTick_Handler+0x28>
		mng_time.time_s++;
 8005e64:	4b05      	ldr	r3, [pc, #20]	; (8005e7c <SysTick_Handler+0x30>)
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	3301      	adds	r3, #1
 8005e6a:	4a04      	ldr	r2, [pc, #16]	; (8005e7c <SysTick_Handler+0x30>)
 8005e6c:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 8005e6e:	4b03      	ldr	r3, [pc, #12]	; (8005e7c <SysTick_Handler+0x30>)
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
	}
	
	/* ^XN`FbN */
	mng_tsleep();
 8005e74:	f000 f804 	bl	8005e80 <mng_tsleep>
}
 8005e78:	bf00      	nop
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	20080bf8 	.word	0x20080bf8

08005e80 <mng_tsleep>:

static void mng_tsleep(void){
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
    int i;
    kz_thread *current_task;
    kz_thread *prev_task;

    current_task = timque[0].head;
 8005e86:	4b35      	ldr	r3, [pc, #212]	; (8005f5c <mng_tsleep+0xdc>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	607b      	str	r3, [r7, #4]
    prev_task = timque[0].head;
 8005e8c:	4b33      	ldr	r3, [pc, #204]	; (8005f5c <mng_tsleep+0xdc>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	603b      	str	r3, [r7, #0]

    while(NULL != current_task){
 8005e92:	e059      	b.n	8005f48 <mng_tsleep+0xc8>
        if(0 == current_task->time){
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d14b      	bne.n	8005f34 <mng_tsleep+0xb4>
            /* fB[L[*/
            if(readyque[current_task->priority].tail) {
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	4a2f      	ldr	r2, [pc, #188]	; (8005f60 <mng_tsleep+0xe0>)
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	4413      	add	r3, r2
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d008      	beq.n	8005ebe <mng_tsleep+0x3e>
            	readyque[current_task->priority].tail->next = current_task;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	69db      	ldr	r3, [r3, #28]
 8005eb0:	4a2b      	ldr	r2, [pc, #172]	; (8005f60 <mng_tsleep+0xe0>)
 8005eb2:	00db      	lsls	r3, r3, #3
 8005eb4:	4413      	add	r3, r2
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	e005      	b.n	8005eca <mng_tsleep+0x4a>
            }else{
            	readyque[current_task->priority].head = current_task;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	4927      	ldr	r1, [pc, #156]	; (8005f60 <mng_tsleep+0xe0>)
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
            }
            readyque[current_task->priority].tail = current_task;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	69db      	ldr	r3, [r3, #28]
 8005ece:	4a24      	ldr	r2, [pc, #144]	; (8005f60 <mng_tsleep+0xe0>)
 8005ed0:	00db      	lsls	r3, r3, #3
 8005ed2:	4413      	add	r3, r2
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	605a      	str	r2, [r3, #4]
            current_task->flags |= KZ_THREAD_FLAG_READY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005edc:	f043 0201 	orr.w	r2, r3, #1
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	625a      	str	r2, [r3, #36]	; 0x24
            /* timqueO */
            /*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
            prev_task->t_next = current_task->t_next;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	605a      	str	r2, [r3, #4]
            /*   timqueO^XNtimque */
            if(current_task == timque[0].head){
 8005eec:	4b1b      	ldr	r3, [pc, #108]	; (8005f5c <mng_tsleep+0xdc>)
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d10f      	bne.n	8005f16 <mng_tsleep+0x96>
            	/*   O^XNtimque */
            	if(NULL == current_task->t_next){
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d106      	bne.n	8005f0c <mng_tsleep+0x8c>
            		/*    timqueNULL */
            		timque[0].head = NULL;
 8005efe:	4b17      	ldr	r3, [pc, #92]	; (8005f5c <mng_tsleep+0xdc>)
 8005f00:	2200      	movs	r2, #0
 8005f02:	601a      	str	r2, [r3, #0]
            		timque[0].tail = NULL;
 8005f04:	4b15      	ldr	r3, [pc, #84]	; (8005f5c <mng_tsleep+0xdc>)
 8005f06:	2200      	movs	r2, #0
 8005f08:	605a      	str	r2, [r3, #4]
 8005f0a:	e00c      	b.n	8005f26 <mng_tsleep+0xa6>
            	/*   O^XNO^XN */
            	}else{
            		/*   timque^XNt_next */
            		timque[0].head = current_task->t_next;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	4a12      	ldr	r2, [pc, #72]	; (8005f5c <mng_tsleep+0xdc>)
 8005f12:	6013      	str	r3, [r2, #0]
 8005f14:	e007      	b.n	8005f26 <mng_tsleep+0xa6>
            	}
            /*   O^XNtimque */
            }else if(current_task == timque[0].tail){
 8005f16:	4b11      	ldr	r3, [pc, #68]	; (8005f5c <mng_tsleep+0xdc>)
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d102      	bne.n	8005f26 <mng_tsleep+0xa6>
            	/*   timqueO^XN */
            	timque[0].tail = prev_task;
 8005f20:	4a0e      	ldr	r2, [pc, #56]	; (8005f5c <mng_tsleep+0xdc>)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	6053      	str	r3, [r2, #4]
            }
            /* timqueOAfBXpb`^XNnext|C^NA */
            current_task->t_next = NULL;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	605a      	str	r2, [r3, #4]
            /* ^XNXV */
            current_task = prev_task->t_next;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	607b      	str	r3, [r7, #4]
 8005f32:	e009      	b.n	8005f48 <mng_tsleep+0xc8>

        }else{
        	/* 1 */
        	current_task->time--;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	1e5a      	subs	r2, r3, #1
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	609a      	str	r2, [r3, #8]
            /* O^XNXV */
        	prev_task = current_task;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	603b      	str	r3, [r7, #0]
            /* ^XNXV */
            current_task = current_task->t_next;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	607b      	str	r3, [r7, #4]
    while(NULL != current_task){
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d1a2      	bne.n	8005e94 <mng_tsleep+0x14>
        }
    }
}
 8005f4e:	bf00      	nop
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	20080c80 	.word	0x20080c80
 8005f60:	20080c00 	.word	0x20080c00

08005f64 <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 8005f6c:	4b18      	ldr	r3, [pc, #96]	; (8005fd0 <kzmem_init_pool+0x6c>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	3308      	adds	r3, #8
 8005f76:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 8005f78:	2300      	movs	r3, #0
 8005f7a:	617b      	str	r3, [r7, #20]
 8005f7c:	e01d      	b.n	8005fba <kzmem_init_pool+0x56>
    *mpp = mp;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 8005f84:	2208      	movs	r2, #8
 8005f86:	2100      	movs	r1, #0
 8005f88:	6938      	ldr	r0, [r7, #16]
 8005f8a:	f000 fa68 	bl	800645e <memset>
    mp->size = p->size;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	613b      	str	r3, [r7, #16]
    area += p->size;
 8005fa6:	4b0a      	ldr	r3, [pc, #40]	; (8005fd0 <kzmem_init_pool+0x6c>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	6812      	ldr	r2, [r2, #0]
 8005fae:	4413      	add	r3, r2
 8005fb0:	4a07      	ldr	r2, [pc, #28]	; (8005fd0 <kzmem_init_pool+0x6c>)
 8005fb2:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	617b      	str	r3, [r7, #20]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	dcdc      	bgt.n	8005f7e <kzmem_init_pool+0x1a>
  }

  return 0;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3718      	adds	r7, #24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	20040058 	.word	0x20040058

08005fd4 <kzmem_init>:

/* I */
int kzmem_init(void)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8005fda:	2300      	movs	r3, #0
 8005fdc:	607b      	str	r3, [r7, #4]
 8005fde:	e00c      	b.n	8005ffa <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	005b      	lsls	r3, r3, #1
 8005fe6:	4413      	add	r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	4a08      	ldr	r2, [pc, #32]	; (800600c <kzmem_init+0x38>)
 8005fec:	4413      	add	r3, r2
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f7ff ffb8 	bl	8005f64 <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	607b      	str	r3, [r7, #4]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2b04      	cmp	r3, #4
 8005ffe:	d9ef      	bls.n	8005fe0 <kzmem_init+0xc>
  }
  return 0;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3708      	adds	r7, #8
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	2004001c 	.word	0x2004001c

08006010 <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b086      	sub	sp, #24
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  int i;
  kzmem_block *mp;
  kzmem_pool *p;

  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8006018:	2300      	movs	r3, #0
 800601a:	617b      	str	r3, [r7, #20]
 800601c:	e027      	b.n	800606e <kzmem_alloc+0x5e>
    p = &pool[i];
 800601e:	697a      	ldr	r2, [r7, #20]
 8006020:	4613      	mov	r3, r2
 8006022:	005b      	lsls	r3, r3, #1
 8006024:	4413      	add	r3, r2
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	4a16      	ldr	r2, [pc, #88]	; (8006084 <kzmem_alloc+0x74>)
 800602a:	4413      	add	r3, r2
 800602c:	613b      	str	r3, [r7, #16]
    if (size <= p->size - sizeof(kzmem_block)) {
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f1a3 0208 	sub.w	r2, r3, #8
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	429a      	cmp	r2, r3
 800603a:	d315      	bcc.n	8006068 <kzmem_alloc+0x58>
      if (p->free == NULL) { /* (EubNs) */
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d103      	bne.n	800604c <kzmem_alloc+0x3c>
		kz_sysdown();
 8006044:	f7ff febe 	bl	8005dc4 <kz_sysdown>
		return NULL;
 8006048:	2300      	movs	r3, #0
 800604a:	e016      	b.n	800607a <kzmem_alloc+0x6a>
      }
      /* NXg */
      mp = p->free;
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	60fb      	str	r3, [r7, #12]
      p->free = p->free->next;
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	609a      	str	r2, [r3, #8]
      mp->next = NULL;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	601a      	str	r2, [r3, #0]
      /*
       * p\CEubN\
       * CAhXD
       */
      return mp + 1;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	3308      	adds	r3, #8
 8006066:	e008      	b.n	800607a <kzmem_alloc+0x6a>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	3301      	adds	r3, #1
 800606c:	617b      	str	r3, [r7, #20]
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	2b04      	cmp	r3, #4
 8006072:	d9d4      	bls.n	800601e <kzmem_alloc+0xe>
    }
  }

  /* wTCYi[Ev[ */
  kz_sysdown();
 8006074:	f7ff fea6 	bl	8005dc4 <kz_sysdown>
  return NULL;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3718      	adds	r7, #24
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	2004001c 	.word	0x2004001c

08006088 <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b086      	sub	sp, #24
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  int i;
  kzmem_block *mp;
  kzmem_pool *p;

  /* O()EubN\ */
  mp = ((kzmem_block *)mem - 1);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	3b08      	subs	r3, #8
 8006094:	613b      	str	r3, [r7, #16]

  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8006096:	2300      	movs	r3, #0
 8006098:	617b      	str	r3, [r7, #20]
 800609a:	e018      	b.n	80060ce <kzmem_free+0x46>
    p = &pool[i];
 800609c:	697a      	ldr	r2, [r7, #20]
 800609e:	4613      	mov	r3, r2
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	4413      	add	r3, r2
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	4a0e      	ldr	r2, [pc, #56]	; (80060e0 <kzmem_free+0x58>)
 80060a8:	4413      	add	r3, r2
 80060aa:	60fb      	str	r3, [r7, #12]
    if (mp->size == p->size) {
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d107      	bne.n	80060c8 <kzmem_free+0x40>
      /* NXg */
      mp->next = p->free;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	689a      	ldr	r2, [r3, #8]
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	601a      	str	r2, [r3, #0]
      p->free = mp;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	609a      	str	r2, [r3, #8]
      return;
 80060c6:	e007      	b.n	80060d8 <kzmem_free+0x50>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	3301      	adds	r3, #1
 80060cc:	617b      	str	r3, [r7, #20]
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	2b04      	cmp	r3, #4
 80060d2:	d9e3      	bls.n	800609c <kzmem_free+0x14>
    }
  }

  kz_sysdown();
 80060d4:	f7ff fe76 	bl	8005dc4 <kz_sysdown>
}
 80060d8:	3718      	adds	r7, #24
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	2004001c 	.word	0x2004001c

080060e4 <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b08c      	sub	sp, #48	; 0x30
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
 80060f0:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 8006102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006104:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 8006106:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006108:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 800610a:	f107 0314 	add.w	r3, r7, #20
 800610e:	4619      	mov	r1, r3
 8006110:	2000      	movs	r0, #0
 8006112:	f7ff fe5f 	bl	8005dd4 <kz_syscall>
  return param.un.run.ret;
 8006116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006118:	4618      	mov	r0, r3
 800611a:	3730      	adds	r7, #48	; 0x30
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <kz_exit>:

void kz_exit(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 8006124:	2100      	movs	r1, #0
 8006126:	2001      	movs	r0, #1
 8006128:	f7ff fe54 	bl	8005dd4 <kz_syscall>
}
 800612c:	bf00      	nop
 800612e:	bd80      	pop	{r7, pc}

08006130 <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b088      	sub	sp, #32
 8006134:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 8006136:	1d3b      	adds	r3, r7, #4
 8006138:	4619      	mov	r1, r3
 800613a:	2003      	movs	r0, #3
 800613c:	f7ff fe4a 	bl	8005dd4 <kz_syscall>
  return param.un.sleep.ret;
 8006140:	687b      	ldr	r3, [r7, #4]
}
 8006142:	4618      	mov	r0, r3
 8006144:	3720      	adds	r7, #32
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}

0800614a <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 800614a:	b580      	push	{r7, lr}
 800614c:	b088      	sub	sp, #32
 800614e:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 8006150:	1d3b      	adds	r3, r7, #4
 8006152:	4619      	mov	r1, r3
 8006154:	2005      	movs	r0, #5
 8006156:	f7ff fe3d 	bl	8005dd4 <kz_syscall>
  return param.un.getid.ret;
 800615a:	687b      	ldr	r3, [r7, #4]
}
 800615c:	4618      	mov	r0, r3
 800615e:	3720      	adds	r7, #32
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <kz_chpri>:

int kz_chpri(int priority)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b08a      	sub	sp, #40	; 0x28
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 8006170:	f107 030c 	add.w	r3, r7, #12
 8006174:	4619      	mov	r1, r3
 8006176:	2006      	movs	r0, #6
 8006178:	f7ff fe2c 	bl	8005dd4 <kz_syscall>
  return param.un.chpri.ret;
 800617c:	693b      	ldr	r3, [r7, #16]
}
 800617e:	4618      	mov	r0, r3
 8006180:	3728      	adds	r7, #40	; 0x28
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b08a      	sub	sp, #40	; 0x28
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmalloc.size = size;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8006192:	f107 030c 	add.w	r3, r7, #12
 8006196:	4619      	mov	r1, r3
 8006198:	2007      	movs	r0, #7
 800619a:	f7ff fe1b 	bl	8005dd4 <kz_syscall>
  //consdrv_send_write("malloc ");
  //consdrv_send_write_wrapper(param.un.kmalloc.ret);
  return param.un.kmalloc.ret;
 800619e:	693b      	ldr	r3, [r7, #16]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3728      	adds	r7, #40	; 0x28
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <kz_kmfree>:

int kz_kmfree(void *p)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b08a      	sub	sp, #40	; 0x28
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 80061b4:	f107 030c 	add.w	r3, r7, #12
 80061b8:	4619      	mov	r1, r3
 80061ba:	2008      	movs	r0, #8
 80061bc:	f7ff fe0a 	bl	8005dd4 <kz_syscall>
  //consdrv_send_write("free ");
  //consdrv_send_write_wrapper(p);
  return param.un.kmfree.ret;
 80061c0:	693b      	ldr	r3, [r7, #16]
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3728      	adds	r7, #40	; 0x28
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}

080061ca <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b08c      	sub	sp, #48	; 0x30
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	4603      	mov	r3, r0
 80061d2:	60b9      	str	r1, [r7, #8]
 80061d4:	607a      	str	r2, [r7, #4]
 80061d6:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.send.id = id;
 80061d8:	7bfb      	ldrb	r3, [r7, #15]
 80061da:	753b      	strb	r3, [r7, #20]
  param.un.send.size = size;
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	61bb      	str	r3, [r7, #24]
  param.un.send.p = p;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 80061e4:	f107 0314 	add.w	r3, r7, #20
 80061e8:	4619      	mov	r1, r3
 80061ea:	2009      	movs	r0, #9
 80061ec:	f7ff fdf2 	bl	8005dd4 <kz_syscall>
  return param.un.send.ret;
 80061f0:	6a3b      	ldr	r3, [r7, #32]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3730      	adds	r7, #48	; 0x30
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80061fa:	b580      	push	{r7, lr}
 80061fc:	b08c      	sub	sp, #48	; 0x30
 80061fe:	af00      	add	r7, sp, #0
 8006200:	4603      	mov	r3, r0
 8006202:	60b9      	str	r1, [r7, #8]
 8006204:	607a      	str	r2, [r7, #4]
 8006206:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 8006208:	7bfb      	ldrb	r3, [r7, #15]
 800620a:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 8006214:	f107 0314 	add.w	r3, r7, #20
 8006218:	4619      	mov	r1, r3
 800621a:	200a      	movs	r0, #10
 800621c:	f7ff fdda 	bl	8005dd4 <kz_syscall>
  return param.un.recv.ret;
 8006220:	6a3b      	ldr	r3, [r7, #32]
}
 8006222:	4618      	mov	r0, r3
 8006224:	3730      	adds	r7, #48	; 0x30
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 800622a:	b580      	push	{r7, lr}
 800622c:	b08a      	sub	sp, #40	; 0x28
 800622e:	af00      	add	r7, sp, #0
 8006230:	4603      	mov	r3, r0
 8006232:	6039      	str	r1, [r7, #0]
 8006234:	80fb      	strh	r3, [r7, #6]
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 8006236:	88fb      	ldrh	r3, [r7, #6]
 8006238:	81bb      	strh	r3, [r7, #12]
  param.un.setintr.handler = handler;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	613b      	str	r3, [r7, #16]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 800623e:	f107 030c 	add.w	r3, r7, #12
 8006242:	4619      	mov	r1, r3
 8006244:	200b      	movs	r0, #11
 8006246:	f7ff fdc5 	bl	8005dd4 <kz_syscall>
  return param.un.setintr.ret;
 800624a:	697b      	ldr	r3, [r7, #20]
}
 800624c:	4618      	mov	r0, r3
 800624e:	3728      	adds	r7, #40	; 0x28
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <kz_tsleep>:

int kz_tsleep(int time)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b08a      	sub	sp, #40	; 0x28
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 8006260:	f107 030c 	add.w	r3, r7, #12
 8006264:	4619      	mov	r1, r3
 8006266:	200c      	movs	r0, #12
 8006268:	f7ff fdb4 	bl	8005dd4 <kz_syscall>
  return param.un.tsleep.ret;
 800626c:	693b      	ldr	r3, [r7, #16]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3728      	adds	r7, #40	; 0x28
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <kx_wakeup>:

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 8006276:	b580      	push	{r7, lr}
 8006278:	b08a      	sub	sp, #40	; 0x28
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 8006282:	f107 030c 	add.w	r3, r7, #12
 8006286:	4619      	mov	r1, r3
 8006288:	2004      	movs	r0, #4
 800628a:	f7ff fdbd 	bl	8005e08 <kz_srvcall>
  return param.un.wakeup.ret;
 800628e:	693b      	ldr	r3, [r7, #16]
}
 8006290:	4618      	mov	r0, r3
 8006292:	3728      	adds	r7, #40	; 0x28
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
	uint32_t size;
	uint32_t i;
	
	// 
	size = sizeof(pin_func)/sizeof(pin_func[0]);
 800629e:	2312      	movs	r3, #18
 80062a0:	603b      	str	r3, [r7, #0]
	
	for (i = 0; i < size; i++) {
 80062a2:	2300      	movs	r3, #0
 80062a4:	607b      	str	r3, [r7, #4]
 80062a6:	e015      	b.n	80062d4 <pin_function_init+0x3c>
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 80062a8:	490e      	ldr	r1, [pc, #56]	; (80062e4 <pin_function_init+0x4c>)
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	4613      	mov	r3, r2
 80062ae:	005b      	lsls	r3, r3, #1
 80062b0:	4413      	add	r3, r2
 80062b2:	00db      	lsls	r3, r3, #3
 80062b4:	440b      	add	r3, r1
 80062b6:	6818      	ldr	r0, [r3, #0]
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	4613      	mov	r3, r2
 80062bc:	005b      	lsls	r3, r3, #1
 80062be:	4413      	add	r3, r2
 80062c0:	00db      	lsls	r3, r3, #3
 80062c2:	4a08      	ldr	r2, [pc, #32]	; (80062e4 <pin_function_init+0x4c>)
 80062c4:	4413      	add	r3, r2
 80062c6:	3304      	adds	r3, #4
 80062c8:	4619      	mov	r1, r3
 80062ca:	f7fa f8cf 	bl	800046c <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	3301      	adds	r3, #1
 80062d2:	607b      	str	r3, [r7, #4]
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d3e5      	bcc.n	80062a8 <pin_function_init+0x10>
	}
 80062dc:	bf00      	nop
 80062de:	3708      	adds	r7, #8
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	08006778 	.word	0x08006778

080062e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80062e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006320 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80062ec:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80062ee:	e003      	b.n	80062f8 <LoopCopyDataInit>

080062f0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80062f0:	4b0c      	ldr	r3, [pc, #48]	; (8006324 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80062f2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80062f4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80062f6:	3104      	adds	r1, #4

080062f8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80062f8:	480b      	ldr	r0, [pc, #44]	; (8006328 <LoopForever+0xa>)
	ldr	r3, =_edata
 80062fa:	4b0c      	ldr	r3, [pc, #48]	; (800632c <LoopForever+0xe>)
	adds	r2, r0, r1
 80062fc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80062fe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006300:	d3f6      	bcc.n	80062f0 <CopyDataInit>
	ldr	r2, =_sbss
 8006302:	4a0b      	ldr	r2, [pc, #44]	; (8006330 <LoopForever+0x12>)
	b	LoopFillZerobss
 8006304:	e002      	b.n	800630c <LoopFillZerobss>

08006306 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006306:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006308:	f842 3b04 	str.w	r3, [r2], #4

0800630c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800630c:	4b09      	ldr	r3, [pc, #36]	; (8006334 <LoopForever+0x16>)
	cmp	r2, r3
 800630e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006310:	d3f9      	bcc.n	8006306 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006312:	f000 f813 	bl	800633c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006316:	f000 f873 	bl	8006400 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800631a:	f7fe ffc5 	bl	80052a8 <main>

0800631e <LoopForever>:

LoopForever:
    b LoopForever
 800631e:	e7fe      	b.n	800631e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006320:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8006324:	08006968 	.word	0x08006968
	ldr	r0, =_sdata
 8006328:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 800632c:	20040060 	.word	0x20040060
	ldr	r2, =_sbss
 8006330:	20040060 	.word	0x20040060
	ldr	r3, = _ebss
 8006334:	20080c94 	.word	0x20080c94

08006338 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006338:	e7fe      	b.n	8006338 <ADC1_IRQHandler>
	...

0800633c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006340:	4a17      	ldr	r2, [pc, #92]	; (80063a0 <SystemInit+0x64>)
 8006342:	4b17      	ldr	r3, [pc, #92]	; (80063a0 <SystemInit+0x64>)
 8006344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006348:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800634c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8006350:	4a14      	ldr	r2, [pc, #80]	; (80063a4 <SystemInit+0x68>)
 8006352:	4b14      	ldr	r3, [pc, #80]	; (80063a4 <SystemInit+0x68>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f043 0301 	orr.w	r3, r3, #1
 800635a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800635c:	4b11      	ldr	r3, [pc, #68]	; (80063a4 <SystemInit+0x68>)
 800635e:	2200      	movs	r2, #0
 8006360:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8006362:	4a10      	ldr	r2, [pc, #64]	; (80063a4 <SystemInit+0x68>)
 8006364:	4b0f      	ldr	r3, [pc, #60]	; (80063a4 <SystemInit+0x68>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800636c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8006370:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8006372:	4b0c      	ldr	r3, [pc, #48]	; (80063a4 <SystemInit+0x68>)
 8006374:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006378:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800637a:	4a0a      	ldr	r2, [pc, #40]	; (80063a4 <SystemInit+0x68>)
 800637c:	4b09      	ldr	r3, [pc, #36]	; (80063a4 <SystemInit+0x68>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006384:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8006386:	4b07      	ldr	r3, [pc, #28]	; (80063a4 <SystemInit+0x68>)
 8006388:	2200      	movs	r2, #0
 800638a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800638c:	4b04      	ldr	r3, [pc, #16]	; (80063a0 <SystemInit+0x64>)
 800638e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006392:	609a      	str	r2, [r3, #8]
#endif
}
 8006394:	bf00      	nop
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr
 800639e:	bf00      	nop
 80063a0:	e000ed00 	.word	0xe000ed00
 80063a4:	40021000 	.word	0x40021000

080063a8 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b086      	sub	sp, #24
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f7f9 ff2d 	bl	8000210 <strlen>
 80063b6:	4603      	mov	r3, r0
 80063b8:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 80063ba:	2300      	movs	r3, #0
 80063bc:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 80063be:	693a      	ldr	r2, [r7, #16]
 80063c0:	6879      	ldr	r1, [r7, #4]
 80063c2:	2001      	movs	r0, #1
 80063c4:	f000 f85c 	bl	8006480 <_write>
 80063c8:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 80063ca:	2201      	movs	r2, #1
 80063cc:	490b      	ldr	r1, [pc, #44]	; (80063fc <puts+0x54>)
 80063ce:	2001      	movs	r0, #1
 80063d0:	f000 f856 	bl	8006480 <_write>
 80063d4:	4602      	mov	r2, r0
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	4413      	add	r3, r2
 80063da:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	1c5a      	adds	r2, r3, #1
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d102      	bne.n	80063ec <puts+0x44>
	{
		res = 0;
 80063e6:	2300      	movs	r3, #0
 80063e8:	617b      	str	r3, [r7, #20]
 80063ea:	e002      	b.n	80063f2 <puts+0x4a>
	}
	else
	{
		res = EOF;
 80063ec:	f04f 33ff 	mov.w	r3, #4294967295
 80063f0:	617b      	str	r3, [r7, #20]
	}

	return res;
 80063f2:	697b      	ldr	r3, [r7, #20]
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3718      	adds	r7, #24
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	080065e0 	.word	0x080065e0

08006400 <__libc_init_array>:
 8006400:	b570      	push	{r4, r5, r6, lr}
 8006402:	4e0d      	ldr	r6, [pc, #52]	; (8006438 <__libc_init_array+0x38>)
 8006404:	4c0d      	ldr	r4, [pc, #52]	; (800643c <__libc_init_array+0x3c>)
 8006406:	1ba4      	subs	r4, r4, r6
 8006408:	10a4      	asrs	r4, r4, #2
 800640a:	2500      	movs	r5, #0
 800640c:	42a5      	cmp	r5, r4
 800640e:	d109      	bne.n	8006424 <__libc_init_array+0x24>
 8006410:	4e0b      	ldr	r6, [pc, #44]	; (8006440 <__libc_init_array+0x40>)
 8006412:	4c0c      	ldr	r4, [pc, #48]	; (8006444 <__libc_init_array+0x44>)
 8006414:	f000 f83c 	bl	8006490 <_init>
 8006418:	1ba4      	subs	r4, r4, r6
 800641a:	10a4      	asrs	r4, r4, #2
 800641c:	2500      	movs	r5, #0
 800641e:	42a5      	cmp	r5, r4
 8006420:	d105      	bne.n	800642e <__libc_init_array+0x2e>
 8006422:	bd70      	pop	{r4, r5, r6, pc}
 8006424:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006428:	4798      	blx	r3
 800642a:	3501      	adds	r5, #1
 800642c:	e7ee      	b.n	800640c <__libc_init_array+0xc>
 800642e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006432:	4798      	blx	r3
 8006434:	3501      	adds	r5, #1
 8006436:	e7f2      	b.n	800641e <__libc_init_array+0x1e>
 8006438:	08006960 	.word	0x08006960
 800643c:	08006960 	.word	0x08006960
 8006440:	08006960 	.word	0x08006960
 8006444:	08006964 	.word	0x08006964

08006448 <memcpy>:
 8006448:	b510      	push	{r4, lr}
 800644a:	1e43      	subs	r3, r0, #1
 800644c:	440a      	add	r2, r1
 800644e:	4291      	cmp	r1, r2
 8006450:	d100      	bne.n	8006454 <memcpy+0xc>
 8006452:	bd10      	pop	{r4, pc}
 8006454:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800645c:	e7f7      	b.n	800644e <memcpy+0x6>

0800645e <memset>:
 800645e:	4402      	add	r2, r0
 8006460:	4603      	mov	r3, r0
 8006462:	4293      	cmp	r3, r2
 8006464:	d100      	bne.n	8006468 <memset+0xa>
 8006466:	4770      	bx	lr
 8006468:	f803 1b01 	strb.w	r1, [r3], #1
 800646c:	e7f9      	b.n	8006462 <memset+0x4>

0800646e <strcpy>:
 800646e:	4603      	mov	r3, r0
 8006470:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006474:	f803 2b01 	strb.w	r2, [r3], #1
 8006478:	2a00      	cmp	r2, #0
 800647a:	d1f9      	bne.n	8006470 <strcpy+0x2>
 800647c:	4770      	bx	lr
	...

08006480 <_write>:
 8006480:	4b02      	ldr	r3, [pc, #8]	; (800648c <_write+0xc>)
 8006482:	2258      	movs	r2, #88	; 0x58
 8006484:	601a      	str	r2, [r3, #0]
 8006486:	f04f 30ff 	mov.w	r0, #4294967295
 800648a:	4770      	bx	lr
 800648c:	20080c90 	.word	0x20080c90

08006490 <_init>:
 8006490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006492:	bf00      	nop
 8006494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006496:	bc08      	pop	{r3}
 8006498:	469e      	mov	lr, r3
 800649a:	4770      	bx	lr

0800649c <_fini>:
 800649c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800649e:	bf00      	nop
 80064a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064a2:	bc08      	pop	{r3}
 80064a4:	469e      	mov	lr, r3
 80064a6:	4770      	bx	lr
