vendor_name = ModelSim
source_file = 1, /home/parth/RISCwithPipelining/codes/ALU.vhdl
source_file = 1, /home/parth/RISCwithPipelining/codes/stage6.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/stage5.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/stage4.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/stage3.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/stage2.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/stage1.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/shifter.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/risc_pipelining.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/reg_file.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/memory.vhd
source_file = 1, /home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf
source_file = 1, /home/parth/RISCwithPipelining/db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif
design_name = hard_block
design_name = risc_pipelining
instance = comp, \rst~input\, rst~input, risc_pipelining, 1
instance = comp, \clk~input\, clk~input, risc_pipelining, 1
