Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-47-30/35-openroad-cts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013015    0.048153    0.185632    0.305116 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048153    0.000062    0.305178 v _214_/A (sg13g2_xnor2_1)
     1    0.001554    0.026801    0.061754    0.366932 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026801    0.000000    0.366933 v _300_/D (sg13g2_dfrbpq_1)
                                              0.366933   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269484   clock uncertainty
                                  0.000000    0.269484   clock reconvergence pessimism
                                 -0.035977    0.233508   library hold time
                                              0.233508   data required time
---------------------------------------------------------------------------------------------
                                              0.233508   data required time
                                             -0.366933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.133425   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011861    0.045639    0.182851    0.302347 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045639    0.000017    0.302363 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.029851    0.089285    0.391649 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029852    0.000173    0.391822 v _192_/A (sg13g2_xnor2_1)
     1    0.001554    0.026418    0.054969    0.446791 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026418    0.000000    0.446792 v _294_/D (sg13g2_dfrbpq_1)
                                              0.446792   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269485   clock uncertainty
                                  0.000000    0.269485   clock reconvergence pessimism
                                 -0.035855    0.233629   library hold time
                                              0.233629   data required time
---------------------------------------------------------------------------------------------
                                              0.233629   data required time
                                             -0.446792   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213162   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012235    0.060278    0.191024    0.310520 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060278    0.000017    0.310537 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033826    0.091446    0.401983 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033827    0.000156    0.402139 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036289    0.043860    0.445999 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036289    0.000051    0.446050 v _293_/D (sg13g2_dfrbpq_1)
                                              0.446050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269496   clock uncertainty
                                  0.000000    0.269496   clock reconvergence pessimism
                                 -0.038984    0.230512   library hold time
                                              0.230512   data required time
---------------------------------------------------------------------------------------------
                                              0.230512   data required time
                                             -0.446050   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215538   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035224    0.028618    0.087505    0.389080 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028619    0.000356    0.389436 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004503    0.048429    0.095093    0.484529 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048429    0.000022    0.484551 ^ _219_/A (sg13g2_inv_1)
     1    0.001551    0.017587    0.028986    0.513537 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017587    0.000000    0.513538 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513538   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269495   clock uncertainty
                                  0.000000    0.269495   clock reconvergence pessimism
                                 -0.033057    0.236438   library hold time
                                              0.236438   data required time
---------------------------------------------------------------------------------------------
                                              0.236438   data required time
                                             -0.513538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277099   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047373    0.032455    0.087575    0.381856 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032469    0.000596    0.382452 v _195_/A (sg13g2_xor2_1)
     2    0.009118    0.045319    0.084276    0.466727 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045319    0.000008    0.466736 v _196_/B (sg13g2_xor2_1)
     1    0.002240    0.025849    0.054608    0.521344 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025849    0.000005    0.521349 v _295_/D (sg13g2_dfrbpq_1)
                                              0.521349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269492   clock uncertainty
                                  0.000000    0.269492   clock reconvergence pessimism
                                 -0.035675    0.233817   library hold time
                                              0.233817   data required time
---------------------------------------------------------------------------------------------
                                              0.233817   data required time
                                             -0.521349   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287532   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002731    0.019092    0.160318    0.279475 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019092    0.000004    0.279480 v fanout56/A (sg13g2_buf_1)
     4    0.024237    0.081136    0.109899    0.389379 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.081136    0.000103    0.389482 v _210_/B (sg13g2_xnor2_1)
     1    0.005543    0.048274    0.083488    0.472970 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048274    0.000009    0.472979 v _211_/B (sg13g2_xnor2_1)
     1    0.001554    0.025904    0.053995    0.526974 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.025904    0.000000    0.526975 v _299_/D (sg13g2_dfrbpq_1)
                                              0.526975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269157   clock uncertainty
                                  0.000000    0.269157   clock reconvergence pessimism
                                 -0.035770    0.233387   library hold time
                                              0.233387   data required time
---------------------------------------------------------------------------------------------
                                              0.233387   data required time
                                             -0.526975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293588   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035224    0.028618    0.087505    0.389080 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028618    0.000146    0.389226 v _202_/B (sg13g2_xor2_1)
     2    0.010432    0.047597    0.083523    0.472749 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.047597    0.000034    0.472783 v _204_/A (sg13g2_xor2_1)
     1    0.001873    0.024747    0.058865    0.531649 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024747    0.000003    0.531651 v _297_/D (sg13g2_dfrbpq_1)
                                              0.531651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269153   clock uncertainty
                                  0.000000    0.269153   clock reconvergence pessimism
                                 -0.035403    0.233751   library hold time
                                              0.233751   data required time
---------------------------------------------------------------------------------------------
                                              0.233751   data required time
                                             -0.531651   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297900   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000006    0.301576 v fanout52/A (sg13g2_buf_2)
     5    0.026538    0.052719    0.107641    0.409217 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.052719    0.000137    0.409354 v _199_/B (sg13g2_xnor2_1)
     2    0.008820    0.066021    0.087925    0.497279 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066021    0.000006    0.497285 v _200_/B (sg13g2_xor2_1)
     1    0.002025    0.024896    0.061602    0.558886 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024896    0.000004    0.558890 v _296_/D (sg13g2_dfrbpq_1)
                                              0.558890   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000038    0.119182 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269182   clock uncertainty
                                  0.000000    0.269182   clock reconvergence pessimism
                                 -0.035450    0.233732   library hold time
                                              0.233732   data required time
---------------------------------------------------------------------------------------------
                                              0.233732   data required time
                                             -0.558890   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325157   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013015    0.048153    0.185632    0.305116 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048153    0.000072    0.305188 v output2/A (sg13g2_buf_2)
     1    0.080875    0.131290    0.174982    0.480171 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.131290    0.000263    0.480433 v sign (out)
                                              0.480433   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.480433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330433   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000006    0.301576 v fanout52/A (sg13g2_buf_2)
     5    0.026538    0.052719    0.107641    0.409217 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.052719    0.000151    0.409367 v _206_/B (sg13g2_xnor2_1)
     2    0.010927    0.077458    0.097333    0.506701 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.077458    0.000019    0.506720 v _208_/A (sg13g2_xor2_1)
     1    0.002240    0.025774    0.071766    0.578486 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025774    0.000005    0.578491 v _298_/D (sg13g2_dfrbpq_1)
                                              0.578491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269160   clock uncertainty
                                  0.000000    0.269160   clock reconvergence pessimism
                                 -0.035728    0.233432   library hold time
                                              0.233432   data required time
---------------------------------------------------------------------------------------------
                                              0.233432   data required time
                                             -0.578491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345059   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013272    0.062545    0.194008    0.313492 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.062545    0.000069    0.313561 ^ _127_/A (sg13g2_inv_1)
     1    0.006035    0.031983    0.046045    0.359606 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.031983    0.000053    0.359659 v output3/A (sg13g2_buf_2)
     1    0.081640    0.132444    0.167864    0.527522 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132444    0.000482    0.528004 v signB (out)
                                              0.528004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.528004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378004   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163070    0.282230 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282234 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393701 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000261    0.393962 ^ _275_/A (sg13g2_nor2_1)
     1    0.004962    0.028505    0.063234    0.457197 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028505    0.000032    0.457229 v output30/A (sg13g2_buf_2)
     1    0.082865    0.134367    0.167300    0.624529 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.134371    0.000824    0.625352 v sine_out[3] (out)
                                              0.625352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.625352   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475352   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163070    0.282230 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282234 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393701 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000334    0.394035 ^ _212_/A (sg13g2_nor2_1)
     2    0.008757    0.039214    0.075285    0.469320 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039214    0.000022    0.469342 v output26/A (sg13g2_buf_2)
     1    0.083559    0.135504    0.173085    0.642426 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.135511    0.001044    0.643470 v sine_out[2] (out)
                                              0.643470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.643470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493470   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000291    0.383074 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007262    0.042159    0.074909    0.457983 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042159    0.000007    0.457990 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003464    0.033881    0.057110    0.515100 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.033881    0.000010    0.515110 v output23/A (sg13g2_buf_2)
     1    0.083117    0.134788    0.170113    0.685223 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.134792    0.000911    0.686134 v sine_out[27] (out)
                                              0.686134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686134   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536134   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000134    0.456457 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003357    0.030462    0.068105    0.524562 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030462    0.000009    0.524571 v output12/A (sg13g2_buf_2)
     1    0.081778    0.132653    0.167264    0.691835 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.132654    0.000507    0.692342 v sine_out[17] (out)
                                              0.692342   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542342   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000291    0.383074 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007262    0.042159    0.074909    0.457983 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042159    0.000009    0.457992 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004411    0.029746    0.067205    0.525197 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029746    0.000024    0.525221 v output13/A (sg13g2_buf_2)
     1    0.081821    0.132719    0.166957    0.692178 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132720    0.000521    0.692699 v sine_out[18] (out)
                                              0.692699   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692699   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542699   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000126    0.456450 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004034    0.042363    0.063008    0.519457 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.042363    0.000017    0.519475 v output29/A (sg13g2_buf_2)
     1    0.084091    0.136355    0.175084    0.694559 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.136364    0.001204    0.695762 v sine_out[32] (out)
                                              0.695762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545762   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000281    0.383065 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003456    0.020632    0.054000    0.437064 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020632    0.000007    0.437071 v _179_/B (sg13g2_nand2_1)
     2    0.007754    0.043278    0.046506    0.483577 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043278    0.000021    0.483598 ^ _281_/B (sg13g2_nor2_1)
     1    0.006849    0.031953    0.044209    0.527806 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.031953    0.000076    0.527882 v output35/A (sg13g2_buf_2)
     1    0.082329    0.133535    0.168472    0.696353 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133537    0.000680    0.697034 v sine_out[8] (out)
                                              0.697034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547033   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037307    0.000453    0.389549 ^ fanout69/A (sg13g2_buf_8)
     8    0.029050    0.027962    0.075925    0.465474 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027962    0.000136    0.465610 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.002873    0.038279    0.057596    0.523207 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.038279    0.000003    0.523210 v output28/A (sg13g2_buf_2)
     1    0.083693    0.135715    0.172746    0.695956 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135722    0.001094    0.697050 v sine_out[31] (out)
                                              0.697050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697050   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547050   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000122    0.444076 v _169_/A (sg13g2_nand2_1)
     1    0.003577    0.029783    0.037588    0.481664 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.029783    0.000006    0.481670 ^ _170_/B (sg13g2_nand2_1)
     1    0.004335    0.036378    0.052710    0.534380 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036378    0.000022    0.534402 v output20/A (sg13g2_buf_2)
     1    0.082112    0.133206    0.170417    0.704819 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.133208    0.000612    0.705431 v sine_out[24] (out)
                                              0.705431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555431   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000281    0.383065 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003456    0.020632    0.054000    0.437064 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020632    0.000007    0.437071 v _179_/B (sg13g2_nand2_1)
     2    0.007754    0.043278    0.046506    0.483577 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043278    0.000003    0.483580 ^ _180_/B (sg13g2_nand2_1)
     1    0.004170    0.037024    0.056574    0.540154 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037024    0.000019    0.540173 v output24/A (sg13g2_buf_2)
     1    0.083125    0.134810    0.171644    0.711817 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.134814    0.000906    0.712723 v sine_out[28] (out)
                                              0.712723   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562723   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047373    0.032455    0.087575    0.381856 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032468    0.000582    0.382438 v _215_/C (sg13g2_nand3_1)
     2    0.006522    0.039694    0.053269    0.435707 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.039694    0.000016    0.435723 ^ _284_/B (sg13g2_and2_1)
     1    0.005947    0.036901    0.094460    0.530183 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036901    0.000051    0.530234 ^ output7/A (sg13g2_buf_2)
     1    0.081951    0.172423    0.184111    0.714345 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.172425    0.000562    0.714907 ^ sine_out[12] (out)
                                              0.714907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564907   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403667 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513017 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000485    0.513502 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003630    0.038166    0.050047    0.563550 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.038166    0.000012    0.563561 v output15/A (sg13g2_buf_2)
     1    0.083918    0.136069    0.172896    0.736457 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136077    0.001159    0.737616 v sine_out[1] (out)
                                              0.737616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737616   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587616   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000038    0.119182 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012629    0.060071    0.191979    0.311162 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.060071    0.000030    0.311192 ^ fanout67/A (sg13g2_buf_8)
     8    0.035507    0.031785    0.089488    0.400680 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031785    0.000124    0.400804 ^ _158_/A (sg13g2_nor2_1)
     3    0.012957    0.047975    0.058863    0.459668 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.047975    0.000072    0.459740 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003418    0.045166    0.079959    0.539699 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.045166    0.000005    0.539704 ^ _160_/B (sg13g2_nor2_1)
     1    0.003685    0.023626    0.036396    0.576100 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023626    0.000012    0.576112 v output14/A (sg13g2_buf_2)
     1    0.081895    0.132816    0.164068    0.740180 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.132816    0.000544    0.740724 v sine_out[19] (out)
                                              0.740724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590724   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383035 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.456934 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029893    0.000373    0.457308 ^ fanout62/A (sg13g2_buf_8)
     8    0.028335    0.027316    0.072047    0.529354 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027316    0.000028    0.529383 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002873    0.031668    0.050789    0.580172 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.031668    0.000003    0.580175 v output5/A (sg13g2_buf_2)
     1    0.082038    0.133071    0.168077    0.748251 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133072    0.000589    0.748840 v sine_out[10] (out)
                                              0.748840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.748840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598840   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383035 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.456934 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029893    0.000373    0.457308 ^ fanout62/A (sg13g2_buf_8)
     8    0.028335    0.027316    0.072047    0.529354 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027316    0.000034    0.529389 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.003337    0.032331    0.052785    0.582174 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032331    0.000008    0.582182 v output36/A (sg13g2_buf_2)
     1    0.082207    0.133340    0.168552    0.750734 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133342    0.000634    0.751368 v sine_out[9] (out)
                                              0.751368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.751368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601368   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403672 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541485 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000125    0.541610 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003935    0.028521    0.043843    0.585452 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.028521    0.000017    0.585469 v output11/A (sg13g2_buf_2)
     1    0.081809    0.132695    0.166355    0.751824 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.132696    0.000517    0.752341 v sine_out[16] (out)
                                              0.752341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752341   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602341   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403672 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541485 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000058    0.541543 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003978    0.028633    0.043973    0.585516 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.028633    0.000017    0.585533 v output16/A (sg13g2_buf_2)
     1    0.081908    0.132854    0.166496    0.752029 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132854    0.000548    0.752577 v sine_out[20] (out)
                                              0.752577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602577   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000089    0.456413 ^ _135_/B (sg13g2_nor2_1)
     1    0.005200    0.024726    0.035155    0.491567 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.024726    0.000035    0.491602 v _174_/A (sg13g2_nand2_1)
     1    0.003231    0.024473    0.030924    0.522525 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024473    0.000002    0.522527 ^ _175_/B (sg13g2_nand2_1)
     1    0.005584    0.042342    0.056141    0.578668 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.042342    0.000044    0.578713 v output22/A (sg13g2_buf_2)
     1    0.082554    0.133927    0.173693    0.752405 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.133930    0.000743    0.753149 v sine_out[26] (out)
                                              0.753149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603149   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000133    0.444087 v _144_/A (sg13g2_nand2_1)
     2    0.009907    0.052452    0.057626    0.501713 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.052452    0.000083    0.501796 ^ _145_/B (sg13g2_nand2_1)
     1    0.007118    0.053324    0.072606    0.574402 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.053324    0.000080    0.574482 v output9/A (sg13g2_buf_2)
     1    0.081864    0.132875    0.178381    0.752863 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.132875    0.000534    0.753397 v sine_out[14] (out)
                                              0.753397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753397   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603397   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000141    0.444095 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093362    0.537457 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000091    0.537548 ^ _277_/B (sg13g2_nor2_1)
     1    0.004324    0.028434    0.052386    0.589934 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.028434    0.000022    0.589956 v output32/A (sg13g2_buf_2)
     1    0.082306    0.133484    0.166758    0.756714 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.133485    0.000665    0.757379 v sine_out[5] (out)
                                              0.757379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757379   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607379   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403672 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541485 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000148    0.541633 ^ _167_/A (sg13g2_nor2_1)
     1    0.004032    0.026209    0.050161    0.591794 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026209    0.000018    0.591812 v output19/A (sg13g2_buf_2)
     1    0.082069    0.133101    0.165468    0.757280 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133102    0.000598    0.757879 v sine_out[23] (out)
                                              0.757879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607879   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011861    0.045639    0.182851    0.302347 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045639    0.000017    0.302363 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.029851    0.089285    0.391649 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029852    0.000151    0.391800 v _128_/A (sg13g2_inv_2)
     5    0.019050    0.046218    0.047789    0.439589 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046218    0.000126    0.439715 ^ _138_/A (sg13g2_nor2_1)
     2    0.008421    0.040056    0.053889    0.493604 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.040056    0.000033    0.493636 v _279_/B (sg13g2_nor2_1)
     1    0.005111    0.061977    0.066661    0.560297 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.061977    0.000034    0.560331 ^ output34/A (sg13g2_buf_2)
     1    0.082372    0.173219    0.196979    0.757310 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.173272    0.000694    0.758004 ^ sine_out[7] (out)
                                              0.758004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.758004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608004   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011861    0.045639    0.182851    0.302347 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045639    0.000017    0.302363 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.029851    0.089285    0.391649 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029852    0.000151    0.391800 v _128_/A (sg13g2_inv_2)
     5    0.019050    0.046218    0.047789    0.439589 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046218    0.000126    0.439715 ^ _138_/A (sg13g2_nor2_1)
     2    0.008421    0.040056    0.053889    0.493604 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.040056    0.000026    0.493629 v _139_/A2 (sg13g2_a21oi_1)
     1    0.003855    0.049124    0.079629    0.573259 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.049124    0.000015    0.573273 ^ output8/A (sg13g2_buf_2)
     1    0.081908    0.172252    0.190093    0.763366 ^ output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.172302    0.000548    0.763914 ^ sine_out[13] (out)
                                              0.763914   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613914   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000086    0.456410 ^ _183_/A (sg13g2_and2_1)
     2    0.007138    0.041207    0.089543    0.545952 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041207    0.000019    0.545971 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.004045    0.029770    0.061323    0.607294 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029770    0.000017    0.607311 v output27/A (sg13g2_buf_2)
     1    0.083528    0.135420    0.168505    0.775816 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.135426    0.001023    0.776839 v sine_out[30] (out)
                                              0.776839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.776839   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626839   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000086    0.456410 ^ _183_/A (sg13g2_and2_1)
     2    0.007138    0.041207    0.089543    0.545952 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041207    0.000011    0.545964 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003747    0.029008    0.063963    0.609926 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.029008    0.000013    0.609940 v output25/A (sg13g2_buf_2)
     1    0.083354    0.135142    0.167983    0.777923 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.135147    0.000968    0.778891 v sine_out[29] (out)
                                              0.778891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.778891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628891   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002731    0.019092    0.160318    0.279475 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019092    0.000004    0.279480 v fanout56/A (sg13g2_buf_1)
     4    0.024237    0.081136    0.109899    0.389379 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.081136    0.000121    0.389499 v _239_/A (sg13g2_and3_1)
     1    0.005133    0.027454    0.098894    0.488393 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027454    0.000032    0.488425 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005414    0.069217    0.090647    0.579072 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069217    0.000041    0.579113 ^ output4/A (sg13g2_buf_2)
     1    0.084316    0.177234    0.202879    0.781992 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.177246    0.001258    0.783249 ^ sine_out[0] (out)
                                              0.783249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633249   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000141    0.444095 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093362    0.537457 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000041    0.537499 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.003213    0.026822    0.080130    0.617629 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.026822    0.000007    0.617636 v output18/A (sg13g2_buf_2)
     1    0.081994    0.132985    0.165698    0.783335 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.132985    0.000575    0.783910 v sine_out[22] (out)
                                              0.783910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783910   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633910   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.049034    0.037302    0.088432    0.389096 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037308    0.000476    0.389573 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043479    0.054381    0.443954 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043479    0.000141    0.444095 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093362    0.537457 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000050    0.537508 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003198    0.032591    0.080060    0.617567 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032591    0.000007    0.617574 v output6/A (sg13g2_buf_2)
     1    0.081994    0.133006    0.168484    0.786058 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.133006    0.000575    0.786633 v sine_out[11] (out)
                                              0.786633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.786633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636633   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012235    0.060278    0.191024    0.310520 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060278    0.000017    0.310537 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033826    0.091446    0.401983 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033827    0.000127    0.402110 ^ _146_/A2 (sg13g2_o21ai_1)
     4    0.015337    0.098973    0.105727    0.507837 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.098973    0.000015    0.507852 v _171_/A (sg13g2_nand2_1)
     1    0.004360    0.032975    0.057002    0.564854 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.032975    0.000018    0.564872 ^ _172_/B (sg13g2_nand2_1)
     1    0.004190    0.035979    0.053174    0.618046 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035979    0.000020    0.618066 v output21/A (sg13g2_buf_2)
     1    0.082372    0.133618    0.170454    0.788520 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.133620    0.000694    0.789214 v sine_out[25] (out)
                                              0.789214   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.789214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639214   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181778    0.300931 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.300944 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382783 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.382997 ^ fanout65/A (sg13g2_buf_8)
     8    0.032626    0.029185    0.073326    0.456323 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029185    0.000105    0.456429 ^ _150_/B (sg13g2_and2_1)
     3    0.009871    0.053140    0.102367    0.558796 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.053140    0.000005    0.558800 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.004195    0.029340    0.066719    0.625520 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.029340    0.000020    0.625540 v output17/A (sg13g2_buf_2)
     1    0.081951    0.132925    0.166876    0.792416 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.132925    0.000562    0.792977 v sine_out[21] (out)
                                              0.792977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.792977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642977   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000038    0.119182 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012285    0.045980    0.183692    0.302875 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.045980    0.000029    0.302904 v fanout67/A (sg13g2_buf_8)
     8    0.034670    0.028478    0.087920    0.390824 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028478    0.000246    0.391070 v _125_/A (sg13g2_inv_2)
     3    0.015679    0.039374    0.042232    0.433303 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039374    0.000033    0.433336 ^ fanout50/A (sg13g2_buf_8)
     8    0.033719    0.030110    0.078729    0.512066 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.030110    0.000176    0.512241 ^ _185_/A (sg13g2_nor2_2)
     5    0.019172    0.040823    0.051289    0.563531 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.040823    0.000036    0.563566 v _278_/B (sg13g2_nor2_1)
     1    0.003476    0.051548    0.056993    0.620559 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.051548    0.000010    0.620569 ^ output33/A (sg13g2_buf_2)
     1    0.082415    0.173338    0.191887    0.812456 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.173342    0.000708    0.813163 ^ sine_out[6] (out)
                                              0.813163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.813163   data arrival time
---------------------------------------------------------------------------------------------
                                              0.663163   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    0.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163322    0.282479 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282483 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403544 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403667 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513017 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000540    0.513556 ^ _130_/B (sg13g2_nor2_1)
     2    0.009946    0.039119    0.048230    0.561786 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039119    0.000048    0.561834 v _136_/B (sg13g2_nand2b_2)
     4    0.015844    0.043649    0.048627    0.610462 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043649    0.000016    0.610478 ^ _276_/A (sg13g2_nor2_1)
     1    0.002995    0.025306    0.038757    0.649236 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.025306    0.000004    0.649240 v output31/A (sg13g2_buf_2)
     1    0.082349    0.133541    0.165285    0.814525 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133543    0.000679    0.815204 v sine_out[4] (out)
                                              0.815204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.815204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665204   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012235    0.060278    0.191024    0.310520 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060278    0.000017    0.310537 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033826    0.091446    0.401983 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033827    0.000127    0.402110 ^ _146_/A2 (sg13g2_o21ai_1)
     4    0.015337    0.098973    0.105727    0.507837 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.098973    0.000033    0.507870 v _147_/B (sg13g2_nand2_1)
     2    0.010650    0.053378    0.087872    0.595742 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053379    0.000123    0.595864 ^ _149_/B (sg13g2_nand2_1)
     1    0.007039    0.052996    0.072590    0.668454 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052996    0.000078    0.668533 v output10/A (sg13g2_buf_2)
     1    0.081821    0.132805    0.178184    0.846717 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.132805    0.000521    0.847238 v sine_out[15] (out)
                                              0.847238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.847238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.697237   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000072    0.533397 ^ fanout71/A (sg13g2_buf_8)
     8    0.034865    0.031779    0.092208    0.625605 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031779    0.000124    0.625729 ^ _226_/A (sg13g2_xor2_1)
     3    0.011107    0.119544    0.138388    0.764117 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.119544    0.000015    0.764132 ^ _240_/B (sg13g2_nand2_1)
     3    0.009772    0.076437    0.107163    0.871296 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.076437    0.000015    0.871310 v _266_/C (sg13g2_and3_1)
     1    0.003982    0.025748    0.105532    0.976842 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025748    0.000011    0.976853 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004117    0.081536    0.083227    1.060081 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.081536    0.000015    1.060096 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003937    0.053997    0.076793    1.136889 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053997    0.000011    1.136900 v _273_/A (sg13g2_nor2_1)
     1    0.003868    0.057774    0.069887    1.206787 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057774    0.000009    1.206795 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003630    0.053303    0.063861    1.270656 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053303    0.000012    1.270668 v output15/A (sg13g2_buf_2)
     1    0.083918    0.136121    0.180205    1.450873 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136130    0.001159    1.452032 v sine_out[1] (out)
                                              1.452032   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.452032   data arrival time
---------------------------------------------------------------------------------------------
                                              2.397968   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000070    0.507528 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091177    0.598705 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028466    0.000129    0.598834 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016043    0.191890    0.176068    0.774902 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191890    0.000003    0.774905 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079673    0.126251    0.901156 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079673    0.000010    0.901166 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004215    0.084364    0.104866    1.006032 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.084364    0.000022    1.006054 ^ _239_/B (sg13g2_and3_1)
     1    0.005236    0.041143    0.139345    1.145398 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.041143    0.000033    1.145431 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005327    0.074076    0.075841    1.221272 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.074076    0.000040    1.221312 v output4/A (sg13g2_buf_2)
     1    0.084316    0.136817    0.190611    1.411923 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136827    0.001257    1.413180 v sine_out[0] (out)
                                              1.413180   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.413180   data arrival time
---------------------------------------------------------------------------------------------
                                              2.436820   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000070    0.507528 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091177    0.598705 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028466    0.000129    0.598834 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016043    0.191890    0.176068    0.774902 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191890    0.000033    0.774935 ^ _185_/B (sg13g2_nor2_2)
     5    0.019172    0.074551    0.104449    0.879384 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074551    0.000060    0.879444 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004121    0.082882    0.102197    0.981641 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.082882    0.000018    0.981659 ^ output29/A (sg13g2_buf_2)
     1    0.084091    0.176737    0.209340    1.190999 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.176801    0.001204    1.192203 ^ sine_out[32] (out)
                                              1.192203   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.192203   data arrival time
---------------------------------------------------------------------------------------------
                                              2.657797   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000072    0.533397 ^ fanout71/A (sg13g2_buf_8)
     8    0.034865    0.031779    0.092208    0.625605 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031779    0.000043    0.625648 ^ _132_/A (sg13g2_nand2_2)
     4    0.016108    0.059428    0.065642    0.691290 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.059428    0.000032    0.691321 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.196896    0.888217 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000075    0.888292 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004195    0.066635    0.115585    1.003877 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.066635    0.000020    1.003897 v output17/A (sg13g2_buf_2)
     1    0.081951    0.133061    0.184885    1.188782 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.133062    0.000562    1.189344 v sine_out[21] (out)
                                              1.189344   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.189344   data arrival time
---------------------------------------------------------------------------------------------
                                              2.660656   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000072    0.533397 ^ fanout71/A (sg13g2_buf_8)
     8    0.034865    0.031779    0.092208    0.625605 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031779    0.000043    0.625648 ^ _132_/A (sg13g2_nand2_2)
     4    0.016108    0.059428    0.065642    0.691290 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.059428    0.000032    0.691321 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.196896    0.888217 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000082    0.888299 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003747    0.075099    0.109674    0.997973 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.075099    0.000013    0.997986 v output25/A (sg13g2_buf_2)
     1    0.083354    0.135307    0.190241    1.188226 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.135312    0.000968    1.189195 v sine_out[29] (out)
                                              1.189195   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.189195   data arrival time
---------------------------------------------------------------------------------------------
                                              2.660805   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000070    0.507528 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091177    0.598705 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028466    0.000129    0.598834 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016043    0.191890    0.176068    0.774902 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191890    0.000035    0.774937 ^ _147_/B (sg13g2_nand2_1)
     2    0.010266    0.087343    0.128212    0.903149 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.087343    0.000115    0.903264 v _275_/B (sg13g2_nor2_1)
     1    0.005049    0.069960    0.081514    0.984778 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.069960    0.000033    0.984811 ^ output30/A (sg13g2_buf_2)
     1    0.082865    0.174225    0.201515    1.186326 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.174280    0.000824    1.187150 ^ sine_out[3] (out)
                                              1.187150   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.187150   data arrival time
---------------------------------------------------------------------------------------------
                                              2.662850   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000072    0.533397 ^ fanout71/A (sg13g2_buf_8)
     8    0.034865    0.031779    0.092208    0.625605 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031779    0.000043    0.625648 ^ _132_/A (sg13g2_nand2_2)
     4    0.016108    0.059428    0.065642    0.691290 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.059428    0.000032    0.691321 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.196896    0.888217 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000055    0.888272 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002873    0.060960    0.108320    0.996591 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.060960    0.000003    0.996594 v output5/A (sg13g2_buf_2)
     1    0.082038    0.133178    0.182222    1.178816 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133179    0.000589    1.179405 v sine_out[10] (out)
                                              1.179405   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.179405   data arrival time
---------------------------------------------------------------------------------------------
                                              2.670595   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000070    0.507528 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091177    0.598705 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028466    0.000129    0.598834 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016043    0.191890    0.176068    0.774902 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191890    0.000033    0.774935 ^ _185_/B (sg13g2_nor2_2)
     5    0.019172    0.074551    0.104449    0.879384 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074551    0.000062    0.879446 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004133    0.065015    0.094046    0.973493 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.065015    0.000018    0.973511 ^ output27/A (sg13g2_buf_2)
     1    0.083528    0.175573    0.199865    1.173375 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.175632    0.001024    1.174399 ^ sine_out[30] (out)
                                              1.174399   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.174399   data arrival time
---------------------------------------------------------------------------------------------
                                              2.675601   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000070    0.507528 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091177    0.598705 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028466    0.000129    0.598834 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016043    0.191890    0.176068    0.774902 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191890    0.000035    0.774937 ^ _147_/B (sg13g2_nand2_1)
     2    0.010266    0.087343    0.128212    0.903149 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.087343    0.000117    0.903266 v _149_/B (sg13g2_nand2_1)
     1    0.007126    0.052906    0.070808    0.974074 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052907    0.000080    0.974154 ^ output10/A (sg13g2_buf_2)
     1    0.081821    0.172080    0.191856    1.166010 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.172130    0.000521    1.166531 ^ sine_out[15] (out)
                                              1.166531   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.166531   data arrival time
---------------------------------------------------------------------------------------------
                                              2.683469   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000070    0.507528 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091177    0.598705 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028465    0.000045    0.598751 v _141_/A (sg13g2_or2_1)
     3    0.011727    0.052109    0.127427    0.726178 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.052109    0.000024    0.726202 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008088    0.118774    0.121922    0.848124 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.118774    0.000025    0.848149 ^ _174_/B (sg13g2_nand2_1)
     1    0.002995    0.041228    0.073603    0.921751 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.041228    0.000001    0.921753 v _175_/B (sg13g2_nand2_1)
     1    0.005671    0.039325    0.048292    0.970044 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.039325    0.000045    0.970090 ^ output22/A (sg13g2_buf_2)
     1    0.082554    0.173665    0.186022    1.156111 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.173670    0.000743    1.156855 ^ sine_out[26] (out)
                                              1.156855   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.156855   data arrival time
---------------------------------------------------------------------------------------------
                                              2.693145   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000070    0.507528 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091177    0.598705 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028466    0.000129    0.598834 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016043    0.191890    0.176068    0.774902 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191890    0.000033    0.774935 ^ _185_/B (sg13g2_nor2_2)
     5    0.019172    0.074551    0.104449    0.879384 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074551    0.000036    0.879419 v _278_/B (sg13g2_nor2_1)
     1    0.003476    0.058070    0.067478    0.946897 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.058070    0.000010    0.946907 ^ output33/A (sg13g2_buf_2)
     1    0.082415    0.173302    0.195103    1.142010 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.173355    0.000708    1.142718 ^ sine_out[6] (out)
                                              1.142718   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.142718   data arrival time
---------------------------------------------------------------------------------------------
                                              2.707282   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175269    0.294422 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294435 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376372 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376581 v fanout65/A (sg13g2_buf_8)
     8    0.031965    0.026972    0.077753    0.454334 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026972    0.000105    0.454438 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168208    0.622646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.622920 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718707 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718718 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.814939 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000057    0.814996 v _212_/B (sg13g2_nor2_1)
     2    0.009086    0.097789    0.103836    0.918832 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.097789    0.000023    0.918855 ^ output26/A (sg13g2_buf_2)
     1    0.083559    0.175753    0.215863    1.134718 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.175756    0.001044    1.135762 ^ sine_out[2] (out)
                                              1.135762   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.135762   data arrival time
---------------------------------------------------------------------------------------------
                                              2.714238   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000072    0.533397 ^ fanout71/A (sg13g2_buf_8)
     8    0.034865    0.031779    0.092208    0.625605 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031779    0.000043    0.625648 ^ _132_/A (sg13g2_nand2_2)
     4    0.016108    0.059428    0.065642    0.691290 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.059428    0.000032    0.691321 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.196896    0.888217 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000054    0.888271 ^ _276_/B (sg13g2_nor2_1)
     1    0.002995    0.049644    0.067809    0.956080 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.049644    0.000004    0.956084 v output31/A (sg13g2_buf_2)
     1    0.082349    0.133630    0.177038    1.133122 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133631    0.000679    1.133801 v sine_out[4] (out)
                                              1.133801   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.133801   data arrival time
---------------------------------------------------------------------------------------------
                                              2.716199   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000091    0.533415 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196495    0.729910 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000167    0.730077 v _138_/B (sg13g2_nor2_1)
     2    0.008661    0.116456    0.132038    0.862115 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.116456    0.000027    0.862142 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003767    0.054623    0.090536    0.952678 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.054623    0.000014    0.952692 v output8/A (sg13g2_buf_2)
     1    0.081908    0.132949    0.179047    1.131739 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.132949    0.000548    1.132287 v sine_out[13] (out)
                                              1.132287   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.132287   data arrival time
---------------------------------------------------------------------------------------------
                                              2.717713   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000070    0.507528 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091177    0.598705 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028466    0.000129    0.598834 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016043    0.191890    0.176068    0.774902 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191890    0.000016    0.774918 ^ _171_/A (sg13g2_nand2_1)
     1    0.004125    0.063759    0.087297    0.862215 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.063759    0.000017    0.862232 v _172_/B (sg13g2_nand2_1)
     1    0.004277    0.038777    0.052195    0.914427 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.038777    0.000021    0.914447 ^ output21/A (sg13g2_buf_2)
     1    0.082372    0.173292    0.185533    1.099980 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.173296    0.000694    1.100674 ^ sine_out[25] (out)
                                              1.100674   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.100674   data arrival time
---------------------------------------------------------------------------------------------
                                              2.749326   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000091    0.533415 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196495    0.729910 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000167    0.730077 v _138_/B (sg13g2_nor2_1)
     2    0.008661    0.116456    0.132038    0.862115 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.116456    0.000034    0.862149 ^ _279_/B (sg13g2_nor2_1)
     1    0.005024    0.039917    0.060916    0.923066 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.039917    0.000033    0.923099 v output34/A (sg13g2_buf_2)
     1    0.082372    0.133633    0.172356    1.095455 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.133634    0.000694    1.096148 v sine_out[7] (out)
                                              1.096148   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.096148   data arrival time
---------------------------------------------------------------------------------------------
                                              2.753852   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000091    0.533415 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196495    0.729910 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000087    0.729997 v _156_/B (sg13g2_nand2b_1)
     2    0.007262    0.076411    0.099053    0.829050 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076411    0.000009    0.829058 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004411    0.050532    0.080423    0.909481 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.050532    0.000024    0.909505 v output13/A (sg13g2_buf_2)
     1    0.081821    0.132796    0.176994    1.086499 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132796    0.000521    1.087020 v sine_out[18] (out)
                                              1.087020   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.087020   data arrival time
---------------------------------------------------------------------------------------------
                                              2.762980   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175269    0.294422 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294435 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376372 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376581 v fanout65/A (sg13g2_buf_8)
     8    0.031965    0.026972    0.077753    0.454334 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026972    0.000105    0.454438 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168208    0.622646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.622920 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718707 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718718 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.814939 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000079    0.815018 v _145_/B (sg13g2_nand2_1)
     1    0.007206    0.051374    0.067163    0.882182 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.051374    0.000081    0.882263 ^ output9/A (sg13g2_buf_2)
     1    0.081864    0.172166    0.191151    1.073414 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.172217    0.000534    1.073949 ^ sine_out[14] (out)
                                              1.073949   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.073949   data arrival time
---------------------------------------------------------------------------------------------
                                              2.776052   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000091    0.533415 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196495    0.729910 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000087    0.729997 v _156_/B (sg13g2_nand2b_1)
     2    0.007262    0.076411    0.099053    0.829050 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076411    0.000006    0.829056 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003464    0.044804    0.067888    0.896944 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.044804    0.000010    0.896954 v output23/A (sg13g2_buf_2)
     1    0.083117    0.134827    0.175388    1.072342 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.134831    0.000911    1.073253 v sine_out[27] (out)
                                              1.073253   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.073253   data arrival time
---------------------------------------------------------------------------------------------
                                              2.776747   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047373    0.032455    0.087575    0.381856 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032462    0.000437    0.382293 v fanout69/A (sg13g2_buf_8)
     8    0.027973    0.025846    0.079144    0.461437 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.025846    0.000117    0.461554 v _126_/A (sg13g2_inv_1)
     3    0.011680    0.054631    0.054035    0.515589 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.054631    0.000019    0.515608 ^ _161_/B (sg13g2_nand2_1)
     3    0.013618    0.088723    0.102053    0.617661 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088723    0.000052    0.617713 v _177_/B (sg13g2_nand2_1)
     3    0.011211    0.069943    0.085862    0.703575 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.069943    0.000009    0.703584 ^ _179_/A (sg13g2_nand2_1)
     2    0.007371    0.059856    0.075367    0.778951 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.059856    0.000020    0.778971 v _281_/B (sg13g2_nor2_1)
     1    0.006936    0.078955    0.084355    0.863326 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.078955    0.000077    0.863403 ^ output35/A (sg13g2_buf_2)
     1    0.082329    0.173204    0.205298    1.068701 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.173204    0.000680    1.069381 ^ sine_out[8] (out)
                                              1.069381   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.069381   data arrival time
---------------------------------------------------------------------------------------------
                                              2.780619   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000070    0.507528 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091177    0.598705 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028465    0.000003    0.598708 v _158_/B (sg13g2_nor2_1)
     3    0.013184    0.123443    0.111173    0.709881 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.123443    0.000074    0.709955 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003271    0.056020    0.090010    0.799965 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.056020    0.000005    0.799969 v _160_/B (sg13g2_nor2_1)
     1    0.003772    0.056771    0.063547    0.863516 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.056771    0.000013    0.863529 ^ output14/A (sg13g2_buf_2)
     1    0.081895    0.172241    0.193849    1.057378 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.172292    0.000544    1.057922 ^ sine_out[19] (out)
                                              1.057922   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.057922   data arrival time
---------------------------------------------------------------------------------------------
                                              2.792078   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000024    0.507482 v _140_/A (sg13g2_nor2_2)
     5    0.022408    0.108295    0.116648    0.624131 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.108296    0.000146    0.624277 ^ _152_/B (sg13g2_nor2_2)
     4    0.017913    0.053794    0.078460    0.702736 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.053794    0.000020    0.702757 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003444    0.113379    0.129527    0.832284 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.113379    0.000009    0.832293 ^ output12/A (sg13g2_buf_2)
     1    0.081778    0.172193    0.218939    1.051232 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.172193    0.000507    1.051740 ^ sine_out[17] (out)
                                              1.051740   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.051740   data arrival time
---------------------------------------------------------------------------------------------
                                              2.798260   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000091    0.533415 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196495    0.729910 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000115    0.730025 v _166_/A (sg13g2_nor2_1)
     1    0.003126    0.065351    0.095782    0.825807 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.065351    0.000002    0.825809 ^ _167_/B (sg13g2_nor2_1)
     1    0.004032    0.032165    0.043697    0.869506 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032165    0.000018    0.869524 v output19/A (sg13g2_buf_2)
     1    0.082069    0.133122    0.168344    1.037868 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133123    0.000598    1.038466 v sine_out[23] (out)
                                              1.038466   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.038466   data arrival time
---------------------------------------------------------------------------------------------
                                              2.811534   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163070    0.282230 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282234 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393701 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000009    0.393710 ^ fanout60/A (sg13g2_buf_1)
     4    0.023384    0.101734    0.148118    0.541828 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.101734    0.000035    0.541863 ^ fanout59/A (sg13g2_buf_1)
     4    0.014960    0.070082    0.125625    0.667488 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.070082    0.000082    0.667570 ^ _181_/A (sg13g2_and2_1)
     4    0.014713    0.072564    0.130045    0.797615 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.072564    0.000013    0.797628 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.002873    0.040470    0.053927    0.851555 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.040470    0.000003    0.851558 v output28/A (sg13g2_buf_2)
     1    0.083693    0.135723    0.173805    1.025362 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135730    0.001094    1.026457 v sine_out[31] (out)
                                              1.026457   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.026457   data arrival time
---------------------------------------------------------------------------------------------
                                              2.823543   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163070    0.282230 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282234 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393701 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000009    0.393710 ^ fanout60/A (sg13g2_buf_1)
     4    0.023384    0.101734    0.148118    0.541828 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.101734    0.000035    0.541863 ^ fanout59/A (sg13g2_buf_1)
     4    0.014960    0.070082    0.125625    0.667488 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.070082    0.000094    0.667582 ^ _150_/A (sg13g2_and2_1)
     3    0.009871    0.054185    0.115040    0.782621 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054185    0.000004    0.782626 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003978    0.048582    0.066162    0.848788 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.048582    0.000017    0.848805 v output16/A (sg13g2_buf_2)
     1    0.081908    0.132926    0.176129    1.024934 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132927    0.000548    1.025482 v sine_out[20] (out)
                                              1.025482   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.025482   data arrival time
---------------------------------------------------------------------------------------------
                                              2.824517   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163070    0.282230 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282234 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393701 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000009    0.393710 ^ fanout60/A (sg13g2_buf_1)
     4    0.023384    0.101734    0.148118    0.541828 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.101734    0.000035    0.541863 ^ fanout59/A (sg13g2_buf_1)
     4    0.014960    0.070082    0.125625    0.667488 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.070082    0.000094    0.667582 ^ _150_/A (sg13g2_and2_1)
     3    0.009871    0.054185    0.115040    0.782621 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054185    0.000008    0.782629 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003213    0.047316    0.062730    0.845360 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.047316    0.000007    0.845367 v output18/A (sg13g2_buf_2)
     1    0.081994    0.133059    0.175595    1.020961 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.133060    0.000575    1.021536 v sine_out[22] (out)
                                              1.021536   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.021536   data arrival time
---------------------------------------------------------------------------------------------
                                              2.828464   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175269    0.294422 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294435 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376372 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376581 v fanout65/A (sg13g2_buf_8)
     8    0.031965    0.026972    0.077753    0.454334 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026972    0.000105    0.454438 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168208    0.622646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000295    0.622941 v _168_/B (sg13g2_nor2_1)
     2    0.006888    0.087255    0.095824    0.718765 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087255    0.000007    0.718773 ^ _169_/B (sg13g2_nand2_1)
     1    0.003342    0.048000    0.067605    0.786377 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.048000    0.000006    0.786383 v _170_/B (sg13g2_nand2_1)
     1    0.004423    0.036171    0.046931    0.833314 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036171    0.000023    0.833336 ^ output20/A (sg13g2_buf_2)
     1    0.082112    0.172754    0.183941    1.017277 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.172757    0.000612    1.017889 ^ sine_out[24] (out)
                                              1.017889   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.017889   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832111   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047373    0.032455    0.087575    0.381856 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032462    0.000437    0.382293 v fanout69/A (sg13g2_buf_8)
     8    0.027973    0.025846    0.079144    0.461437 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.025846    0.000117    0.461554 v _126_/A (sg13g2_inv_1)
     3    0.011680    0.054631    0.054035    0.515589 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.054631    0.000019    0.515608 ^ _161_/B (sg13g2_nand2_1)
     3    0.013618    0.088723    0.102053    0.617661 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088723    0.000052    0.617713 v _177_/B (sg13g2_nand2_1)
     3    0.011211    0.069943    0.085862    0.703575 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.069943    0.000009    0.703584 ^ _179_/A (sg13g2_nand2_1)
     2    0.007371    0.059856    0.075367    0.778951 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.059856    0.000002    0.778954 v _180_/B (sg13g2_nand2_1)
     1    0.004258    0.037936    0.050715    0.829669 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037936    0.000020    0.829688 ^ output24/A (sg13g2_buf_2)
     1    0.083125    0.174837    0.186023    1.015712 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.174843    0.000906    1.016618 ^ sine_out[28] (out)
                                              1.016618   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.016618   data arrival time
---------------------------------------------------------------------------------------------
                                              2.833383   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053204    0.122170    0.507458 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053204    0.000024    0.507482 v _140_/A (sg13g2_nor2_2)
     5    0.022408    0.108295    0.116648    0.624131 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.108296    0.000146    0.624277 ^ _152_/B (sg13g2_nor2_2)
     4    0.017913    0.053794    0.078460    0.702736 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.053794    0.000049    0.702785 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003285    0.064456    0.081308    0.784093 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.064456    0.000007    0.784100 ^ output6/A (sg13g2_buf_2)
     1    0.081994    0.172447    0.197757    0.981856 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.172498    0.000575    0.982432 ^ sine_out[11] (out)
                                              0.982432   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.982432   data arrival time
---------------------------------------------------------------------------------------------
                                              2.867568   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002644    0.019229    0.160108    0.279268 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019229    0.000004    0.279272 v fanout61/A (sg13g2_buf_1)
     5    0.021217    0.073603    0.102594    0.381866 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.073603    0.000333    0.382199 v fanout57/A (sg13g2_buf_2)
     8    0.028410    0.056075    0.123949    0.506147 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056075    0.000096    0.506243 v _130_/A (sg13g2_nor2_1)
     2    0.010135    0.100482    0.108168    0.614411 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.100482    0.000050    0.614460 ^ _136_/B (sg13g2_nand2b_2)
     4    0.016072    0.072162    0.089626    0.704087 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.072162    0.000024    0.704111 v _277_/A (sg13g2_nor2_1)
     1    0.004412    0.059347    0.078917    0.783028 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.059347    0.000022    0.783050 ^ output32/A (sg13g2_buf_2)
     1    0.082306    0.173080    0.195609    0.978659 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.173132    0.000665    0.979324 ^ sine_out[5] (out)
                                              0.979324   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.979324   data arrival time
---------------------------------------------------------------------------------------------
                                              2.870676   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002644    0.019229    0.160108    0.279268 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019229    0.000004    0.279272 v fanout61/A (sg13g2_buf_1)
     5    0.021217    0.073603    0.102594    0.381866 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.073603    0.000333    0.382199 v fanout57/A (sg13g2_buf_2)
     8    0.028410    0.056075    0.123949    0.506147 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056075    0.000022    0.506169 v _131_/A (sg13g2_or2_1)
     6    0.021055    0.081620    0.165038    0.671207 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.081620    0.000025    0.671232 v _280_/B1 (sg13g2_a21oi_1)
     1    0.003425    0.065527    0.081413    0.752645 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.065527    0.000008    0.752653 ^ output36/A (sg13g2_buf_2)
     1    0.082207    0.172880    0.198540    0.951194 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.172932    0.000634    0.951828 ^ sine_out[9] (out)
                                              0.951828   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.951828   data arrival time
---------------------------------------------------------------------------------------------
                                              2.898172   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175269    0.294422 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294435 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376372 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376581 v fanout65/A (sg13g2_buf_8)
     8    0.031965    0.026972    0.077753    0.454334 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026972    0.000105    0.454438 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168208    0.622646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000323    0.622969 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004022    0.064794    0.100907    0.723875 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.064794    0.000017    0.723892 ^ output11/A (sg13g2_buf_2)
     1    0.081809    0.172070    0.197704    0.921596 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.172070    0.000517    0.922114 ^ sine_out[16] (out)
                                              0.922114   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.922114   data arrival time
---------------------------------------------------------------------------------------------
                                              2.927886   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    0.119160 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002644    0.019229    0.160108    0.279268 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019229    0.000004    0.279272 v fanout61/A (sg13g2_buf_1)
     5    0.021217    0.073603    0.102594    0.381866 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.073603    0.000333    0.382199 v fanout57/A (sg13g2_buf_2)
     8    0.028410    0.056075    0.123949    0.506147 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056075    0.000096    0.506243 v _130_/A (sg13g2_nor2_1)
     2    0.010135    0.100482    0.108168    0.614411 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.100482    0.000018    0.614429 ^ _284_/A (sg13g2_and2_1)
     1    0.005947    0.038808    0.114946    0.729375 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038808    0.000051    0.729426 ^ output7/A (sg13g2_buf_2)
     1    0.081951    0.172425    0.185051    0.914478 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.172428    0.000562    0.915039 ^ sine_out[12] (out)
                                              0.915039   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.915039   data arrival time
---------------------------------------------------------------------------------------------
                                              2.934961   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013015    0.048153    0.185632    0.305116 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048153    0.000067    0.305183 v _127_/A (sg13g2_inv_1)
     1    0.006122    0.037160    0.044567    0.349751 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.037160    0.000054    0.349804 ^ output3/A (sg13g2_buf_2)
     1    0.081640    0.171784    0.183859    0.533663 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.171786    0.000482    0.534145 ^ signB (out)
                                              0.534145   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.534145   data arrival time
---------------------------------------------------------------------------------------------
                                              3.315855   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013272    0.062545    0.194008    0.313492 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.062545    0.000074    0.313566 ^ output2/A (sg13g2_buf_2)
     1    0.080875    0.170170    0.195468    0.509034 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.170170    0.000263    0.509296 ^ sign (out)
                                              0.509296   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.509296   data arrival time
---------------------------------------------------------------------------------------------
                                              3.340703   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v _191_/A (sg13g2_xnor2_1)
     2    0.009227    0.078694    0.132641    0.517929 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.078694    0.000017    0.517946 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010543    0.144181    0.150448    0.668395 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144181    0.000032    0.668427 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.095550    0.127209    0.795635 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.095550    0.000020    0.795656 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010595    0.139353    0.163745    0.959401 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.139353    0.000053    0.959453 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010889    0.092199    0.131723    1.091177 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.092199    0.000027    1.091203 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006523    0.108840    0.126609    1.217813 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.108840    0.000019    1.217831 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001533    0.055264    0.108908    1.326740 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.055264    0.000000    1.326741 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.326741   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064339    5.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000012    5.119157 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969157   clock uncertainty
                                  0.000000    4.969157   clock reconvergence pessimism
                                 -0.123847    4.845309   library setup time
                                              4.845309   data required time
---------------------------------------------------------------------------------------------
                                              4.845309   data required time
                                             -1.326741   data arrival time
---------------------------------------------------------------------------------------------
                                              3.518569   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v _191_/A (sg13g2_xnor2_1)
     2    0.009227    0.078694    0.132641    0.517929 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.078694    0.000017    0.517946 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010543    0.144181    0.150448    0.668395 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144181    0.000032    0.668427 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.095550    0.127209    0.795635 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.095550    0.000020    0.795656 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010595    0.139353    0.163745    0.959401 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.139353    0.000053    0.959453 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010889    0.092199    0.131723    1.091177 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.092199    0.000062    1.091239 v _208_/B (sg13g2_xor2_1)
     1    0.002240    0.052682    0.113863    1.205102 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.052682    0.000005    1.205107 v _298_/D (sg13g2_dfrbpq_1)
                                              1.205107   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064339    5.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000016    5.119161 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969161   clock uncertainty
                                  0.000000    4.969161   clock reconvergence pessimism
                                 -0.123804    4.845356   library setup time
                                              4.845356   data required time
---------------------------------------------------------------------------------------------
                                              4.845356   data required time
                                             -1.205107   data arrival time
---------------------------------------------------------------------------------------------
                                              3.640249   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175269    0.294422 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294435 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376372 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376581 v fanout65/A (sg13g2_buf_8)
     8    0.031965    0.026972    0.077753    0.454334 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026972    0.000105    0.454438 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168208    0.622646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.622920 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718707 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718718 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.814939 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000057    0.814996 v _212_/B (sg13g2_nor2_1)
     2    0.009086    0.097789    0.103836    0.918832 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.097789    0.000064    0.918896 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.105917    0.137427    1.056323 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105917    0.000038    1.056362 v _214_/B (sg13g2_xnor2_1)
     1    0.001554    0.034424    0.108779    1.165141 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034424    0.000000    1.165141 v _300_/D (sg13g2_dfrbpq_1)
                                              1.165141   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    5.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969484   clock uncertainty
                                  0.000000    4.969484   clock reconvergence pessimism
                                 -0.117132    4.852352   library setup time
                                              4.852352   data required time
---------------------------------------------------------------------------------------------
                                              4.852352   data required time
                                             -1.165141   data arrival time
---------------------------------------------------------------------------------------------
                                              3.687210   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064340    0.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    0.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175269    0.294422 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294435 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376372 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376581 v fanout65/A (sg13g2_buf_8)
     8    0.031965    0.026972    0.077753    0.454334 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026972    0.000105    0.454438 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168208    0.622646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.622920 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718707 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718718 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.814939 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000057    0.814996 v _212_/B (sg13g2_nor2_1)
     2    0.009086    0.097789    0.103836    0.918832 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.097789    0.000064    0.918896 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.105917    0.137427    1.056323 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105917    0.000025    1.056348 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004503    0.080828    0.067148    1.123497 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.080828    0.000022    1.123519 ^ _219_/A (sg13g2_inv_1)
     1    0.001551    0.023698    0.037476    1.160994 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023698    0.000000    1.160995 v _301_/D (sg13g2_dfrbpq_1)
                                              1.160995   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    5.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969495   clock uncertainty
                                  0.000000    4.969495   clock reconvergence pessimism
                                 -0.113268    4.856226   library setup time
                                              4.856226   data required time
---------------------------------------------------------------------------------------------
                                              4.856226   data required time
                                             -1.160995   data arrival time
---------------------------------------------------------------------------------------------
                                              3.695232   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v _191_/A (sg13g2_xnor2_1)
     2    0.009227    0.078694    0.132641    0.517929 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.078694    0.000017    0.517946 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010543    0.144181    0.150448    0.668395 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144181    0.000032    0.668427 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.095550    0.127209    0.795635 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.095550    0.000020    0.795656 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010595    0.139353    0.163745    0.959401 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.139353    0.000064    0.959464 ^ _204_/B (sg13g2_xor2_1)
     1    0.001853    0.051191    0.122915    1.082379 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.051191    0.000003    1.082382 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.082382   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064339    5.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000009    5.119153 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969154   clock uncertainty
                                  0.000000    4.969154   clock reconvergence pessimism
                                 -0.122525    4.846629   library setup time
                                              4.846629   data required time
---------------------------------------------------------------------------------------------
                                              4.846629   data required time
                                             -1.082382   data arrival time
---------------------------------------------------------------------------------------------
                                              3.764247   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v _191_/A (sg13g2_xnor2_1)
     2    0.009227    0.078694    0.132641    0.517929 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.078694    0.000017    0.517946 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010543    0.144181    0.150448    0.668395 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144181    0.000032    0.668427 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.095550    0.127209    0.795635 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.095550    0.000013    0.795648 v _200_/A (sg13g2_xor2_1)
     1    0.002025    0.050247    0.119053    0.914701 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050247    0.000004    0.914705 v _296_/D (sg13g2_dfrbpq_1)
                                              0.914705   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017922    0.022328    0.064339    5.119144 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022328    0.000038    5.119183 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969182   clock uncertainty
                                  0.000000    4.969182   clock reconvergence pessimism
                                 -0.122927    4.846255   library setup time
                                              4.846255   data required time
---------------------------------------------------------------------------------------------
                                              4.846255   data required time
                                             -0.914705   data arrival time
---------------------------------------------------------------------------------------------
                                              3.931550   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003041    0.019908    0.161256    0.280741 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019908    0.000008    0.280748 v fanout73/A (sg13g2_buf_1)
     5    0.021805    0.075343    0.104469    0.385217 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.075343    0.000071    0.385288 v _191_/A (sg13g2_xnor2_1)
     2    0.009227    0.078694    0.132641    0.517929 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.078694    0.000017    0.517946 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010543    0.144181    0.150448    0.668395 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144181    0.000037    0.668432 ^ _196_/A (sg13g2_xor2_1)
     1    0.002220    0.057211    0.131243    0.799675 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.057211    0.000005    0.799680 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.799680   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000028    5.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969492   clock uncertainty
                                  0.000000    4.969492   clock reconvergence pessimism
                                 -0.124426    4.845066   library setup time
                                              4.845066   data required time
---------------------------------------------------------------------------------------------
                                              4.845066   data required time
                                             -0.799680   data arrival time
---------------------------------------------------------------------------------------------
                                              4.045386   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000072    0.398823 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009644    0.113655    0.135080    0.533902 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.113655    0.000015    0.533917 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001533    0.059638    0.106667    0.640584 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.059638    0.000000    0.640585 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.640585   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    5.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969485   clock uncertainty
                                  0.000000    4.969485   clock reconvergence pessimism
                                 -0.125214    4.844271   library setup time
                                              4.844271   data required time
---------------------------------------------------------------------------------------------
                                              4.844271   data required time
                                             -0.640585   data arrival time
---------------------------------------------------------------------------------------------
                                              4.203687   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012235    0.060278    0.191024    0.310520 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060278    0.000017    0.310537 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033826    0.091446    0.401983 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033827    0.000156    0.402139 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036289    0.043860    0.445999 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036289    0.000051    0.446050 v _293_/D (sg13g2_dfrbpq_1)
                                              0.446050   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000032    5.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969496   clock uncertainty
                                  0.000000    4.969496   clock reconvergence pessimism
                                 -0.117804    4.851692   library setup time
                                              4.851692   data required time
---------------------------------------------------------------------------------------------
                                              4.851692   data required time
                                             -0.446050   data arrival time
---------------------------------------------------------------------------------------------
                                              4.405641   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000072    0.533397 ^ fanout71/A (sg13g2_buf_8)
     8    0.034865    0.031779    0.092208    0.625605 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031779    0.000124    0.625729 ^ _226_/A (sg13g2_xor2_1)
     3    0.011107    0.119544    0.138388    0.764117 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.119544    0.000015    0.764132 ^ _240_/B (sg13g2_nand2_1)
     3    0.009772    0.076437    0.107163    0.871296 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.076437    0.000015    0.871310 v _266_/C (sg13g2_and3_1)
     1    0.003982    0.025748    0.105532    0.976842 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025748    0.000011    0.976853 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004117    0.081536    0.083227    1.060081 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.081536    0.000015    1.060096 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003937    0.053997    0.076793    1.136889 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053997    0.000011    1.136900 v _273_/A (sg13g2_nor2_1)
     1    0.003868    0.057774    0.069887    1.206787 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057774    0.000009    1.206795 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003630    0.053303    0.063861    1.270656 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053303    0.000012    1.270668 v output15/A (sg13g2_buf_2)
     1    0.083918    0.136121    0.180205    1.450873 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136130    0.001159    1.452032 v sine_out[1] (out)
                                              1.452032   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.452032   data arrival time
---------------------------------------------------------------------------------------------
                                              2.397968   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.424616e-05 0.000000e+00 4.413533e-09 9.425058e-05  59.9%
Combinational        6.032271e-07 1.331834e-06 3.779013e-08 1.972852e-06   1.3%
Clock                4.460775e-05 1.644525e-05 2.141074e-09 6.105514e-05  38.8%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394572e-04 1.777709e-05 4.434473e-08 1.572786e-04 100.0%
                            88.7%        11.3%         0.0%
Writing metric power__internal__total: 0.00013945715909358114
Writing metric power__switching__total: 1.777708894223906e-5
Writing metric power__leakage__total: 4.4344727001544015e-8
Writing metric power__total: 0.00015727858408354223

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15034152126537895
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119153 source latency _297_/CLK ^
-0.119495 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150342 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15034239556603557
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119496 source latency _293_/CLK ^
-0.119153 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150342 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.13342499704958222
nom_typ_1p20V_25C: 0.13342499704958222
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.3979681141717863
nom_typ_1p20V_25C: 2.3979681141717863
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.133425
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.518569
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119153         network latency _297_/CLK
        0.119496 network latency _293_/CLK
---------------
0.119153 0.119496 latency
        0.000342 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131177         network latency _297_/CLK
        0.131369 network latency _293_/CLK
---------------
0.131177 0.131369 latency
        0.000192 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.48 fmax = 675.02
%OL_END_REPORT
