

================================================================
== Vitis HLS Report for 'matmul_10ul_1ul_4ul_s'
================================================================
* Date:           Sat Apr 12 12:19:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.394 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472  |matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1  |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     211|    166|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    435|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     219|    601|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472  |matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1  |        0|   8|  211|  166|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                              |        0|   8|  211|  166|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |agg_result_0_address0        |   9|          2|    4|          8|
    |agg_result_0_address0_local  |  31|          6|    4|         24|
    |agg_result_0_address1_local  |  31|          6|    4|         24|
    |agg_result_0_ce0             |   9|          2|    1|          2|
    |agg_result_0_d0              |   9|          2|   25|         50|
    |agg_result_0_we0             |   9|          2|    1|          2|
    |agg_result_1_address0        |   9|          2|    4|          8|
    |agg_result_1_address0_local  |  31|          6|    4|         24|
    |agg_result_1_address1_local  |  31|          6|    4|         24|
    |agg_result_1_ce0             |   9|          2|    1|          2|
    |agg_result_1_d0              |   9|          2|   25|         50|
    |agg_result_1_we0             |   9|          2|    1|          2|
    |agg_result_2_address0        |   9|          2|    4|          8|
    |agg_result_2_address0_local  |  31|          6|    4|         24|
    |agg_result_2_address1_local  |  31|          6|    4|         24|
    |agg_result_2_ce0             |   9|          2|    1|          2|
    |agg_result_2_d0              |   9|          2|   25|         50|
    |agg_result_2_we0             |   9|          2|    1|          2|
    |agg_result_3_address0        |   9|          2|    4|          8|
    |agg_result_3_address0_local  |  31|          6|    4|         24|
    |agg_result_3_address1_local  |  31|          6|    4|         24|
    |agg_result_3_ce0             |   9|          2|    1|          2|
    |agg_result_3_d0              |   9|          2|   25|         50|
    |agg_result_3_we0             |   9|          2|    1|          2|
    |ap_NS_fsm                    |  43|          8|    1|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 435|         88|  157|        448|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  7|   0|    7|          0|
    |grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 |  8|   0|    8|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>|  return value|
|agg_result_0_address0  |  out|    4|   ap_memory|            agg_result_0|         array|
|agg_result_0_ce0       |  out|    1|   ap_memory|            agg_result_0|         array|
|agg_result_0_we0       |  out|    1|   ap_memory|            agg_result_0|         array|
|agg_result_0_d0        |  out|   25|   ap_memory|            agg_result_0|         array|
|agg_result_0_address1  |  out|    4|   ap_memory|            agg_result_0|         array|
|agg_result_0_ce1       |  out|    1|   ap_memory|            agg_result_0|         array|
|agg_result_0_we1       |  out|    1|   ap_memory|            agg_result_0|         array|
|agg_result_0_d1        |  out|   25|   ap_memory|            agg_result_0|         array|
|agg_result_1_address0  |  out|    4|   ap_memory|            agg_result_1|         array|
|agg_result_1_ce0       |  out|    1|   ap_memory|            agg_result_1|         array|
|agg_result_1_we0       |  out|    1|   ap_memory|            agg_result_1|         array|
|agg_result_1_d0        |  out|   25|   ap_memory|            agg_result_1|         array|
|agg_result_1_address1  |  out|    4|   ap_memory|            agg_result_1|         array|
|agg_result_1_ce1       |  out|    1|   ap_memory|            agg_result_1|         array|
|agg_result_1_we1       |  out|    1|   ap_memory|            agg_result_1|         array|
|agg_result_1_d1        |  out|   25|   ap_memory|            agg_result_1|         array|
|agg_result_2_address0  |  out|    4|   ap_memory|            agg_result_2|         array|
|agg_result_2_ce0       |  out|    1|   ap_memory|            agg_result_2|         array|
|agg_result_2_we0       |  out|    1|   ap_memory|            agg_result_2|         array|
|agg_result_2_d0        |  out|   25|   ap_memory|            agg_result_2|         array|
|agg_result_2_address1  |  out|    4|   ap_memory|            agg_result_2|         array|
|agg_result_2_ce1       |  out|    1|   ap_memory|            agg_result_2|         array|
|agg_result_2_we1       |  out|    1|   ap_memory|            agg_result_2|         array|
|agg_result_2_d1        |  out|   25|   ap_memory|            agg_result_2|         array|
|agg_result_3_address0  |  out|    4|   ap_memory|            agg_result_3|         array|
|agg_result_3_ce0       |  out|    1|   ap_memory|            agg_result_3|         array|
|agg_result_3_we0       |  out|    1|   ap_memory|            agg_result_3|         array|
|agg_result_3_d0        |  out|   25|   ap_memory|            agg_result_3|         array|
|agg_result_3_address1  |  out|    4|   ap_memory|            agg_result_3|         array|
|agg_result_3_ce1       |  out|    1|   ap_memory|            agg_result_3|         array|
|agg_result_3_we1       |  out|    1|   ap_memory|            agg_result_3|         array|
|agg_result_3_d1        |  out|   25|   ap_memory|            agg_result_3|         array|
|A_0_address0           |  out|    4|   ap_memory|                     A_0|         array|
|A_0_ce0                |  out|    1|   ap_memory|                     A_0|         array|
|A_0_q0                 |   in|   25|   ap_memory|                     A_0|         array|
|p_read                 |   in|   25|     ap_none|                  p_read|        scalar|
|p_read1                |   in|   25|     ap_none|                 p_read1|        scalar|
|p_read2                |   in|   25|     ap_none|                 p_read2|        scalar|
|p_read3                |   in|   25|     ap_none|                 p_read3|        scalar|
+-----------------------+-----+-----+------------+------------------------+--------------+

