Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home//.local/bin/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a5e25f0dfa0747ffa1d4c2d5b0b7bddf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dram_behav xil_defaultlib.tb_dram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dram_top
Compiling module xil_defaultlib.tb_dram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dram_behav
