// Seed: 1819996183
module module_0 ();
  reg   id_1;
  uwire id_2;
  always @(1'b0) begin
    $display(1, id_2);
    id_1 <= 1'b0 == 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2[1'd0];
  assign id_4[1'b0] = 1'b0;
  logic [7:0] id_5;
  module_0();
  wire id_6 = id_6;
  assign id_5[1] = id_5;
  wire id_7;
  id_8(
      .id_0(1'b0),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_7),
      .id_4(1 + 1'd0),
      .id_5(1 & 1),
      .id_6(id_5[1]),
      .id_7(id_5)
  );
  always @(*) begin
    if (1'b0) disable id_9;
  end
endmodule
