Starting decomposed solver pipeline...
Input JSON: /root/sv-sampler-lab/opt1/1.json
Number of Samples: 1000
Run Directory: /root/sv-sampler-lab/_run/opt1/1/9
Random Seed: 9
Yosys Executable: ./yosys/yosys
json_v_converter produced 36 component Verilog files.
Processing component 0 (Verilog: opt1_1_comp_0.v)
Requesting 54 samples for this component.
Component 0 processed.
Processing component 1 (Verilog: opt1_1_comp_1.v)
Requesting 54 samples for this component.
Component 1 processed.
Processing component 2 (Verilog: opt1_1_comp_2.v)
Requesting 54 samples for this component.
Component 2 processed.
Processing component 3 (Verilog: opt1_1_comp_3.v)
Requesting 54 samples for this component.
Component 3 processed.
Processing component 4 (Verilog: opt1_1_comp_4.v)
Requesting 54 samples for this component.
Component 4 processed.
Processing component 5 (Verilog: opt1_1_comp_5.v)
Requesting 54 samples for this component.
Component 5 processed.
Processing component 6 (Verilog: opt1_1_comp_6.v)
Requesting 54 samples for this component.
Component 6 processed.
Processing component 7 (Verilog: opt1_1_comp_7.v)
Requesting 54 samples for this component.
Component 7 processed.
Processing component 8 (Verilog: opt1_1_comp_8.v)
Requesting 54 samples for this component.
Component 8 processed.
Processing component 9 (Verilog: opt1_1_comp_9.v)
Requesting 54 samples for this component.
Component 9 processed.
Processing component 10 (Verilog: opt1_1_comp_10.v)
Requesting 54 samples for this component.
Component 10 processed.
Processing component 11 (Verilog: opt1_1_comp_11.v)
Requesting 54 samples for this component.
Component 11 processed.
Processing component 12 (Verilog: opt1_1_comp_12.v)
Requesting 54 samples for this component.
Component 12 processed.
Processing component 13 (Verilog: opt1_1_comp_13.v)
Requesting 54 samples for this component.
Component 13 processed.
Processing component 14 (Verilog: opt1_1_comp_14.v)
Requesting 54 samples for this component.
Component 14 processed.
Processing component 15 (Verilog: opt1_1_comp_15.v)
Requesting 54 samples for this component.
Component 15 processed.
Processing component 16 (Verilog: opt1_1_comp_16.v)
Requesting 54 samples for this component.
Component 16 processed.
Processing component 17 (Verilog: opt1_1_comp_17.v)
Requesting 54 samples for this component.
Component 17 processed.
Processing component 18 (Verilog: opt1_1_comp_18.v)
Requesting 54 samples for this component.
Component 18 processed.
Processing component 19 (Verilog: opt1_1_comp_19.v)
Requesting 54 samples for this component.
Component 19 processed.
Processing component 20 (Verilog: opt1_1_comp_20.v)
Requesting 54 samples for this component.
Component 20 processed.
Processing component 21 (Verilog: opt1_1_comp_21.v)
Requesting 54 samples for this component.
Component 21 processed.
Processing component 22 (Verilog: opt1_1_comp_22.v)
Requesting 54 samples for this component.
Component 22 processed.
Processing component 23 (Verilog: opt1_1_comp_23.v)
Requesting 54 samples for this component.
Component 23 processed.
Processing component 24 (Verilog: opt1_1_comp_24.v)
Requesting 54 samples for this component.
Component 24 processed.
Processing component 25 (Verilog: opt1_1_comp_25.v)
Requesting 54 samples for this component.
Component 25 processed.
Processing component 26 (Verilog: opt1_1_comp_26.v)
Requesting 54 samples for this component.
Component 26 processed.
Processing component 27 (Verilog: opt1_1_comp_27.v)
Requesting 54 samples for this component.
Component 27 processed.
Processing component 28 (Verilog: opt1_1_comp_28.v)
Requesting 54 samples for this component.
Component 28 processed.
Processing component 29 (Verilog: opt1_1_comp_29.v)
Requesting 54 samples for this component.
Component 29 processed.
Processing component 30 (Verilog: opt1_1_comp_30.v)
Requesting 54 samples for this component.
Component 30 processed.
Processing component 31 (Verilog: opt1_1_comp_31.v)
Requesting 54 samples for this component.
Component 31 processed.
Processing component 32 (Verilog: opt1_1_comp_32.v)
Requesting 54 samples for this component.
Component 32 processed.
Processing component 33 (Verilog: opt1_1_comp_33.v)
Requesting 54 samples for this component.
Component 33 processed.
Processing component 34 (Verilog: opt1_1_comp_34.v)
Requesting 54 samples for this component.
Component 34 processed.
Processing component 35 (Verilog: opt1_1_comp_35.v)
Requesting 54 samples for this component.
Component 35 processed.
All processed components are individually SAT (or not processed due to early UNSAT break). Merging results...
Pipeline completed successfully.
Final results should be in /root/sv-sampler-lab/_run/opt1/1/4/result.json
Script finished.
