Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Tue Jul 20 08:30:51 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[14]:D
  Delay (ns):              0.294
  Slack (ns):              0.019
  Arrival (ns):            8.807
  Required (ns):           8.788
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[1]:D
  Delay (ns):              0.284
  Slack (ns):              0.021
  Arrival (ns):            8.015
  Required (ns):           7.994
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_118/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_118/s1:D
  Delay (ns):              0.292
  Slack (ns):              0.023
  Arrival (ns):            8.799
  Required (ns):           8.776
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[17]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[17]:D
  Delay (ns):              0.294
  Slack (ns):              0.027
  Arrival (ns):            8.026
  Required (ns):           7.999
  Operating Conditions: slow_lv_lt

Path 5
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[39]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[39]:D
  Delay (ns):              0.301
  Slack (ns):              0.033
  Arrival (ns):            8.046
  Required (ns):           8.013
  Operating Conditions: slow_lv_lt

Path 6
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[7]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[7]:D
  Delay (ns):              0.303
  Slack (ns):              0.035
  Arrival (ns):            8.050
  Required (ns):           8.015
  Operating Conditions: slow_lv_lt

Path 7
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[17]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[17]:D
  Delay (ns):              0.306
  Slack (ns):              0.037
  Arrival (ns):            8.053
  Required (ns):           8.016
  Operating Conditions: slow_lv_lt

Path 8
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[37]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[37]:D
  Delay (ns):              0.206
  Slack (ns):              0.038
  Arrival (ns):            5.868
  Required (ns):           5.830
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[69]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[69]:D
  Delay (ns):              0.307
  Slack (ns):              0.039
  Arrival (ns):            8.044
  Required (ns):           8.005
  Operating Conditions: slow_lv_lt

Path 10
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[43]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[43]:D
  Delay (ns):              0.307
  Slack (ns):              0.039
  Arrival (ns):            8.052
  Required (ns):           8.013
  Operating Conditions: slow_lv_lt

Path 11
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[23]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[23]:D
  Delay (ns):              0.205
  Slack (ns):              0.039
  Arrival (ns):            5.881
  Required (ns):           5.842
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[37]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[37]:D
  Delay (ns):              0.205
  Slack (ns):              0.040
  Arrival (ns):            5.879
  Required (ns):           5.839
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[16]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[16]:D
  Delay (ns):              0.308
  Slack (ns):              0.041
  Arrival (ns):            8.040
  Required (ns):           7.999
  Operating Conditions: slow_lv_lt

Path 14
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[9]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[9]:D
  Delay (ns):              0.207
  Slack (ns):              0.042
  Arrival (ns):            5.883
  Required (ns):           5.841
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[21]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[21]:D
  Delay (ns):              0.209
  Slack (ns):              0.043
  Arrival (ns):            5.885
  Required (ns):           5.842
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[0]:D
  Delay (ns):              0.306
  Slack (ns):              0.044
  Arrival (ns):            8.038
  Required (ns):           7.994
  Operating Conditions: slow_lv_lt

Path 17
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[38]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[38]:D
  Delay (ns):              0.209
  Slack (ns):              0.044
  Arrival (ns):            5.883
  Required (ns):           5.839
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[64]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[64]:D
  Delay (ns):              0.311
  Slack (ns):              0.045
  Arrival (ns):            8.049
  Required (ns):           8.004
  Operating Conditions: slow_lv_lt

Path 19
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[5]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[5]:D
  Delay (ns):              0.204
  Slack (ns):              0.045
  Arrival (ns):            5.863
  Required (ns):           5.818
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[41]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[41]:D
  Delay (ns):              0.311
  Slack (ns):              0.045
  Arrival (ns):            8.044
  Required (ns):           7.999
  Operating Conditions: slow_lv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[8]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[8]:D
  Delay (ns):              0.210
  Slack (ns):              0.045
  Arrival (ns):            5.886
  Required (ns):           5.841
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[5]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[5]:D
  Delay (ns):              0.210
  Slack (ns):              0.045
  Arrival (ns):            5.886
  Required (ns):           5.841
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[46]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[46]:D
  Delay (ns):              0.304
  Slack (ns):              0.046
  Arrival (ns):            8.035
  Required (ns):           7.989
  Operating Conditions: slow_lv_lt

Path 24
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[40]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[40]:D
  Delay (ns):              0.209
  Slack (ns):              0.047
  Arrival (ns):            5.869
  Required (ns):           5.822
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[39]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[39]:D
  Delay (ns):              0.211
  Slack (ns):              0.049
  Arrival (ns):            5.871
  Required (ns):           5.822
  Operating Conditions: fast_hv_lt

Path 26
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[18]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24]:D
  Delay (ns):              0.208
  Slack (ns):              0.050
  Arrival (ns):            5.837
  Required (ns):           5.787
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[4]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[4]:D
  Delay (ns):              0.210
  Slack (ns):              0.051
  Arrival (ns):            5.869
  Required (ns):           5.818
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[32]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[32]:D
  Delay (ns):              0.206
  Slack (ns):              0.051
  Arrival (ns):            5.866
  Required (ns):           5.815
  Operating Conditions: fast_hv_lt

Path 29
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[3]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[4]:D
  Delay (ns):              0.210
  Slack (ns):              0.053
  Arrival (ns):            5.847
  Required (ns):           5.794
  Operating Conditions: fast_hv_lt

Path 30
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[19]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25]:D
  Delay (ns):              0.213
  Slack (ns):              0.055
  Arrival (ns):            5.842
  Required (ns):           5.787
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_RESET_0/PF_RESET_0/dff_1:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_2:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.785
  Required (ns):           5.715
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_we_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.822
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_ras_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.822
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[1]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.818
  Required (ns):           5.748
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.826
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[20].data_shifter[20][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[19].data_shifter[19][1]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.830
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.830
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[23].data_shifter[23][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[22].data_shifter[22][1]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.817
  Required (ns):           5.747
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[89]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[89]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.821
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[15]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[15]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.822
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[12]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.822
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_124/MSC_i_126/MSC_i_127/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_124/MSC_i_126/MSC_i_127/s1:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.822
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[12].data_shifter[12][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[11].data_shifter[11][1]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.831
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[5].data_shifter[5][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[4].data_shifter[4][1]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.821
  Required (ns):           5.750
  Operating Conditions: fast_hv_lt

Path 45
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.071
  Arrival (ns):            5.792
  Required (ns):           5.721
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg1[59]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[59]:D
  Delay (ns):              0.189
  Slack (ns):              0.072
  Arrival (ns):            5.862
  Required (ns):           5.790
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[18]:D
  Delay (ns):              0.150
  Slack (ns):              0.072
  Arrival (ns):            5.825
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[39]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[39]:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            5.832
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 49
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][0]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.824
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_215/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][134]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.812
  Required (ns):           5.739
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.824
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[34].data_shifter[34][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[33].data_shifter[33][1]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.826
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_124/MSC_i_126/MSC_i_129/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_124/MSC_i_126/MSC_i_129/s1:D
  Delay (ns):              0.151
  Slack (ns):              0.073
  Arrival (ns):            5.826
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[28]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[28]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.806
  Required (ns):           5.733
  Operating Conditions: fast_hv_lt

Path 55
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.777
  Required (ns):           5.704
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p3_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ODT_P2_OUT:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.821
  Required (ns):           5.747
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p0_r1[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ODT_P3_OUT:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.821
  Required (ns):           5.747
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.851
  Required (ns):           5.777
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[122]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[12]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.810
  Required (ns):           5.736
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[8]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[8]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.827
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[23]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[23]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.827
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 62
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[2]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.818
  Required (ns):           5.744
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_ras_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P3_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.827
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.830
  Required (ns):           5.755
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][66]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.821
  Required (ns):           5.746
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][72]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.805
  Required (ns):           5.730
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[19].data_shifter[19][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[18].data_shifter[18][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.836
  Required (ns):           5.761
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[31].data_shifter[31][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[30].data_shifter[30][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.829
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[22].data_shifter[22][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[21].data_shifter[21][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.822
  Required (ns):           5.747
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[12].data_shifter[12][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[11].data_shifter[11][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.827
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[122]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[122]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.810
  Required (ns):           5.735
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_0_[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_1_[3]:D
  Delay (ns):              0.148
  Slack (ns):              0.075
  Arrival (ns):            5.811
  Required (ns):           5.736
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[27]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[27]:D
  Delay (ns):              0.244
  Slack (ns):              0.075
  Arrival (ns):            5.896
  Required (ns):           5.821
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg1[69]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[69]:D
  Delay (ns):              0.191
  Slack (ns):              0.075
  Arrival (ns):            5.867
  Required (ns):           5.792
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.801
  Required (ns):           5.726
  Operating Conditions: fast_hv_lt

Path 76
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[27]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_size[14]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.808
  Required (ns):           5.733
  Operating Conditions: fast_hv_lt

Path 77
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[41]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[7]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.824
  Required (ns):           5.749
  Operating Conditions: fast_hv_lt

Path 78
  From: system_top_0/counter_2[11]:CLK
  To:   system_top_0/counter_2[12]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            2.010
  Required (ns):           1.934
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_RESET_0/PF_RESET_0/dff_6:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_7:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.791
  Required (ns):           5.715
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r1:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r2:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.819
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.154
  Slack (ns):              0.076
  Arrival (ns):            5.828
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[1]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.832
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_252/MSC_i_255/data_r1[98]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_252/MSC_i_255/data_r2[98]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.835
  Required (ns):           5.759
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[39].data_shifter[39][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[38].data_shifter[38][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.849
  Required (ns):           5.773
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p3_r1[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.824
  Required (ns):           5.748
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_34/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_34/s1:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            5.836
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 87
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            5.801
  Required (ns):           5.725
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.828
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[14].data_shifter[14][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[13].data_shifter[13][1]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.838
  Required (ns):           5.761
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[95]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[95]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.828
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[40]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[40]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.825
  Required (ns):           5.748
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[18]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            5.821
  Required (ns):           5.744
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg1[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[26]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.830
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[11]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.830
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[7]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.837
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.796
  Required (ns):           5.719
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.796
  Required (ns):           5.719
  Operating Conditions: fast_hv_lt

Path 98
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[20]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[20]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.790
  Required (ns):           5.713
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[2]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][2]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.828
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.827
  Required (ns):           5.750
  Operating Conditions: fast_hv_lt

