#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Nov 18 20:30:18 2017
# Process ID: 18004
# Current directory: C:/JPEG_Thesis_2/BRAM_System_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22172 C:\JPEG_Thesis_2\BRAM_System_Final\BRAM_System_Final.xpr
# Log file: C:/JPEG_Thesis_2/BRAM_System_Final/vivado.log
# Journal file: C:/JPEG_Thesis_2/BRAM_System_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 860.738 ; gain = 170.785
open_bd_design {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:DARC_BRAM2:1.0 - DARC_BRAM2_0
Adding cell -- xilinx.com:user:bram:1.0 - bram_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <bram_design_system> from BD file <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 870.648 ; gain = 7.539
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo C:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller C:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_Mux:1.0 DARC_Mux_0
endgroup
set_property location {4.5 1486 316} [get_bd_cells DARC_Mux_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:controller:1.0 controller_0
endgroup
set_property location {3 1044 584} [get_bd_cells controller_0]
set_property location {5 1469 410} [get_bd_cells DARC_Mux_0]
delete_bd_objs [get_bd_nets DARC_BRAM2_0_arm_control_bram_data_in] [get_bd_nets DARC_BRAM2_0_arm_control_bram_we] [get_bd_nets DARC_BRAM2_0_arm_control_bram_addr] [get_bd_nets bram_0_dout] [get_bd_cells bram_0]
set_property location {4 1391 356} [get_bd_cells DARC_Mux_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bram:1.0 bram_0
endgroup
set_property location {5.5 1708 392} [get_bd_cells bram_0]
set_property location {5 1647 383} [get_bd_cells bram_0]
connect_bd_net [get_bd_pins DARC_Mux_0/bram_addr] [get_bd_pins bram_0/addr]
connect_bd_net [get_bd_pins DARC_Mux_0/bram_we] [get_bd_pins bram_0/we]
connect_bd_net [get_bd_pins bram_0/din] [get_bd_pins DARC_Mux_0/bram_data_in]
connect_bd_net [get_bd_pins bram_0/dout] [get_bd_pins DARC_Mux_0/bram_data_out]
connect_bd_net [get_bd_pins DARC_Mux_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins bram_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins controller_0/sys_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins DARC_Mux_0/fpga_bram_data_out] [get_bd_pins controller_0/bram_control_fpga_data_out]
connect_bd_net [get_bd_pins DARC_BRAM2_0/arm_control_bram_data_out] [get_bd_pins DARC_Mux_0/arm_bram_data_out]
set_property location {5.5 1896 373} [get_bd_cells bram_0]
set_property location {4.5 1523 380} [get_bd_cells DARC_Mux_0]
connect_bd_net [get_bd_pins DARC_BRAM2_0/arm_control_bram_we] [get_bd_pins DARC_Mux_0/arm_bram_we]
connect_bd_net [get_bd_pins DARC_Mux_0/arm_bram_addr] [get_bd_pins DARC_BRAM2_0/arm_control_bram_addr]
connect_bd_net [get_bd_pins DARC_BRAM2_0/arm_control_bram_data_in] [get_bd_pins DARC_Mux_0/arm_bram_data_in]
connect_bd_net [get_bd_pins controller_0/bram_control_fpga_we] [get_bd_pins DARC_Mux_0/fpga_bram_we]
connect_bd_net [get_bd_pins controller_0/bram_control_fpga_addr] [get_bd_pins DARC_Mux_0/fpga_bram_addr]
connect_bd_net [get_bd_pins controller_0/bram_control_fpga_data_in] [get_bd_pins DARC_Mux_0/fpga_bram_data_in]
set_property location {3 877 448} [get_bd_cells controller_0]
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd> 
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ui/bd_8edae7ad.ui> 
create_peripheral xilinx.com user ARM_FPGA_Control_Bus 1.0 -dir C:/JPEG_Thesis_2/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:ARM_FPGA_Control_Bus:1.0]
set_property VALUE 50 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:ARM_FPGA_Control_Bus:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:ARM_FPGA_Control_Bus:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ARM_FPGA_Control_Bus:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0 c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller C:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
ipx::edit_ip_in_project -upgrade true -name edit_ARM_FPGA_Control_Bus_v1_0 -directory C:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/ip_repo/edit_ARM_FPGA_Control_Bus_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/ip_repo/edit_ARM_FPGA_Control_Bus_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Nov 18 20:54:31 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 20:54:31 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'. ''c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0' is not valid: Path is contained within another repository.'
0
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2 C:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'. The path is contained within another repository.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd> 
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ui/bd_8edae7ad.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
ipx::edit_ip_in_project -upgrade true -name ARM_FPGA_Control_Bus_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.tmp/ARM_FPGA_Control_Bus_v1_0_project c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/jpeg_thesis_2/bram_system_final/bram_system_final.tmp/arm_fpga_control_bus_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/bram_system_final/bram_system_final.tmp/arm_fpga_control_bus_v1_0_project/ARM_FPGA_Control_Bus_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/bram_system_final/bram_system_final.tmp/arm_fpga_control_bus_v1_0_project/ARM_FPGA_Control_Bus_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Nov 18 20:59:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 20:59:18 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'. ''c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0' is not valid: Path is contained within another repository.'
0
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd> 
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ui/bd_8edae7ad.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
ipx::edit_ip_in_project -upgrade true -name ARM_FPGA_Control_Bus_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.tmp/ARM_FPGA_Control_Bus_v1_0_project c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/jpeg_thesis_2/bram_system_final/bram_system_final.tmp/arm_fpga_control_bus_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/bram_system_final/bram_system_final.tmp/arm_fpga_control_bus_v1_0_project/ARM_FPGA_Control_Bus_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/bram_system_final/bram_system_final.tmp/arm_fpga_control_bus_v1_0_project/ARM_FPGA_Control_Bus_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Nov 18 21:01:07 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 21:01:07 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'. ''c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0' is not valid: Path is contained within another repository.'
0
delete_bd_objs [get_bd_cells ARM_FPGA_Control_Bus_0]
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2 C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2 c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 C:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0
endgroup
set_property location {3 521 481} [get_bd_cells ARM_FPGA_Control_Bus_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ARM_FPGA_Control_Bus_0/S00_AXI]
</ARM_FPGA_Control_Bus_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
connect_bd_net [get_bd_pins controller_0/data_mat_in] [get_bd_pins ARM_FPGA_Control_Bus_0/data]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/sel_mux_channel] [get_bd_pins DARC_Mux_0/sel]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_start_read] [get_bd_pins controller_0/fpga_start_read]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_start_write] [get_bd_pins controller_0/fpga_start_write]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_done_read] [get_bd_pins controller_0/fpga_done_read]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_done_write] [get_bd_pins controller_0/fpga_done_write]
set_property location {1.5 449 279} [get_bd_cells ARM_FPGA_Control_Bus_0]
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd> 
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ui/bd_8edae7ad.ui> 
validate_bd_design
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'bram_design_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system.v
Verilog Output written to : C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_BRAM2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_Mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ARM_FPGA_Control_Bus_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hw_handoff/bram_design_system.hwh
Generated Block Design Tcl file C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hw_handoff/bram_design_system_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system_wrapper.v" into library work [C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system.v" into library work [C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system.v:1]
[Sat Nov 18 21:06:25 2017] Launched synth_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.715 ; gain = 140.395
launch_runs impl_1 -jobs 2
[Sat Nov 18 21:08:41 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 18 21:11:08 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/runme.log
file copy -force C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.sysdef C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.sdk/bram_design_system_wrapper.hdf

launch_sdk -workspace C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.sdk -hwspec C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.sdk/bram_design_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.sdk -hwspec C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.sdk/bram_design_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.840 ; gain = 0.484
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.004 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.runs/impl_1/bram_design_system_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 23:03:51 2017...
