Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date              : Wed Apr 13 11:24:41 2016
| Host              : evka-pc running 64-bit Ubuntu 14.04.4 LTS
| Command           : report_clock_utilization -file tamu_ctp7_v7_clock_utilization_routed.rpt
| Design            : tamu_ctp7_v7
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X1Y1
10. Net wise resources used in clock region X1Y2
11. Net wise resources used in clock region X1Y3
12. Net wise resources used in clock region X0Y4
13. Net wise resources used in clock region X1Y4
14. Net wise resources used in clock region X0Y5
15. Net wise resources used in clock region X1Y5
16. Net wise resources used in clock region X0Y6
17. Net wise resources used in clock region X1Y6
18. Net wise resources used in clock region X0Y7
19. Net wise resources used in clock region X1Y7
20. Net wise resources used in clock region X1Y8
21. Net wise resources used in clock region X0Y9
22. Net wise resources used in clock region X1Y9

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   11 |        32 |         0 |
| BUFH  |   38 |       240 |         0 |
| BUFIO |    0 |        80 |         0 |
| MMCM  |    4 |        20 |         0 |
| PLL   |    0 |        20 |         0 |
| BUFR  |    0 |        80 |         0 |
| BUFMR |    0 |        40 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+
|       |                                                                                                                                                             |                                                                                                                                                              |   Num Loads   |       |
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
| Index | BUFG Cell                                                                                                                                                   | Net Name                                                                                                                                                     |  BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
|     1 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update                                                                                                                 | dbg_hub/inst/UPDATE_temp                                                                                                                                     |     1 |     1 |    no |
|     2 | i_ctp7_ttc/i_ctp7_ttc_clocks/i_bufg_clk_fb                                                                                                                  | i_ctp7_ttc/i_ctp7_ttc_clocks/s_clkfbout_bufg                                                                                                                 |     1 |     1 |    no |
|     3 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkin1_buf                          | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkin1                               |     1 |     1 |    no |
|     4 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout_bufg |     1 |     1 |    no |
|     5 | i_v7_bd/clk_wiz_0/inst/clkout1_buf                                                                                                                          | i_v7_bd/clk_wiz_0/inst/clk_out1                                                                                                                              |     1 |     1 |    no |
|     6 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon                                                                                                                        | dbg_hub/inst/idrck                                                                                                                                           |   279 |    65 |    no |
|     7 | i_ctp7_ttc/i_ctp7_ttc_clocks/i_bufg_clk_40                                                                                                                  | i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i                                                                                                                        |   381 |   104 |    no |
|     8 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].gen_gth_3p2g_txuserclk.gen_gth_3p2g_txuserclk_master.i_bufg_3p2g_tx_outclk                                 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0]                                                                                                      |  1027 |   299 |    no |
|     9 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkout0_buf                         | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0]           |  1152 |   314 |    no |
|    10 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK           |  1180 |   401 |    no |
|    11 | i_v7_bd/clk_wiz_0/inst/clkout2_buf                                                                                                                          | i_v7_bd/clk_wiz_0/inst/clk_out2                                                                                                                              | 36048 | 10376 |    no |
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+


+-------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+-------+
|       |                                                                    |                                                          |   Num Loads  |       |
+-------+--------------------------------------------------------------------+----------------------------------------------------------+------+-------+-------+
| Index | BUFH Cell                                                          | Net Name                                                 | BELs | Sites | Fixed |
+-------+--------------------------------------------------------------------+----------------------------------------------------------+------+-------+-------+
|     1 | i_v7_bd/clk_wiz_0/inst/clkout1_buf_en                              | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk |    8 |     1 |    no |
|     2 | i_v7_bd/clk_wiz_0/inst/clkout2_buf_en                              | i_v7_bd/clk_wiz_0/inst/clk_out2_v7_bd_clk_wiz_0_0_en_clk |    8 |     1 |    no |
|     3 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12] |   61 |    16 |    no |
|     4 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14] |   61 |    16 |    no |
|     5 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15] |   61 |    16 |    no |
|     6 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16] |   61 |    16 |    no |
|     7 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17] |   61 |    16 |    no |
|     8 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18] |   61 |    16 |    no |
|     9 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19] |   61 |    17 |    no |
|    10 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20] |   61 |    17 |    no |
|    11 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21] |   61 |    16 |    no |
|    12 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22] |   61 |    16 |    no |
|    13 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23] |   61 |    17 |    no |
|    14 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24] |   61 |    16 |    no |
|    15 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25] |   61 |    16 |    no |
|    16 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26] |   61 |    17 |    no |
|    17 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27] |   61 |    17 |    no |
|    18 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28] |   61 |    16 |    no |
|    19 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29] |   61 |    16 |    no |
|    20 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30] |   61 |    16 |    no |
|    21 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31] |   61 |    17 |    no |
|    22 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32] |   61 |    16 |    no |
|    23 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33] |   61 |    17 |    no |
|    24 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34] |   61 |    18 |    no |
|    25 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35] |   61 |    16 |    no |
|    26 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]  |  125 |    33 |    no |
|    27 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10] |  125 |    32 |    no |
|    28 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11] |  125 |    32 |    no |
|    29 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]  |  125 |    32 |    no |
|    30 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]  |  125 |    33 |    no |
|    31 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]  |  125 |    32 |    no |
|    32 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]  |  125 |    32 |    no |
|    33 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]  |  125 |    32 |    no |
|    34 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]  |  125 |    32 |    no |
|    35 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]  |  125 |    32 |    no |
|    36 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]  |  125 |    33 |    no |
|    37 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13] |  506 |   102 |    no |
|    38 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk  | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]  |  793 |   234 |    no |
+-------+--------------------------------------------------------------------+----------------------------------------------------------+------+-------+-------+


+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                                                                         |                                                                                                                                                         |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                                                                                                                                               | Net Name                                                                                                                                                | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | i_ctp7_ttc/i_ctp7_ttc_clocks/mmcm_adv_inst                                                                                                                              | i_ctp7_ttc/i_ctp7_ttc_clocks/s_clk_40                                                                                                                   |    1 |     1 |    no |
|     2 | i_ctp7_ttc/i_ctp7_ttc_clocks/mmcm_adv_inst                                                                                                                              | i_ctp7_ttc/i_ctp7_ttc_clocks/s_clkfbout                                                                                                                 |    1 |     1 |    no |
|     3 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/mmcm_adv_inst                                   | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkfbout                        |    1 |     1 |    no |
|     4 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/mmcm_adv_inst                                   | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkout0                         |    1 |     1 |    no |
|     5 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |    1 |     1 |    no |
|     6 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |    1 |     1 |    no |
|     7 | i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst                                                                                                                                    | i_v7_bd/clk_wiz_0/inst/clkfbout_v7_bd_clk_wiz_0_0                                                                                                       |    1 |     1 |    no |
|     8 | i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst                                                                                                                                    | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0                                                                                                       |    2 |     2 |    no |
|     9 | i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst                                                                                                                                    | i_v7_bd/clk_wiz_0/inst/clk_out2_v7_bd_clk_wiz_0_0                                                                                                       |    2 |     2 |    no |
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                                                                                  |                                                                                                                                                             |   Num Loads  |       |
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                                                                                                                                                    | Net Name                                                                                                                                                    | BELs | Sites | Fixed |
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | i_ctp7_ttc/i_ctp7_ttc_clocks/i_ibufgds_clk_40_ttc                                                                                                                                | i_ctp7_ttc/i_ctp7_ttc_clocks/s_clk_40_ttc_ibufds                                                                                                            |    1 |     1 |   yes |
|     2 | i_gth_wrapper/gen_gth_single[0].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[0].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[0][rxoutclk]                                                            |    1 |     1 |   yes |
|     3 | i_gth_wrapper/gen_gth_single[10].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[10].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[10][rxoutclk]                                                          |    1 |     1 |   yes |
|     4 | i_gth_wrapper/gen_gth_single[11].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[11].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[11][rxoutclk]                                                          |    1 |     1 |   yes |
|     5 | i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[12][rxoutclk]                                                          |    1 |     1 |   yes |
|     6 | i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[13][rxoutclk]                                                          |    1 |     1 |   yes |
|     7 | i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[14][rxoutclk]                                                          |    1 |     1 |   yes |
|     8 | i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[15][rxoutclk]                                                          |    1 |     1 |   yes |
|     9 | i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[16][rxoutclk]                                                          |    1 |     1 |   yes |
|    10 | i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[17][rxoutclk]                                                          |    1 |     1 |   yes |
|    11 | i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[18][rxoutclk]                                                          |    1 |     1 |   yes |
|    12 | i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[19][rxoutclk]                                                          |    1 |     1 |   yes |
|    13 | i_gth_wrapper/gen_gth_single[1].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[1].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[1][rxoutclk]                                                            |    1 |     1 |   yes |
|    14 | i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[20][rxoutclk]                                                          |    1 |     1 |   yes |
|    15 | i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[21][rxoutclk]                                                          |    1 |     1 |   yes |
|    16 | i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[22][rxoutclk]                                                          |    1 |     1 |   yes |
|    17 | i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[23][rxoutclk]                                                          |    1 |     1 |   yes |
|    18 | i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[24][rxoutclk]                                                          |    1 |     1 |   yes |
|    19 | i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[25][rxoutclk]                                                          |    1 |     1 |   yes |
|    20 | i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[26][rxoutclk]                                                          |    1 |     1 |   yes |
|    21 | i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[27][rxoutclk]                                                          |    1 |     1 |   yes |
|    22 | i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[28][rxoutclk]                                                          |    1 |     1 |   yes |
|    23 | i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[29][rxoutclk]                                                          |    1 |     1 |   yes |
|    24 | i_gth_wrapper/gen_gth_single[2].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[2].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[2][rxoutclk]                                                            |    1 |     1 |   yes |
|    25 | i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[30][rxoutclk]                                                          |    1 |     1 |   yes |
|    26 | i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[31][rxoutclk]                                                          |    1 |     1 |   yes |
|    27 | i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[32][rxoutclk]                                                          |    1 |     1 |   yes |
|    28 | i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[33][rxoutclk]                                                          |    1 |     1 |   yes |
|    29 | i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[34][rxoutclk]                                                          |    1 |     1 |   yes |
|    30 | i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2                                                                                                          | i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[35][rxoutclk]                                                          |    1 |     1 |   yes |
|    31 | i_gth_wrapper/gen_gth_single[3].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[3].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[3][rxoutclk]                                                            |    1 |     1 |   yes |
|    32 | i_gth_wrapper/gen_gth_single[4].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[4].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[4][rxoutclk]                                                            |    1 |     1 |   yes |
|    33 | i_gth_wrapper/gen_gth_single[5].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[5].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[5][rxoutclk]                                                            |    1 |     1 |   yes |
|    34 | i_gth_wrapper/gen_gth_single[6].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[6].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[6][rxoutclk]                                                            |    1 |     1 |   yes |
|    35 | i_gth_wrapper/gen_gth_single[7].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[7].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[7][rxoutclk]                                                            |    1 |     1 |   yes |
|    36 | i_gth_wrapper/gen_gth_single[8].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[8].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[8][rxoutclk]                                                            |    1 |     1 |   yes |
|    37 | i_gth_wrapper/gen_gth_single[9].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2                                                                                                           | i_gth_wrapper/gen_gth_single[9].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[9][rxoutclk]                                                            |    1 |     1 |   yes |
|    38 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg |    1 |     1 |   yes |
|    39 | i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds                                                                                                                                            | i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0                                                                                                            |    1 |     1 |   yes |
|    40 | i_gth_wrapper/i_gth_clk_bufs/gen_ibufds_F_clk_gte2[0].i_ibufds_F_0                                                                                                               | i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[0]                                                                                                                |    4 |     4 |   yes |
|    41 | i_gth_wrapper/i_gth_clk_bufs/gen_ibufds_F_clk_gte2[3].i_ibufds_F_0                                                                                                               | i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[3]                                                                                                                |    8 |     8 |   yes |
|    42 | i_gth_wrapper/i_gth_clk_bufs/gen_ibufds_F_clk_gte2[1].i_ibufds_F_0                                                                                                               | i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[1]                                                                                                                |   12 |    12 |   yes |
|    43 | i_gth_wrapper/i_gth_clk_bufs/gen_ibufds_F_clk_gte2[2].i_ibufds_F_0                                                                                                               | i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[2]                                                                                                                |   12 |    12 |   yes |
|    44 | i_396                                                                                                                                                                            | oh_reg_request_arr[6][axi_reg_clk]                                                                                                                          |  638 |   157 |    no |
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |       FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |  Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y0              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  1694 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y1              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  6043 | 44400 | 2067 |  9900 |    1 |   150 |    2 |    75 |    0 |   220 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y2              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  6716 | 44400 | 1430 |  9900 |    1 |   150 |    1 |    75 |    0 |   220 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y3              |   10 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 11662 | 46400 | 2052 | 10200 |    1 |   160 |   25 |    80 |    0 |   220 |
| X0Y4              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 37600 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y4              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  5814 | 44400 |   65 |  9900 |    0 |   150 |    4 |    75 |    0 |   220 |
| X0Y5              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   816 | 37600 |   16 |  7400 |    1 |   140 |    0 |    70 |    0 |   140 |
| X1Y5              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  1477 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y6              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |   15 |    50 |   16 |    50 |   439 | 42400 |    2 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y6              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  1441 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y7              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    1 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y7              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  1412 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y8              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y8              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  1421 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y9              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    16 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y9              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                      Clock Net Name                     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------+
| BUFH        |     ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0] |
| BUFH        |     ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1] |
| BUFH        |     ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2] |
| BUFH        |     ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3] |
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       8 |         0 |       0 |       0 |  140 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0] |
| BUFGCTRL    | BUFHCE_X1Y9 |   no  |         0 |        0 |       8 |         0 |       0 |       0 | 1058 |     0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                      Clock Net Name                     |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------+
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4] |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5] |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7] |
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       8 |         0 |       0 |       0 |  172 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0] |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         3 |       0 |       0 |  736 |    53 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6] |
| BUFGCTRL    | BUFHCE_X1Y21 |   no  |         0 |        0 |       8 |         3 |       0 |       0 | 4763 |  2014 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------+


10. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                      Clock Net Name                      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------+
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10] |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11] |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]  |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  124 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]  |
| BUFG        | BUFHCE_X1Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  152 |    24 |        0 | dbg_hub/inst/idrck                                       |
| BUFG        | BUFHCE_X1Y33 |   no  |         0 |        0 |       8 |         2 |       0 |       0 |  644 |    45 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0]  |
| BUFGCTRL    | BUFHCE_X1Y26 |   no  |         0 |        0 |       8 |         2 |       0 |       0 | 5424 |  1361 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                          |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------+


11. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |   FFs | LUTMs | DSP48E1s |                                                                   Clock Net Name                                                                   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y45 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |     1 |     0 |        0 | dbg_hub/inst/UPDATE_temp                                                                                                                           |
| BUFG        | BUFHCE_X1Y38 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    12 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0]                                                                                            |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |    60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |    60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |    60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]                                                                                           |
| BUFG        | BUFHCE_X1Y44 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   103 |     0 |        0 | dbg_hub/inst/idrck                                                                                                                                 |
| BUFG        | BUFHCE_X1Y41 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   149 |     1 |        0 | i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i                                                                                                              |
| BUFG        | BUFHCE_X1Y39 |   no  |         0 |        0 |       8 |         0 |       0 |       0 |   188 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0] |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         2 |       0 |       0 |   455 |    48 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]                                                                                           |
| BUFGCTRL    | BUFHCE_X1Y40 |   no  |         0 |        0 |       8 |        47 |       0 |       0 | 10039 |  1904 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                                                                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                Clock Net Name                |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------+
| BUFG        | BUFHCE_X0Y48 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | i_ctp7_ttc/i_ctp7_ttc_clocks/s_clkfbout_bufg |
| BUFGCTRL    | BUFHCE_X0Y56 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2              |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------+


13. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                                   Clock Net Name                                                                   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]                                                                                           |
| BUFG        | BUFHCE_X1Y50 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  137 |    32 |        0 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |
| BUFG        | BUFHCE_X1Y56 |   no  |         0 |        0 |       8 |         0 |       0 |       0 |  188 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0] |
| BUFG        | BUFHCE_X1Y51 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  229 |     0 |        0 | i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i                                                                                                              |
| BUFGCTRL    | BUFHCE_X1Y57 |   no  |         0 |        0 |       8 |         8 |       0 |       0 | 5020 |    33 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                                                                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


14. Net wise resources used in clock region X0Y5
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                   Clock Net Name                                                                   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCTRL    | BUFHCE_X0Y68 |   no  |         0 |        0 |       0 |         1 |       0 |       0 | 293 |    16 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                                                                                                                    |
| BUFG        | BUFHCE_X0Y69 |   no  |         0 |        0 |       0 |         1 |       0 |       0 | 523 |     0 |        0 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


15. Net wise resources used in clock region X1Y5
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                                   Clock Net Name                                                                   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y63 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    1 |     0 |        0 | i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i                                                                                                              |
| BUFG        | BUFHCE_X1Y62 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    5 |     0 |        0 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]                                                                                           |
| BUFG        | BUFHCE_X1Y68 |   no  |         0 |        0 |       8 |         0 |       0 |       0 |  188 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0] |
| BUFGCTRL    | BUFHCE_X1Y69 |   no  |         0 |        0 |       8 |         0 |       0 |       0 | 1043 |     0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                                                                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


16. Net wise resources used in clock region X0Y6
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                        Clock Net Name                                                                        |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y72 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout_bufg |
| BUFGCTRL    | BUFHCE_X0Y80 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   5 |     0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                                                                                                                              |
| BUFG        | BUFHCE_X0Y83 |   no  |         0 |        0 |       0 |         0 |      15 |      16 | 434 |     2 |        0 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK           |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


17. Net wise resources used in clock region X1Y6
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                                   Clock Net Name                                                                   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]                                                                                           |
| BUFG        | BUFHCE_X1Y80 |   no  |         0 |        0 |       8 |         0 |       0 |       0 |  188 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0] |
| BUFGCTRL    | BUFHCE_X1Y81 |   no  |         0 |        0 |       8 |         0 |       0 |       0 | 1013 |     0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                                                                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


18. Net wise resources used in clock region X0Y7
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |             Clock Net Name            |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| BUFG        | BUFHCE_X0Y95 |   no  |         0 |        0 |       0 |         0 |       1 |       0 |   0 |     0 |        0 | i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+


19. Net wise resources used in clock region X1Y7
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                   Clock Net Name                                                                   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]                                                                                           |
| BUFH        |      ---     |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]                                                                                           |
| BUFG        | BUFHCE_X1Y92 |   no  |         0 |        0 |       8 |         0 |       0 |       0 | 188 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0] |
| BUFGCTRL    | BUFHCE_X1Y93 |   no  |         0 |        0 |       8 |         0 |       0 |       0 | 984 |     0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                                                                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


20. Net wise resources used in clock region X1Y8
------------------------------------------------

+-------------+---------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site   | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                   Clock Net Name                                                                   |
+-------------+---------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFH        |      ---      |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]                                                                                           |
| BUFH        |      ---      |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]                                                                                           |
| BUFH        |      ---      |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]                                                                                           |
| BUFH        |      ---      |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  60 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]                                                                                           |
| BUFG        | BUFHCE_X1Y104 |   no  |         0 |        0 |       8 |         0 |       0 |       0 | 188 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0] |
| BUFGCTRL    | BUFHCE_X1Y105 |   no  |         0 |        0 |       8 |         0 |       0 |       0 | 993 |     0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2                                                                                                                    |
+-------------+---------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


21. Net wise resources used in clock region X0Y9
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                      Clock Net Name                      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------+
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk |
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out2_v7_bd_clk_wiz_0_0_en_clk |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------+


22. Net wise resources used in clock region X1Y9
------------------------------------------------

+-------------+---------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site   | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                         Clock Net Name                                                         |
+-------------+---------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y108 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkin1 |
+-------------+---------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update]
set_property LOC BUFGCTRL_X0Y16 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon]
set_property LOC BUFGCTRL_X0Y3 [get_cells i_ctp7_ttc/i_ctp7_ttc_clocks/i_bufg_clk_40]
set_property LOC BUFGCTRL_X0Y2 [get_cells i_ctp7_ttc/i_ctp7_ttc_clocks/i_bufg_clk_fb]
set_property LOC BUFGCTRL_X0Y1 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].gen_gth_3p2g_txuserclk.gen_gth_3p2g_txuserclk_master.i_bufg_3p2g_tx_outclk]
set_property LOC BUFGCTRL_X0Y27 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkout0_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkin1_buf]
set_property LOC BUFGCTRL_X0Y28 [get_cells i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst]
set_property LOC BUFGCTRL_X0Y29 [get_cells i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst]
set_property LOC BUFGCTRL_X0Y31 [get_cells i_v7_bd/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y30 [get_cells i_v7_bd/clk_wiz_0/inst/clkout2_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y4 [get_cells i_ctp7_ttc/i_ctp7_ttc_clocks/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y9 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y6 [get_cells i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y9 [get_cells i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X1Y0 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y35 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y34 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y36 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y37 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y47 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y46 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y48 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y49 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y59 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y58 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y1 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y60 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y61 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y71 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y70 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y72 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y73 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y83 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y82 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y84 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y85 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y11 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y95 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y94 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y96 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y97 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y107 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y106 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y10 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y12 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y13 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y23 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y22 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y24 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y25 [get_cells i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk]
set_property LOC BUFHCE_X0Y108 [get_cells i_v7_bd/clk_wiz_0/inst/clkout1_buf_en]
set_property LOC BUFHCE_X0Y109 [get_cells i_v7_bd/clk_wiz_0/inst/clkout2_buf_en]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y326 [get_ports axi_c2c_zynq_to_v7_clk]
set_property LOC IOB_X0Y475 [get_ports clk_200_diff_in_clk_n]
set_property LOC IOB_X0Y476 [get_ports clk_200_diff_in_clk_p]
set_property LOC IOB_X0Y223 [get_ports clk_40_ttc_n_i]
set_property LOC IOB_X0Y224 [get_ports clk_40_ttc_p_i]

# Clock net "dbg_hub/inst/UPDATE_temp" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/UPDATE_temp}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/UPDATE_temp}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/UPDATE_temp"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/UPDATE_temp}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/idrck}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/idrck}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/idrck}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i" driven by instance "i_ctp7_ttc/i_ctp7_ttc_clocks/i_bufg_clk_40" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i}
add_cells_to_pblock [get_pblocks  {CLKAG_i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i"}]]]
resize_pblock [get_pblocks {CLKAG_i_ctp7_ttc/i_ctp7_ttc_clocks/clk_40_i}] -add {CLOCKREGION_X0Y7:CLOCKREGION_X0Y7 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk" located at site "BUFHCE_X1Y0"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk" located at site "BUFHCE_X1Y35"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk" located at site "BUFHCE_X1Y34"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk" located at site "BUFHCE_X1Y36"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk" located at site "BUFHCE_X1Y37"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk" located at site "BUFHCE_X1Y47"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk" located at site "BUFHCE_X1Y46"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk" located at site "BUFHCE_X1Y48"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk" located at site "BUFHCE_X1Y49"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk" located at site "BUFHCE_X1Y59"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk" located at site "BUFHCE_X1Y58"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk" located at site "BUFHCE_X1Y1"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk" located at site "BUFHCE_X1Y60"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk" located at site "BUFHCE_X1Y61"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk" located at site "BUFHCE_X1Y71"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk" located at site "BUFHCE_X1Y70"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk" located at site "BUFHCE_X1Y72"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk" located at site "BUFHCE_X1Y73"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk" located at site "BUFHCE_X1Y83"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk" located at site "BUFHCE_X1Y82"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk" located at site "BUFHCE_X1Y84"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk" located at site "BUFHCE_X1Y85"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk" located at site "BUFHCE_X1Y11"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk" located at site "BUFHCE_X1Y95"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk" located at site "BUFHCE_X1Y94"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk" located at site "BUFHCE_X1Y96"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk" located at site "BUFHCE_X1Y97"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk" located at site "BUFHCE_X1Y107"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk" located at site "BUFHCE_X1Y106"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk" located at site "BUFHCE_X1Y10"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk" located at site "BUFHCE_X1Y12"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk" located at site "BUFHCE_X1Y13"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk" located at site "BUFHCE_X1Y23"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk" located at site "BUFHCE_X1Y22"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk" located at site "BUFHCE_X1Y24"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk" located at site "BUFHCE_X1Y25"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].gen_gth_3p2g_txuserclk.gen_gth_3p2g_txuserclk_master.i_bufg_3p2g_tx_outclk" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/clk_gth_tx_usrclk_arr_o[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkout0_buf" located at site "BUFGCTRL_X0Y27"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clk_gth_tx_usrclk_arr_o[0]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[0]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_ibufds_F_clk_gte2[0].i_ibufds_F_0" located at site "IBUFDS_GTE2_X1Y16"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[0]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[0]}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[1]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_ibufds_F_clk_gte2[1].i_ibufds_F_0" located at site "IBUFDS_GTE2_X1Y12"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[1]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[1]}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[2]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_ibufds_F_clk_gte2[2].i_ibufds_F_0" located at site "IBUFDS_GTE2_X1Y6"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[2]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[2]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[2]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[2]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[3]" driven by instance "i_gth_wrapper/i_gth_clk_bufs/gen_ibufds_F_clk_gte2[3].i_ibufds_F_0" located at site "IBUFDS_GTE2_X1Y2"
#startgroup
create_pblock {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[3]}
add_cells_to_pblock [get_pblocks  {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[3]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[3]"}]]]
resize_pblock [get_pblocks {CLKAG_i_gth_wrapper/i_gth_clk_bufs/refclk_F_0_o[3]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK" driven by instance "i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst" located at site "BUFGCTRL_X0Y28"
#startgroup
create_pblock {CLKAG_i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK}] -add {CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "i_v7_bd/clk_wiz_0/inst/clk_out1" driven by instance "i_v7_bd/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y31"
#startgroup
create_pblock {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk" driven by instance "i_v7_bd/clk_wiz_0/inst/clkout1_buf_en" located at site "BUFHCE_X0Y108"
#startgroup
create_pblock {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk}] -add {CLOCKREGION_X0Y9:CLOCKREGION_X0Y9}
#endgroup

# Clock net "i_v7_bd/clk_wiz_0/inst/clk_out2" driven by instance "i_v7_bd/clk_wiz_0/inst/clkout2_buf" located at site "BUFGCTRL_X0Y30"
#startgroup
create_pblock {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out2}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=i_ctp7_ttc/i_ctp7_ttc_clocks/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/clk_wiz_0/inst/clk_out2"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out2}] -add {CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "i_v7_bd/clk_wiz_0/inst/clk_out2_v7_bd_clk_wiz_0_0_en_clk" driven by instance "i_v7_bd/clk_wiz_0/inst/clkout2_buf_en" located at site "BUFHCE_X0Y109"
#startgroup
create_pblock {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out2_v7_bd_clk_wiz_0_0_en_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out2_v7_bd_clk_wiz_0_0_en_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/clk_wiz_0/inst/clk_out2_v7_bd_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out2_v7_bd_clk_wiz_0_0_en_clk}] -add {CLOCKREGION_X0Y9:CLOCKREGION_X0Y9}
#endgroup

# Clock net "oh_reg_request_arr[6][axi_reg_clk]" driven by instance "i_396" located at site "SLICE_X193Y183"
#startgroup
create_pblock {CLKAG_oh_reg_request_arr[6][axi_reg_clk]}
add_cells_to_pblock [get_pblocks  {CLKAG_oh_reg_request_arr[6][axi_reg_clk]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="oh_reg_request_arr[6][axi_reg_clk]"}]]]
resize_pblock [get_pblocks {CLKAG_oh_reg_request_arr[6][axi_reg_clk]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
