{"vcs1":{"timestamp_begin":1764172426.468083520, "rt":8.25, "ut":7.50, "st":0.16}}
{"vcselab":{"timestamp_begin":1764172434.769523878, "rt":0.37, "ut":0.23, "st":0.05}}
{"link":{"timestamp_begin":1764172435.183253654, "rt":0.71, "ut":0.16, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1764172426.153344264}
{"VCS_COMP_START_TIME": 1764172426.153344264}
{"VCS_COMP_END_TIME": 1764172435.947512573}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -f filelist.f -l comp.log"}
{"vcs1": {"peak_mem": 291066}}
{"stitch_vcselab": {"peak_mem": 291178}}
