Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 14 12:23:14 2023
| Host         : Seven running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file micro_computer_control_sets_placed.rpt
| Design       : micro_computer
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             186 |           72 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              80 |           47 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal       |                           Enable Signal                           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  divisor_counter_BUFG[20] | arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]_3[0] | reset_IBUF       |                5 |             16 |         3.20 |
|  divisor_counter_BUFG[20] | arquitecture/control_unit/E[0]                                    | reset_IBUF       |               23 |             32 |         1.39 |
| ~divisor_counter_BUFG[20] | arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]_2[0] | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG            |                                                                   | reset_IBUF       |               12 |             42 |         3.50 |
|  divisor_counter_BUFG[20] | arquitecture/control_unit/reg_output_reg[8]_0                     |                  |               20 |             80 |         4.00 |
|  divisor_counter_BUFG[20] | arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]_1    |                  |               20 |             80 |         4.00 |
|  divisor_counter_BUFG[20] | arquitecture/control_unit/main_reg_write                          |                  |               12 |             96 |         8.00 |
|  divisor_counter_BUFG[20] | arquitecture/control_unit/reg_output_reg[8]                       |                  |               32 |            128 |         4.00 |
|  divisor_counter_BUFG[20] | arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]_0    |                  |               32 |            128 |         4.00 |
|  divisor_counter_BUFG[20] |                                                                   | reset_IBUF       |               60 |            144 |         2.40 |
+---------------------------+-------------------------------------------------------------------+------------------+------------------+----------------+--------------+


