CKID0001:@|S:PID_33.PLL.Core@|E:PID_33.PWM_TX.off_reg[31]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:PID_33.PLL.Core@|E:PID_33.SPI.SPI_RDYSIG.sig_prev@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002 
CKID0003:@|S:clk@|E:CG.k_pfb[11]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
