<profile>

<section name = "Vivado HLS Report for 'data_HNN_SPP'" level="0">
<item name = "Date">Mon Jul 19 19:34:24 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">data_HNN_SPP</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.442 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">91, 91, 0.910 us, 0.910 us, 91, 91, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1848, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 12, 1460, 2733, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1392, -</column>
<column name="Register">-, -, 1148, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, 2, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="data_HNN_SPP_CRTL_BUS_s_axi_U">data_HNN_SPP_CRTL_BUS_s_axi, 0, 0, 74, 104, 0</column>
<column name="data_HNN_SPP_faddbkb_U1">data_HNN_SPP_faddbkb, 0, 2, 205, 390, 0</column>
<column name="data_HNN_SPP_fdivdEe_U3">data_HNN_SPP_fdivdEe, 0, 0, 761, 994, 0</column>
<column name="data_HNN_SPP_fexpeOg_U4">data_HNN_SPP_fexpeOg, 0, 7, 277, 924, 0</column>
<column name="data_HNN_SPP_fmulcud_U2">data_HNN_SPP_fmulcud, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="xor_ln27_10_fu_1598_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_11_fu_1613_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_12_fu_1628_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_13_fu_1643_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_14_fu_1658_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_15_fu_1673_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_16_fu_1688_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_17_fu_1703_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_18_fu_1718_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_19_fu_1733_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_1_fu_1463_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_20_fu_1748_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_21_fu_1763_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_22_fu_1778_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_23_fu_1793_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_24_fu_1808_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_25_fu_1823_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_26_fu_1838_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_27_fu_1853_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_28_fu_1868_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_29_fu_1883_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_2_fu_1478_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_30_fu_1898_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_31_fu_1913_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_32_fu_1928_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_33_fu_1943_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_34_fu_1958_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_35_fu_1973_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_36_fu_1988_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_37_fu_2003_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_38_fu_2018_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_39_fu_2033_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_3_fu_1493_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_40_fu_2048_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_41_fu_2063_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_42_fu_2078_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_43_fu_2093_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_44_fu_2108_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_45_fu_2123_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_46_fu_2138_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_47_fu_2153_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_48_fu_2168_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_49_fu_2183_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_4_fu_1508_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_50_fu_2198_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_51_fu_2213_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_52_fu_2228_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_53_fu_2243_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_54_fu_2258_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_55_fu_2273_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_5_fu_1523_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_6_fu_1538_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_7_fu_1553_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_8_fu_1568_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_9_fu_1583_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln27_fu_1448_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="U_1_Addr_A_orig">245, 57, 32, 1824</column>
<column name="V_Addr_A_orig">293, 65, 32, 2080</column>
<column name="V_Din_A">15, 3, 32, 96</column>
<column name="V_WEN_A">9, 2, 4, 8</column>
<column name="ap_NS_fsm">405, 93, 1, 93</column>
<column name="grp_fu_1265_p0">33, 6, 32, 192</column>
<column name="grp_fu_1270_p0">245, 57, 32, 1824</column>
<column name="grp_fu_1270_p1">15, 3, 32, 96</column>
<column name="grp_fu_1275_p1">85, 17, 32, 544</column>
<column name="grp_fu_1280_p1">47, 10, 32, 320</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">92, 0, 92, 0</column>
<column name="l_read_reg_2299">32, 0, 32, 0</column>
<column name="reg_1285">32, 0, 32, 0</column>
<column name="reg_1289">32, 0, 32, 0</column>
<column name="reg_1294">32, 0, 32, 0</column>
<column name="reg_1299">32, 0, 32, 0</column>
<column name="reg_1304">32, 0, 32, 0</column>
<column name="reg_1309">32, 0, 32, 0</column>
<column name="reg_1314">32, 0, 32, 0</column>
<column name="reg_1319">32, 0, 32, 0</column>
<column name="reg_1324">32, 0, 32, 0</column>
<column name="reg_1329">32, 0, 32, 0</column>
<column name="reg_1334">32, 0, 32, 0</column>
<column name="reg_1339">32, 0, 32, 0</column>
<column name="reg_1344">32, 0, 32, 0</column>
<column name="reg_1349">32, 0, 32, 0</column>
<column name="reg_1354">32, 0, 32, 0</column>
<column name="reg_1359">32, 0, 32, 0</column>
<column name="reg_1364">32, 0, 32, 0</column>
<column name="reg_1369">32, 0, 32, 0</column>
<column name="reg_1374">32, 0, 32, 0</column>
<column name="reg_1379">32, 0, 32, 0</column>
<column name="reg_1384">32, 0, 32, 0</column>
<column name="reg_1389">32, 0, 32, 0</column>
<column name="reg_1394">32, 0, 32, 0</column>
<column name="reg_1399">32, 0, 32, 0</column>
<column name="reg_1404">32, 0, 32, 0</column>
<column name="reg_1409">32, 0, 32, 0</column>
<column name="reg_1414">32, 0, 32, 0</column>
<column name="reg_1419">32, 0, 32, 0</column>
<column name="reg_1424">32, 0, 32, 0</column>
<column name="reg_1429">32, 0, 32, 0</column>
<column name="reg_1434">32, 0, 32, 0</column>
<column name="reg_1439">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 5, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 5, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, data_HNN_SPP, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, data_HNN_SPP, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, data_HNN_SPP, return value</column>
<column name="V_Addr_A">out, 32, bram, V, array</column>
<column name="V_EN_A">out, 1, bram, V, array</column>
<column name="V_WEN_A">out, 4, bram, V, array</column>
<column name="V_Din_A">out, 32, bram, V, array</column>
<column name="V_Dout_A">in, 32, bram, V, array</column>
<column name="V_Clk_A">out, 1, bram, V, array</column>
<column name="V_Rst_A">out, 1, bram, V, array</column>
<column name="U_1_Addr_A">out, 32, bram, U_1, array</column>
<column name="U_1_EN_A">out, 1, bram, U_1, array</column>
<column name="U_1_WEN_A">out, 4, bram, U_1, array</column>
<column name="U_1_Din_A">out, 32, bram, U_1, array</column>
<column name="U_1_Dout_A">in, 32, bram, U_1, array</column>
<column name="U_1_Clk_A">out, 1, bram, U_1, array</column>
<column name="U_1_Rst_A">out, 1, bram, U_1, array</column>
</table>
</item>
</section>
</profile>
