<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › intel_mid_dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>intel_mid_dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  intel_mid_dma.c - Intel Langwell DMA Drivers</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008-10 Intel Corp</span>
<span class="cm"> *  Author: Vinod Koul &lt;vinod.koul@intel.com&gt;</span>
<span class="cm"> *  The driver design is based on dw_dmac driver</span>
<span class="cm"> *  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> *  WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> *  General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.</span>
<span class="cm"> *</span>
<span class="cm"> * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/pm_runtime.h&gt;</span>
<span class="cp">#include &lt;linux/intel_mid_dma.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &quot;dmaengine.h&quot;</span>

<span class="cp">#define MAX_CHAN	4 </span><span class="cm">/*max ch across controllers*/</span><span class="cp"></span>
<span class="cp">#include &quot;intel_mid_dma_regs.h&quot;</span>

<span class="cp">#define INTEL_MID_DMAC1_ID		0x0814</span>
<span class="cp">#define INTEL_MID_DMAC2_ID		0x0813</span>
<span class="cp">#define INTEL_MID_GP_DMAC2_ID		0x0827</span>
<span class="cp">#define INTEL_MFLD_DMAC1_ID		0x0830</span>
<span class="cp">#define LNW_PERIPHRAL_MASK_BASE		0xFFAE8008</span>
<span class="cp">#define LNW_PERIPHRAL_MASK_SIZE		0x10</span>
<span class="cp">#define LNW_PERIPHRAL_STATUS		0x0</span>
<span class="cp">#define LNW_PERIPHRAL_MASK		0x8</span>

<span class="k">struct</span> <span class="n">intel_mid_dma_probe_info</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">max_chan</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ch_base</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">block_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pimr_mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define INFO(_max_chan, _ch_base, _block_size, _pimr_mask) \</span>
<span class="cp">	((kernel_ulong_t)&amp;(struct intel_mid_dma_probe_info) {	\</span>
<span class="cp">		.max_chan = (_max_chan),			\</span>
<span class="cp">		.ch_base = (_ch_base),				\</span>
<span class="cp">		.block_size = (_block_size),			\</span>
<span class="cp">		.pimr_mask = (_pimr_mask),			\</span>
<span class="cp">	})</span>

<span class="cm">/*****************************************************************************</span>
<span class="cm">Utility Functions*/</span>
<span class="cm">/**</span>
<span class="cm"> * get_ch_index	-	convert status to channel</span>
<span class="cm"> * @status: status mask</span>
<span class="cm"> * @base: dma ch base value</span>
<span class="cm"> *</span>
<span class="cm"> * Modify the status mask and return the channel index needing</span>
<span class="cm"> * attention (or -1 if neither)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_ch_index</span><span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="n">status</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_CHAN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">base</span><span class="p">)))</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="o">*</span><span class="n">status</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">base</span><span class="p">));</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: index %d New status %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="o">*</span><span class="n">status</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * get_block_ts	-	calculates dma transaction length</span>
<span class="cm"> * @len: dma transfer length</span>
<span class="cm"> * @tx_width: dma transfer src width</span>
<span class="cm"> * @block_size: dma controller max block size</span>
<span class="cm"> *</span>
<span class="cm"> * Based on src width calculate the DMA trsaction length in data items</span>
<span class="cm"> * return data items or FFFF if exceeds max length for block</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_block_ts</span><span class="p">(</span><span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tx_width</span><span class="p">,</span> <span class="kt">int</span> <span class="n">block_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">byte_width</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">block_ts</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">tx_width</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA_SLAVE_BUSWIDTH_1_BYTE</span>:
		<span class="n">byte_width</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DMA_SLAVE_BUSWIDTH_2_BYTES</span>:
		<span class="n">byte_width</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DMA_SLAVE_BUSWIDTH_4_BYTES</span>:
	<span class="nl">default:</span>
		<span class="n">byte_width</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">block_ts</span> <span class="o">=</span> <span class="n">len</span><span class="o">/</span><span class="n">byte_width</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">block_ts</span> <span class="o">&gt;</span> <span class="n">block_size</span><span class="p">)</span>
		<span class="n">block_ts</span> <span class="o">=</span> <span class="mh">0xFFFF</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">block_ts</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*****************************************************************************</span>
<span class="cm">DMAC1 interrupt Functions*/</span>

<span class="cm">/**</span>
<span class="cm"> * dmac1_mask_periphral_intr -	mask the periphral interrupt</span>
<span class="cm"> * @mid: dma device for which masking is required</span>
<span class="cm"> *</span>
<span class="cm"> * Masks the DMA periphral interrupt</span>
<span class="cm"> * this is valid for DMAC1 family controllers only</span>
<span class="cm"> * This controller should have periphral mask registers already mapped</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dmac1_mask_periphral_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">mid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pimr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pimr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">mask_reg</span> <span class="o">+</span> <span class="n">LNW_PERIPHRAL_MASK</span><span class="p">);</span>
		<span class="n">pimr</span> <span class="o">|=</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">pimr</span><span class="p">,</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">mask_reg</span> <span class="o">+</span> <span class="n">LNW_PERIPHRAL_MASK</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * dmac1_unmask_periphral_intr -	unmask the periphral interrupt</span>
<span class="cm"> * @midc: dma channel for which masking is required</span>
<span class="cm"> *</span>
<span class="cm"> * UnMasks the DMA periphral interrupt,</span>
<span class="cm"> * this is valid for DMAC1 family controllers only</span>
<span class="cm"> * This controller should have periphral mask registers already mapped</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dmac1_unmask_periphral_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pimr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">mid</span> <span class="o">=</span> <span class="n">to_middma_device</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pimr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">mask_reg</span> <span class="o">+</span> <span class="n">LNW_PERIPHRAL_MASK</span><span class="p">);</span>
		<span class="n">pimr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">pimr</span><span class="p">,</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">mask_reg</span> <span class="o">+</span> <span class="n">LNW_PERIPHRAL_MASK</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * enable_dma_interrupt -	enable the periphral interrupt</span>
<span class="cm"> * @midc: dma channel for which enable interrupt is required</span>
<span class="cm"> *</span>
<span class="cm"> * Enable the DMA periphral interrupt,</span>
<span class="cm"> * this is valid for DMAC1 family controllers only</span>
<span class="cm"> * This controller should have periphral mask registers already mapped</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_dma_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dmac1_unmask_periphral_intr</span><span class="p">(</span><span class="n">midc</span><span class="p">);</span>

	<span class="cm">/*en ch interrupts*/</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">UNMASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_TFR</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">UNMASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_ERR</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * disable_dma_interrupt -	disable the periphral interrupt</span>
<span class="cm"> * @midc: dma channel for which disable interrupt is required</span>
<span class="cm"> *</span>
<span class="cm"> * Disable the DMA periphral interrupt,</span>
<span class="cm"> * this is valid for DMAC1 family controllers only</span>
<span class="cm"> * This controller should have periphral mask registers already mapped</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_dma_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*Check LPE PISR, make sure fwd is disabled*/</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_BLOCK</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_TFR</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_ERR</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*****************************************************************************</span>
<span class="cm">DMA channel helper Functions*/</span>
<span class="cm">/**</span>
<span class="cm"> * mid_desc_get		-	get a descriptor</span>
<span class="cm"> * @midc: dma channel for which descriptor is required</span>
<span class="cm"> *</span>
<span class="cm"> * Obtain a descriptor for the channel. Returns NULL if none are free.</span>
<span class="cm"> * Once the descriptor is returned it is private until put on another</span>
<span class="cm"> * list or freed</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="nf">midc_desc_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="n">ret</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">async_tx_test_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * mid_desc_put		-	put a descriptor</span>
<span class="cm"> * @midc: dma channel for which descriptor is required</span>
<span class="cm"> * @desc: descriptor to put</span>
<span class="cm"> *</span>
<span class="cm"> * Return a descriptor from lwn_desc_get back to the free pool</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">midc_desc_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cm">/**</span>
<span class="cm"> * midc_dostart		-		begin a DMA transaction</span>
<span class="cm"> * @midc: channel for which txn is to be started</span>
<span class="cm"> * @first: first descriptor of series</span>
<span class="cm"> *</span>
<span class="cm"> * Load a transaction into the engine. This must be called with midc-&gt;lock</span>
<span class="cm"> * held and bh disabled.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">midc_dostart</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="n">first</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">mid</span> <span class="o">=</span> <span class="n">to_middma_device</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>

	<span class="cm">/*  channel is idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">&amp;&amp;</span> <span class="n">test_ch_en</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*error*/</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA: channel is busy in start</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/* The tasklet will hopefully advance the queue... */</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">midc</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="cm">/*write registers and en*/</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">sar</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">+</span> <span class="n">SAR</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">dar</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">+</span> <span class="n">DAR</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">lli_phys</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">+</span> <span class="n">LLP</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">cfg_hi</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">+</span> <span class="n">CFG_HIGH</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">cfg_lo</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">+</span> <span class="n">CFG_LOW</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">ctl_lo</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">+</span> <span class="n">CTL_LOW</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">ctl_hi</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">+</span> <span class="n">CTL_HIGH</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:TX SAR %x,DAR %x,CFGL %x,CFGH %x,CTLH %x, CTLL %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">sar</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">first</span><span class="o">-&gt;</span><span class="n">dar</span><span class="p">,</span> <span class="n">first</span><span class="o">-&gt;</span><span class="n">cfg_hi</span><span class="p">,</span>
		<span class="n">first</span><span class="o">-&gt;</span><span class="n">cfg_lo</span><span class="p">,</span> <span class="n">first</span><span class="o">-&gt;</span><span class="n">ctl_hi</span><span class="p">,</span> <span class="n">first</span><span class="o">-&gt;</span><span class="n">ctl_lo</span><span class="p">);</span>
	<span class="n">first</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">DMA_IN_PROGRESS</span><span class="p">;</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">ENABLE_CHANNEL</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">DMA_CHAN_EN</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * midc_descriptor_complete	-	process completed descriptor</span>
<span class="cm"> * @midc: channel owning the descriptor</span>
<span class="cm"> * @desc: the descriptor itself</span>
<span class="cm"> *</span>
<span class="cm"> * Process a completed descriptor and perform any callbacks upon</span>
<span class="cm"> * the completion. The completion handling drops the lock during the</span>
<span class="cm"> * callbacks but must be called with the lock held.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">midc_descriptor_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
		<span class="n">__releases</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span> <span class="n">__acquires</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span>	<span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
	<span class="n">dma_async_tx_callback</span> <span class="n">callback_txd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_lli</span>	<span class="o">*</span><span class="n">llitem</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">param_txd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">dma_cookie_complete</span><span class="p">(</span><span class="n">txd</span><span class="p">);</span>
	<span class="n">callback_txd</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">callback</span><span class="p">;</span>
	<span class="n">param_txd</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">callback_param</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*clear the DONE bit of completed LLI in memory*/</span>
		<span class="n">llitem</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span> <span class="o">+</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">current_lli</span><span class="p">;</span>
		<span class="n">llitem</span><span class="o">-&gt;</span><span class="n">ctl_hi</span> <span class="o">&amp;=</span> <span class="n">CLEAR_DONE</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">current_lli</span> <span class="o">&lt;</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_length</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span>
			<span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">current_lli</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">current_lli</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">callback_txd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: TXD callback set ... calling</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">callback_txd</span><span class="p">(</span><span class="n">param_txd</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">raw_tfr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">DMA_SUCCESS</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pci_pool_free</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_pool</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">,</span>
						<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_phys</span><span class="p">);</span>
			<span class="n">pci_pool_destroy</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_pool</span><span class="p">);</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">list_move</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
		<span class="n">midc</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

<span class="p">}</span>
<span class="cm">/**</span>
<span class="cm"> * midc_scan_descriptors -		check the descriptors in channel</span>
<span class="cm"> *					mark completed when tx is completete</span>
<span class="cm"> * @mid: device</span>
<span class="cm"> * @midc: channel to scan</span>
<span class="cm"> *</span>
<span class="cm"> * Walk the descriptor chain for the device and process any entries</span>
<span class="cm"> * that are complete.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">midc_scan_descriptors</span><span class="p">(</span><span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">mid</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">*</span><span class="n">_desc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*tx is complete*/</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="n">DMA_IN_PROGRESS</span><span class="p">)</span>
			<span class="n">midc_descriptor_complete</span><span class="p">(</span><span class="n">midc</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cm">/**</span>
<span class="cm"> * midc_lli_fill_sg -		Helper function to convert</span>
<span class="cm"> *				SG list to Linked List Items.</span>
<span class="cm"> *@midc: Channel</span>
<span class="cm"> *@desc: DMA descriptor</span>
<span class="cm"> *@sglist: Pointer to SG list</span>
<span class="cm"> *@sglen: SG list length</span>
<span class="cm"> *@flags: DMA transaction flags</span>
<span class="cm"> *</span>
<span class="cm"> * Walk through the SG list and convert the SG list into Linked</span>
<span class="cm"> * List Items (LLI).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">midc_lli_fill_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sglist</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sglen</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_slave</span> <span class="o">*</span><span class="n">mids</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span>  <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">lli_next</span><span class="p">,</span> <span class="n">sg_phy_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_lli</span> <span class="o">*</span><span class="n">lli_bloc_desc</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">intel_mid_dma_ctl_lo</span> <span class="n">ctl_lo</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">intel_mid_dma_ctl_hi</span> <span class="n">ctl_hi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: Entered midc_lli_fill_sg</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">mids</span> <span class="o">=</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">mid_slave</span><span class="p">;</span>

	<span class="n">lli_bloc_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">;</span>
	<span class="n">lli_next</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_phys</span><span class="p">;</span>

	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctl_lo</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">ctl_lo</span><span class="p">;</span>
	<span class="n">ctl_hi</span><span class="p">.</span><span class="n">ctl_hi</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">ctl_hi</span><span class="p">;</span>
	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">sglist</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">sglen</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*Populate CTL_LOW and LLI values*/</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="n">sglen</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">lli_next</span> <span class="o">=</span> <span class="n">lli_next</span> <span class="o">+</span>
				<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_lli</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*Check for circular list, otherwise terminate LLI to ZERO*/</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_CIRCULAR_LIST</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: LLI is configured in circular mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">lli_next</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_phys</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">lli_next</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">llp_dst_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">llp_src_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="cm">/*Populate CTL_HI values*/</span>
		<span class="n">ctl_hi</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">block_ts</span> <span class="o">=</span> <span class="n">get_block_ts</span><span class="p">(</span><span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">),</span>
							<span class="n">desc</span><span class="o">-&gt;</span><span class="n">width</span><span class="p">,</span>
							<span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">block_size</span><span class="p">);</span>
		<span class="cm">/*Populate SAR and DAR values*/</span>
		<span class="n">sg_phy_addr</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">dirn</span> <span class="o">==</span>  <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">lli_bloc_desc</span><span class="o">-&gt;</span><span class="n">sar</span>  <span class="o">=</span> <span class="n">sg_phy_addr</span><span class="p">;</span>
			<span class="n">lli_bloc_desc</span><span class="o">-&gt;</span><span class="n">dar</span>  <span class="o">=</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">dst_addr</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">dirn</span> <span class="o">==</span>  <span class="n">DMA_DEV_TO_MEM</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">lli_bloc_desc</span><span class="o">-&gt;</span><span class="n">sar</span>  <span class="o">=</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">src_addr</span><span class="p">;</span>
			<span class="n">lli_bloc_desc</span><span class="o">-&gt;</span><span class="n">dar</span>  <span class="o">=</span> <span class="n">sg_phy_addr</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/*Copy values into block descriptor in system memroy*/</span>
		<span class="n">lli_bloc_desc</span><span class="o">-&gt;</span><span class="n">llp</span> <span class="o">=</span> <span class="n">lli_next</span><span class="p">;</span>
		<span class="n">lli_bloc_desc</span><span class="o">-&gt;</span><span class="n">ctl_lo</span> <span class="o">=</span> <span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctl_lo</span><span class="p">;</span>
		<span class="n">lli_bloc_desc</span><span class="o">-&gt;</span><span class="n">ctl_hi</span> <span class="o">=</span> <span class="n">ctl_hi</span><span class="p">.</span><span class="n">ctl_hi</span><span class="p">;</span>

		<span class="n">lli_bloc_desc</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*Copy very first LLI values to descriptor*/</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">ctl_lo</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="o">-&gt;</span><span class="n">ctl_lo</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">ctl_hi</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="o">-&gt;</span><span class="n">ctl_hi</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">sar</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="o">-&gt;</span><span class="n">sar</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dar</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="o">-&gt;</span><span class="n">dar</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cm">/*****************************************************************************</span>
<span class="cm">DMA engine callback Functions*/</span>
<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_tx_submit -	callback to submit DMA transaction</span>
<span class="cm"> * @tx: dma engine descriptor</span>
<span class="cm"> *</span>
<span class="cm"> * Submit the DMA trasaction for this descriptor, start if ch idle</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">dma_cookie_t</span> <span class="nf">intel_mid_dma_tx_submit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span>	<span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_desc</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span>	<span class="o">*</span><span class="n">midc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_chan</span><span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
	<span class="n">dma_cookie_t</span>		<span class="n">cookie</span><span class="p">;</span>

	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">cookie</span> <span class="o">=</span> <span class="n">dma_cookie_assign</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">))</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

	<span class="n">midc_dostart</span><span class="p">(</span><span class="n">midc</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">cookie</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_issue_pending -	callback to issue pending txn</span>
<span class="cm"> * @chan: chan where pending trascation needs to be checked and submitted</span>
<span class="cm"> *</span>
<span class="cm"> * Call for scan to issue pending descriptors</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_mid_dma_issue_pending</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span>	<span class="o">*</span><span class="n">midc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">))</span>
		<span class="n">midc_scan_descriptors</span><span class="p">(</span><span class="n">to_middma_device</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">),</span> <span class="n">midc</span><span class="p">);</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_tx_status -	Return status of txn</span>
<span class="cm"> * @chan: chan for where status needs to be checked</span>
<span class="cm"> * @cookie: cookie for txn</span>
<span class="cm"> * @txstate: DMA txn state</span>
<span class="cm"> *</span>
<span class="cm"> * Return status of DMA txn</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">enum</span> <span class="n">dma_status</span> <span class="nf">intel_mid_dma_tx_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
						<span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">,</span>
						<span class="k">struct</span> <span class="n">dma_tx_state</span> <span class="o">*</span><span class="n">txstate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">dma_status</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">dma_cookie_status</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="n">txstate</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="n">DMA_SUCCESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">midc_scan_descriptors</span><span class="p">(</span><span class="n">to_middma_device</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">),</span> <span class="n">midc</span><span class="p">);</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">dma_cookie_status</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="n">txstate</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dma_slave_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span>	<span class="o">*</span><span class="n">midc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span>  <span class="o">*</span><span class="n">slave</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="o">*</span><span class="p">)</span><span class="n">arg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_slave</span> <span class="o">*</span><span class="n">mid_slave</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">midc</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">slave</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: slave control called</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">mid_slave</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_slave</span><span class="p">(</span><span class="n">slave</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">mid_slave</span><span class="p">);</span>

	<span class="n">midc</span><span class="o">-&gt;</span><span class="n">mid_slave</span> <span class="o">=</span> <span class="n">mid_slave</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_device_control -	DMA device control</span>
<span class="cm"> * @chan: chan for DMA control</span>
<span class="cm"> * @cmd: control cmd</span>
<span class="cm"> * @arg: cmd arg value</span>
<span class="cm"> *</span>
<span class="cm"> * Perform DMA control command</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_mid_dma_device_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			<span class="k">enum</span> <span class="n">dma_ctrl_cmd</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span>	<span class="o">*</span><span class="n">midc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">middma_device</span>	<span class="o">*</span><span class="n">mid</span> <span class="o">=</span> <span class="n">to_middma_device</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span>	<span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_desc</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">intel_mid_dma_cfg_lo</span> <span class="n">cfg_lo</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">DMA_SLAVE_CONFIG</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">dma_slave_control</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">arg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">!=</span> <span class="n">DMA_TERMINATE_ALL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*Suspend and disable the channel*/</span>
	<span class="n">cfg_lo</span><span class="p">.</span><span class="n">cfg_lo</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">+</span> <span class="n">CFG_LOW</span><span class="p">);</span>
	<span class="n">cfg_lo</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">ch_susp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">cfg_lo</span><span class="p">.</span><span class="n">cfg_lo</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">+</span> <span class="n">CFG_LOW</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">DISABLE_CHANNEL</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">DMA_CHAN_EN</span><span class="p">);</span>
	<span class="n">midc</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="cm">/* Disable interrupts */</span>
	<span class="n">disable_dma_interrupt</span><span class="p">(</span><span class="n">midc</span><span class="p">);</span>
	<span class="n">midc</span><span class="o">-&gt;</span><span class="n">descs_allocated</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pci_pool_free</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_pool</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">,</span>
						<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_phys</span><span class="p">);</span>
			<span class="n">pci_pool_destroy</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_pool</span><span class="p">);</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">list_move</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_prep_memcpy -	Prep memcpy txn</span>
<span class="cm"> * @chan: chan for DMA transfer</span>
<span class="cm"> * @dest: destn address</span>
<span class="cm"> * @src: src address</span>
<span class="cm"> * @len: DMA transfer len</span>
<span class="cm"> * @flags: DMA flags</span>
<span class="cm"> *</span>
<span class="cm"> * Perform a DMA memcpy. Note we support slave periphral DMA transfers only</span>
<span class="cm"> * The periphral txn details should be filled in slave structure properly</span>
<span class="cm"> * Returns the descriptor for this txn</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="nf">intel_mid_dma_prep_memcpy</span><span class="p">(</span>
			<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">dest</span><span class="p">,</span>
			<span class="n">dma_addr_t</span> <span class="n">src</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_slave</span> <span class="o">*</span><span class="n">mids</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">intel_mid_dma_ctl_lo</span> <span class="n">ctl_lo</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">intel_mid_dma_ctl_hi</span> <span class="n">ctl_hi</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">intel_mid_dma_cfg_lo</span> <span class="n">cfg_lo</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">intel_mid_dma_cfg_hi</span> <span class="n">cfg_hi</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_slave_buswidth</span> <span class="n">width</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: Prep for memcpy</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">len</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">midc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">midc</span><span class="p">);</span>

	<span class="n">mids</span> <span class="o">=</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">mid_slave</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">mids</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:called for DMA %x CH %d Length %zu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">pci_id</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Cfg passed Mode %x, Dirn %x, HS %x, Width %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">mids</span><span class="o">-&gt;</span><span class="n">cfg_mode</span><span class="p">,</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">direction</span><span class="p">,</span>
			<span class="n">mids</span><span class="o">-&gt;</span><span class="n">hs_mode</span><span class="p">,</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">src_addr_width</span><span class="p">);</span>

	<span class="cm">/*calculate CFG_LO*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">hs_mode</span> <span class="o">==</span> <span class="n">LNW_DMA_SW_HS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cfg_lo</span><span class="p">.</span><span class="n">cfg_lo</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cfg_lo</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">hs_sel_dst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cfg_lo</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">hs_sel_src</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">hs_mode</span> <span class="o">==</span> <span class="n">LNW_DMA_HW_HS</span><span class="p">)</span>
		<span class="n">cfg_lo</span><span class="p">.</span><span class="n">cfg_lo</span> <span class="o">=</span> <span class="mh">0x00000</span><span class="p">;</span>

	<span class="cm">/*calculate CFG_HI*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">cfg_mode</span> <span class="o">==</span> <span class="n">LNW_DMA_MEM_TO_MEM</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*SW HS only*/</span>
		<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfg_hi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfg_hi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">protctl</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span> <span class="cm">/*default value*/</span>
			<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">fifo_mode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">src_per</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">device_instance</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">dst_per</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">device_instance</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
					<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">dst_per</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">device_instance</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">src_per</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">device_instance</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
					<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">src_per</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">dst_per</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">protctl</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span> <span class="cm">/*default value*/</span>
			<span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">src_per</span> <span class="o">=</span> <span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfgx</span><span class="p">.</span><span class="n">dst_per</span> <span class="o">=</span>
					<span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span> <span class="o">-</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">chan_base</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*calculate CTL_HI*/</span>
	<span class="n">ctl_hi</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">reser</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ctl_hi</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">done</span>  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">width</span> <span class="o">=</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">src_addr_width</span><span class="p">;</span>

	<span class="n">ctl_hi</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">block_ts</span> <span class="o">=</span> <span class="n">get_block_ts</span><span class="p">(</span><span class="n">len</span><span class="p">,</span> <span class="n">width</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">block_size</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:calc len %d for block size %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">ctl_hi</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">block_ts</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">block_size</span><span class="p">);</span>
	<span class="cm">/*calculate CTL_LO*/</span>
	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctl_lo</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">dst_msize</span> <span class="o">=</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">src_maxburst</span><span class="p">;</span>
	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">src_msize</span> <span class="o">=</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">dst_maxburst</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Here we need some translation from &quot;enum dma_slave_buswidth&quot;</span>
<span class="cm">	 * to the format for our dma controller</span>
<span class="cm">	 *		standard	intel_mid_dmac&#39;s format</span>
<span class="cm">	 *		 1 Byte			0b000</span>
<span class="cm">	 *		 2 Bytes		0b001</span>
<span class="cm">	 *		 4 Bytes		0b010</span>
<span class="cm">	 */</span>
	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">dst_tr_width</span> <span class="o">=</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">dst_addr_width</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">src_tr_width</span> <span class="o">=</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">src_addr_width</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">cfg_mode</span> <span class="o">==</span> <span class="n">LNW_DMA_MEM_TO_MEM</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">tt_fc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">sinc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">dinc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">sinc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">dinc</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">tt_fc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">sinc</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">dinc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">tt_fc</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Calc CTL LO %x, CTL HI %x, CFG LO %x, CFG HI %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctl_lo</span><span class="p">,</span> <span class="n">ctl_hi</span><span class="p">.</span><span class="n">ctl_hi</span><span class="p">,</span> <span class="n">cfg_lo</span><span class="p">.</span><span class="n">cfg_lo</span><span class="p">,</span> <span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfg_hi</span><span class="p">);</span>

	<span class="n">enable_dma_interrupt</span><span class="p">(</span><span class="n">midc</span><span class="p">);</span>

	<span class="n">desc</span> <span class="o">=</span> <span class="n">midc_desc_get</span><span class="p">(</span><span class="n">midc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">desc</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_desc_get</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">sar</span> <span class="o">=</span> <span class="n">src</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dar</span> <span class="o">=</span> <span class="n">dest</span> <span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">cfg_hi</span> <span class="o">=</span> <span class="n">cfg_hi</span><span class="p">.</span><span class="n">cfg_hi</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">cfg_lo</span> <span class="o">=</span> <span class="n">cfg_lo</span><span class="p">.</span><span class="n">cfg_lo</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">ctl_lo</span> <span class="o">=</span> <span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctl_lo</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">ctl_hi</span> <span class="o">=</span> <span class="n">ctl_hi</span><span class="p">.</span><span class="n">ctl_hi</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">=</span> <span class="n">width</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dirn</span> <span class="o">=</span> <span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">direction</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_phys</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_pool</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>

<span class="nl">err_desc_get:</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA: Failed to get desc</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">midc_desc_put</span><span class="p">(</span><span class="n">midc</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>
<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_prep_slave_sg -	Prep slave sg txn</span>
<span class="cm"> * @chan: chan for DMA transfer</span>
<span class="cm"> * @sgl: scatter gather list</span>
<span class="cm"> * @sg_len: length of sg txn</span>
<span class="cm"> * @direction: DMA transfer dirtn</span>
<span class="cm"> * @flags: DMA flags</span>
<span class="cm"> * @context: transfer context (ignored)</span>
<span class="cm"> *</span>
<span class="cm"> * Prepares LLI based periphral transfer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="nf">intel_mid_dma_prep_slave_sg</span><span class="p">(</span>
			<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sgl</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sg_len</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_transfer_direction</span> <span class="n">direction</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">context</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_slave</span> <span class="o">*</span><span class="n">mids</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">intel_mid_dma_ctl_lo</span> <span class="n">ctl_lo</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: Prep for slave SG</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sg_len</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;MDMA: Invalid SG length</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">midc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">midc</span><span class="p">);</span>

	<span class="n">mids</span> <span class="o">=</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">mid_slave</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">mids</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* We can still handle sg list with only one item */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sg_len</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">txd</span> <span class="o">=</span> <span class="n">intel_mid_dma_prep_memcpy</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span>
						<span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">dst_addr</span><span class="p">,</span>
						<span class="n">mids</span><span class="o">-&gt;</span><span class="n">dma_slave</span><span class="p">.</span><span class="n">src_addr</span><span class="p">,</span>
						<span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sgl</span><span class="p">),</span>
						<span class="n">flags</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">txd</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;MDMA: SG list is not supported by this controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span>  <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: SG Length = %d, direction = %d, Flags = %#lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">sg_len</span><span class="p">,</span> <span class="n">direction</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">txd</span> <span class="o">=</span> <span class="n">intel_mid_dma_prep_memcpy</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sgl</span><span class="p">),</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="nb">NULL</span> <span class="o">==</span> <span class="n">txd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;MDMA: Prep memcpy failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">desc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_desc</span><span class="p">(</span><span class="n">txd</span><span class="p">);</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dirn</span> <span class="o">=</span> <span class="n">direction</span><span class="p">;</span>
	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctl_lo</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">ctl_lo</span><span class="p">;</span>
	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">llp_dst_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctlx</span><span class="p">.</span><span class="n">llp_src_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">ctl_lo</span> <span class="o">=</span> <span class="n">ctl_lo</span><span class="p">.</span><span class="n">ctl_lo</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_length</span> <span class="o">=</span> <span class="n">sg_len</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">current_lli</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* DMA coherent memory pool for LLI descriptors*/</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_pool</span> <span class="o">=</span> <span class="n">pci_pool_create</span><span class="p">(</span><span class="s">&quot;intel_mid_dma_lli_pool&quot;</span><span class="p">,</span>
				<span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span>
				<span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_lli</span><span class="p">)</span><span class="o">*</span><span class="n">sg_len</span><span class="p">),</span>
				<span class="mi">32</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="nb">NULL</span> <span class="o">==</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_pool</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;MID_DMA:LLI pool create failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span> <span class="o">=</span> <span class="n">pci_pool_alloc</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_pool</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_phys</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;MID_DMA: LLI alloc failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">pci_pool_destroy</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli_pool</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">midc_lli_fill_sg</span><span class="p">(</span><span class="n">midc</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="n">sgl</span><span class="p">,</span> <span class="n">sg_len</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">UNMASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
				<span class="n">midc</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_BLOCK</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Enabled Block interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_free_chan_resources -	Frees dma resources</span>
<span class="cm"> * @chan: chan requiring attention</span>
<span class="cm"> *</span>
<span class="cm"> * Frees the allocated resources on this DMA chan</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_mid_dma_free_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span>	<span class="o">*</span><span class="n">midc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">middma_device</span>	<span class="o">*</span><span class="n">mid</span> <span class="o">=</span> <span class="n">to_middma_device</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span>	<span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">_desc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="nb">true</span> <span class="o">==</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*trying to free ch in use!!!!!*/</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA: trying to free ch in use</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">midc</span><span class="o">-&gt;</span><span class="n">descs_allocated</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">);</span>
		<span class="n">pci_pool_free</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_pool</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">);</span>
		<span class="n">pci_pool_free</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_pool</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="n">desc_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">);</span>
		<span class="n">pci_pool_free</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_pool</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">midc</span><span class="o">-&gt;</span><span class="n">in_use</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">midc</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="cm">/* Disable CH interrupts */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_BLOCK</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_ERR</span><span class="p">);</span>
	<span class="n">pm_runtime_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_alloc_chan_resources -	Allocate dma resources</span>
<span class="cm"> * @chan: chan requiring attention</span>
<span class="cm"> *</span>
<span class="cm"> * Allocates DMA resources on this chan</span>
<span class="cm"> * Return the descriptors allocated</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_mid_dma_alloc_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span>	<span class="o">*</span><span class="n">midc</span> <span class="o">=</span> <span class="n">to_intel_mid_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">middma_device</span>	<span class="o">*</span><span class="n">mid</span> <span class="o">=</span> <span class="n">to_middma_device</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span>	<span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		<span class="n">phys</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pm_runtime_get_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">SUSPENDED</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_resume</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA: resume failed&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* ASSERT:  channel is idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_ch_en</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*ch is not idle*/</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA: ch not idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">pm_runtime_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dma_cookie_init</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">descs_allocated</span> <span class="o">&lt;</span> <span class="n">DESCS_PER_CHANNEL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">desc</span> <span class="o">=</span> <span class="n">pci_pool_alloc</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_pool</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">phys</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA: desc failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">pm_runtime_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="cm">/*check*/</span>
		<span class="p">}</span>
		<span class="n">dma_async_tx_descriptor_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">tx_submit</span> <span class="o">=</span> <span class="n">intel_mid_dma_tx_submit</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_CTRL_ACK</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span> <span class="o">=</span> <span class="n">phys</span><span class="p">;</span>
		<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">i</span> <span class="o">=</span> <span class="o">++</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">descs_allocated</span><span class="p">;</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">desc_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">midc</span><span class="o">-&gt;</span><span class="n">in_use</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">midc</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MID_DMA: Desc alloc done ret: %d desc</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * midc_handle_error -	Handle DMA txn error</span>
<span class="cm"> * @mid: controller where error occurred</span>
<span class="cm"> * @midc: chan where error occurred</span>
<span class="cm"> *</span>
<span class="cm"> * Scan the descriptor for error</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">midc_handle_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">mid</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">midc_scan_descriptors</span><span class="p">(</span><span class="n">mid</span><span class="p">,</span> <span class="n">midc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * dma_tasklet -	DMA interrupt tasklet</span>
<span class="cm"> * @data: tasklet arg (the controller structure)</span>
<span class="cm"> *</span>
<span class="cm"> * Scan the controller for interrupts for completion/error</span>
<span class="cm"> * Clear the interrupt and call for handling completion/error</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dma_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">mid</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">,</span> <span class="n">raw_tfr</span><span class="p">,</span> <span class="n">raw_block</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">mid</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mid</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA: tasklet Null param</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: in tasklet for device %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">pci_id</span><span class="p">);</span>
	<span class="n">raw_tfr</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">RAW_TFR</span><span class="p">);</span>
	<span class="n">raw_block</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">RAW_BLOCK</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">raw_tfr</span> <span class="o">|</span> <span class="n">raw_block</span><span class="p">;</span>
	<span class="n">status</span> <span class="o">&amp;=</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">intr_mask</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*txn interrupt*/</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">get_ch_index</span><span class="p">(</span><span class="o">&amp;</span><span class="n">status</span><span class="p">,</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">chan_base</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:Invalid ch index %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">midc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">midc</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:Null param midc</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Tx complete interrupt %x, Ch No %d Index %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">status</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">midc</span><span class="o">-&gt;</span><span class="n">raw_tfr</span> <span class="o">=</span> <span class="n">raw_tfr</span><span class="p">;</span>
		<span class="n">midc</span><span class="o">-&gt;</span><span class="n">raw_block</span> <span class="o">=</span> <span class="n">raw_block</span><span class="p">;</span>
		<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="cm">/*clearing this interrupts first*/</span>
		<span class="n">iowrite32</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">CLEAR_TFR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">raw_block</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iowrite32</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
				<span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">CLEAR_BLOCK</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">midc_scan_descriptors</span><span class="p">(</span><span class="n">mid</span><span class="p">,</span> <span class="n">midc</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Scan of desc... complete, unmasking</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">UNMASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
				<span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_TFR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">raw_block</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iowrite32</span><span class="p">(</span><span class="n">UNMASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
				<span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_BLOCK</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">RAW_ERR</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">&amp;=</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">intr_mask</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*err interrupt*/</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">get_ch_index</span><span class="p">(</span><span class="o">&amp;</span><span class="n">status</span><span class="p">,</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">chan_base</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:Invalid ch index %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">midc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">midc</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:Null param midc</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Tx complete interrupt %x, Ch No %d Index %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">status</span><span class="p">,</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">iowrite32</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">CLEAR_ERR</span><span class="p">);</span>
		<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">midc_handle_error</span><span class="p">(</span><span class="n">mid</span><span class="p">,</span> <span class="n">midc</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">UNMASK_INTR_REG</span><span class="p">(</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
				<span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_ERR</span><span class="p">);</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Exiting takslet...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dma_tasklet1</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:in takslet1...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">dma_tasklet</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dma_tasklet2</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:in takslet2...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">dma_tasklet</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_interrupt -	DMA ISR</span>
<span class="cm"> * @irq: IRQ where interrupt occurred</span>
<span class="cm"> * @data: ISR cllback data (the controller structure)</span>
<span class="cm"> *</span>
<span class="cm"> * See if this is our interrupt if so then schedule the tasklet</span>
<span class="cm"> * otherwise ignore</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">intel_mid_dma_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">mid</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tfr_status</span><span class="p">,</span> <span class="n">err_status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">call_tasklet</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">tfr_status</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">RAW_TFR</span><span class="p">);</span>
	<span class="n">err_status</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">RAW_ERR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tfr_status</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">err_status</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="cm">/*DMA Interrupt*/</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Got an interrupt on irq %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: Status %x, Mask %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tfr_status</span><span class="p">,</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">intr_mask</span><span class="p">);</span>
	<span class="n">tfr_status</span> <span class="o">&amp;=</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">intr_mask</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tfr_status</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*need to disable intr*/</span>
		<span class="n">iowrite32</span><span class="p">((</span><span class="n">tfr_status</span> <span class="o">&lt;&lt;</span> <span class="n">INT_MASK_WE</span><span class="p">),</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_TFR</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">((</span><span class="n">tfr_status</span> <span class="o">&lt;&lt;</span> <span class="n">INT_MASK_WE</span><span class="p">),</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_BLOCK</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: Calling tasklet %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tfr_status</span><span class="p">);</span>
		<span class="n">call_tasklet</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">err_status</span> <span class="o">&amp;=</span> <span class="n">mid</span><span class="o">-&gt;</span><span class="n">intr_mask</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err_status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">((</span><span class="n">err_status</span> <span class="o">&lt;&lt;</span> <span class="n">INT_MASK_WE</span><span class="p">),</span>
			  <span class="n">mid</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_ERR</span><span class="p">);</span>
		<span class="n">call_tasklet</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">call_tasklet</span><span class="p">)</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mid</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">intel_mid_dma_interrupt1</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">intel_mid_dma_interrupt</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">intel_mid_dma_interrupt2</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">intel_mid_dma_interrupt</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * mid_setup_dma -	Setup the DMA controller</span>
<span class="cm"> * @pdev: Controller PCI device structure</span>
<span class="cm"> *</span>
<span class="cm"> * Initialize the DMA controller, channels, registers with DMA engine,</span>
<span class="cm"> * ISR. Initialize DMA controller channels.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">mid_setup_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* DMA coherent memory pool for DMA descriptor allocations */</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_pool</span> <span class="o">=</span> <span class="n">pci_pool_create</span><span class="p">(</span><span class="s">&quot;intel_mid_dma_desc_pool&quot;</span><span class="p">,</span> <span class="n">pdev</span><span class="p">,</span>
					<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_dma_desc</span><span class="p">),</span>
					<span class="mi">32</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="nb">NULL</span> <span class="o">==</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_pool</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:pci_pool_create failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_dma_pool</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">channels</span><span class="p">);</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">pci_id</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">LNW_PERIPHRAL_MASK_BASE</span><span class="p">,</span>
					<span class="n">LNW_PERIPHRAL_MASK_SIZE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">mask_reg</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:Can&#39;t map periphral intr space !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err_ioremap</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Adding %d channel for this controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">max_chan</span><span class="p">);</span>
	<span class="cm">/*init CH structures*/</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">intr_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">RUNNING</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">max_chan</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="n">midch</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">midch</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">;</span>
		<span class="n">dma_cookie_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
		<span class="n">midch</span><span class="o">-&gt;</span><span class="n">ch_id</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">chan_base</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Init CH %d, ID %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">midch</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">);</span>

		<span class="n">midch</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">;</span>
		<span class="n">midch</span><span class="o">-&gt;</span><span class="n">ch_regs</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">DMA_CH_SIZE</span> <span class="o">*</span> <span class="n">midch</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">;</span>
		<span class="n">midch</span><span class="o">-&gt;</span><span class="n">dma</span> <span class="o">=</span> <span class="n">dma</span><span class="p">;</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">intr_mask</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">chan_base</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">active_list</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
		<span class="cm">/*mask interrupts*/</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_BLOCK</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_SRC_TRAN</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_DST_TRAN</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_ERR</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">MASK_INTR_REG</span><span class="p">(</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">ch_id</span><span class="p">),</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">MASK_TFR</span><span class="p">);</span>

		<span class="n">disable_dma_interrupt</span><span class="p">(</span><span class="n">midch</span><span class="p">);</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">midch</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">channels</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: Calc Mask as %x for this controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">intr_mask</span><span class="p">);</span>

	<span class="cm">/*init dma structure*/</span>
	<span class="n">dma_cap_zero</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_MEMCPY</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_PRIVATE</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">device_alloc_chan_resources</span> <span class="o">=</span>
					<span class="n">intel_mid_dma_alloc_chan_resources</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">device_free_chan_resources</span> <span class="o">=</span>
					<span class="n">intel_mid_dma_free_chan_resources</span><span class="p">;</span>

	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">device_tx_status</span> <span class="o">=</span> <span class="n">intel_mid_dma_tx_status</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">device_prep_dma_memcpy</span> <span class="o">=</span> <span class="n">intel_mid_dma_prep_memcpy</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">device_issue_pending</span> <span class="o">=</span> <span class="n">intel_mid_dma_issue_pending</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">device_prep_slave_sg</span> <span class="o">=</span> <span class="n">intel_mid_dma_prep_slave_sg</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">.</span><span class="n">device_control</span> <span class="o">=</span> <span class="n">intel_mid_dma_device_control</span><span class="p">;</span>

	<span class="cm">/*enable dma cntrl*/</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">REG_BIT0</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">DMA_CFG</span><span class="p">);</span>

	<span class="cm">/*register irq */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Requesting irq shared for DMAC1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">intel_mid_dma_interrupt1</span><span class="p">,</span>
			<span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="s">&quot;INTEL_MID_DMAC1&quot;</span><span class="p">,</span> <span class="n">dma</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">!=</span> <span class="n">err</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">intr_mask</span> <span class="o">=</span> <span class="mh">0x03</span><span class="p">;</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA:Requesting irq for DMAC2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">intel_mid_dma_interrupt2</span><span class="p">,</span>
			<span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="s">&quot;INTEL_MID_DMAC2&quot;</span><span class="p">,</span> <span class="n">dma</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">!=</span> <span class="n">err</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*register device w/ engine*/</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">dma_async_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">!=</span> <span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:device_register failed: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_engine</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;setting up tasklet1 for DMAC1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">,</span> <span class="n">dma_tasklet1</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dma</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;setting up tasklet2 for DMAC2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">,</span> <span class="n">dma_tasklet2</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dma</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_engine:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">dma</span><span class="p">);</span>
<span class="nl">err_irq:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">mask_reg</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">mask_reg</span><span class="p">);</span>
<span class="nl">err_ioremap:</span>
	<span class="n">pci_pool_destroy</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">dma_pool</span><span class="p">);</span>
<span class="nl">err_dma_pool:</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:setup_dma failed: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * middma_shutdown -	Shutdown the DMA controller</span>
<span class="cm"> * @pdev: Controller PCI device structure</span>
<span class="cm"> *</span>
<span class="cm"> * Called by remove</span>
<span class="cm"> * Unregister DMa controller, clear all structures and free interrupt</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">middma_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">device</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">dma_async_device_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">);</span>
	<span class="n">pci_pool_destroy</span><span class="p">(</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dma_pool</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">mask_reg</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">mask_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">device</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_probe -	PCI Probe</span>
<span class="cm"> * @pdev: Controller PCI device structure</span>
<span class="cm"> * @id: pci device id structure</span>
<span class="cm"> *</span>
<span class="cm"> * Initialize the PCI device, map BARs, query driver data.</span>
<span class="cm"> * Call setup_dma to complete contoller and chan initilzation</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">intel_mid_dma_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
					<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">device</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">base_addr</span><span class="p">,</span> <span class="n">bar_size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_probe_info</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: probe for %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="n">info</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: CH %d, base %d, block len %d, Periphral mask %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">info</span><span class="o">-&gt;</span><span class="n">max_chan</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ch_base</span><span class="p">,</span>
				<span class="n">info</span><span class="o">-&gt;</span><span class="n">block_size</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_enable_device</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_request_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="s">&quot;intel_mid_dmac&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_request_regions</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_set_dma_mask</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_set_dma_mask</span><span class="p">;</span>

	<span class="n">device</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">device</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:kzalloc failed probe</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_kzalloc</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pci_dev_get</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">base_addr</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">bar_size</span>  <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="n">DMA_REG_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:ioremap failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_ioremap</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">device</span><span class="p">);</span>
	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">max_chan</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">max_chan</span><span class="p">;</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">chan_base</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ch_base</span><span class="p">;</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">block_size</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">block_size</span><span class="p">;</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">pimr_mask</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">pimr_mask</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">mid_setup_dma</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_dma</span><span class="p">;</span>

	<span class="n">pm_runtime_put_noidle</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">pm_runtime_allow</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_dma:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">);</span>
<span class="nl">err_ioremap:</span>
	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">device</span><span class="p">);</span>
<span class="nl">err_kzalloc:</span>
<span class="nl">err_set_dma_mask:</span>
	<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="nl">err_request_regions:</span>
<span class="nl">err_enable_device:</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ERR_MDMA:Probe failed %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_dma_remove -	PCI remove</span>
<span class="cm"> * @pdev: Controller PCI device structure</span>
<span class="cm"> *</span>
<span class="cm"> * Free up all resources and data</span>
<span class="cm"> * Call shutdown_dma to complete contoller and chan cleanup</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">intel_mid_dma_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">device</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">pm_runtime_get_noresume</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">pm_runtime_forbid</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">middma_shutdown</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">device</span><span class="p">);</span>
	<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Power Management */</span>
<span class="cm">/*</span>
<span class="cm">* dma_suspend - PCI suspend function</span>
<span class="cm">*</span>
<span class="cm">* @pci: PCI device structure</span>
<span class="cm">* @state: PM message</span>
<span class="cm">*</span>
<span class="cm">* This function is called by OS when a power event occurs</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">dma_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">device</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pci</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: dma_suspend called</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">max_chan</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">in_use</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dmac1_mask_periphral_intr</span><span class="p">(</span><span class="n">device</span><span class="p">);</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SUSPENDED</span><span class="p">;</span>
	<span class="n">pci_save_state</span><span class="p">(</span><span class="n">pci</span><span class="p">);</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pci</span><span class="p">);</span>
	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">PCI_D3hot</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm">* dma_resume - PCI resume function</span>
<span class="cm">*</span>
<span class="cm">* @pci:	PCI device structure</span>
<span class="cm">*</span>
<span class="cm">* This function is called by OS when a power event occurs</span>
<span class="cm">*/</span>
<span class="kt">int</span> <span class="nf">dma_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">device</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pci</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MDMA: dma_resume called</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">PCI_D0</span><span class="p">);</span>
	<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">pci</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pci</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;MDMA: device can&#39;t be enabled for %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">RUNNING</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">REG_BIT0</span><span class="p">,</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">DMA_CFG</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dma_runtime_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">device</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">);</span>

	<span class="n">device</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SUSPENDED</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dma_runtime_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">device</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">);</span>

	<span class="n">device</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">RUNNING</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">REG_BIT0</span><span class="p">,</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">DMA_CFG</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dma_runtime_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="n">device</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">max_chan</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">in_use</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">pm_schedule_suspend</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/******************************************************************************</span>
<span class="cm">* PCI stuff</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">intel_mid_dma_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="n">INTEL_MID_DMAC1_ID</span><span class="p">),</span>	<span class="n">INFO</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">4095</span><span class="p">,</span> <span class="mh">0x200020</span><span class="p">)},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="n">INTEL_MID_DMAC2_ID</span><span class="p">),</span>	<span class="n">INFO</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2047</span><span class="p">,</span> <span class="mi">0</span><span class="p">)},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="n">INTEL_MID_GP_DMAC2_ID</span><span class="p">),</span>	<span class="n">INFO</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2047</span><span class="p">,</span> <span class="mi">0</span><span class="p">)},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="n">INTEL_MFLD_DMAC1_ID</span><span class="p">),</span>	<span class="n">INFO</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4095</span><span class="p">,</span> <span class="mh">0x400040</span><span class="p">)},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">intel_mid_dma_ids</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">intel_mid_dma_pm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">runtime_suspend</span> <span class="o">=</span> <span class="n">dma_runtime_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">runtime_resume</span> <span class="o">=</span> <span class="n">dma_runtime_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">runtime_idle</span> <span class="o">=</span> <span class="n">dma_runtime_idle</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">dma_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">dma_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">intel_mid_dma_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span>	<span class="s">&quot;Intel MID DMA&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span>	<span class="n">intel_mid_dma_ids</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span>	<span class="n">intel_mid_dma_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span>	<span class="n">__devexit_p</span><span class="p">(</span><span class="n">intel_mid_dma_remove</span><span class="p">),</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">pm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">intel_mid_dma_pm</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">intel_mid_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;INFO_MDMA: LNW DMA Driver Version %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">INTEL_MID_DMA_DRIVER_VERSION</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intel_mid_dma_pci_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">fs_initcall</span><span class="p">(</span><span class="n">intel_mid_dma_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">intel_mid_dma_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intel_mid_dma_pci_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">intel_mid_dma_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Vinod Koul &lt;vinod.koul@intel.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Intel (R) MID DMAC Driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">INTEL_MID_DMA_DRIVER_VERSION</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
