<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="MapVHDLSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="IBIS">
        <Message>
            <ID>1191031</ID>
            <Severity>Info</Severity>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35921504</ID>
            <Severity>Info</Severity>
            <Dynamic></Dynamic>
            <Dynamic>C:/Users/10352/vhdl-labs/lab2_led_shining/impl1</Dynamic>
        </Message>
        <Message>
            <ID>35921012</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/lab2_led_shining/key.vhd(7): </Dynamic>
            <Dynamic>cyclesampler</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/lab2_led_shining/key.vhd</Navigation>
            <Navigation>7</Navigation>
        </Message>
        <Message>
            <ID>35921010</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/lab2_led_shining/key.vhd(16): </Dynamic>
            <Dynamic>cyclesample</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/lab2_led_shining/key.vhd</Navigation>
            <Navigation>16</Navigation>
        </Message>
        <Message>
            <ID>35921012</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd(6): </Dynamic>
            <Dynamic>pwm</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd</Navigation>
            <Navigation>6</Navigation>
        </Message>
        <Message>
            <ID>35921010</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd(21): </Dynamic>
            <Dynamic>behavior</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd</Navigation>
            <Navigation>21</Navigation>
        </Message>
        <Message>
            <ID>35921205</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd(19): </Dynamic>
            <Dynamic>PWM</Dynamic>
            <Dynamic>behavior</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd</Navigation>
            <Navigation>19</Navigation>
        </Message>
        <Message>
            <ID>35935013</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd(142): </Dynamic>
            <Dynamic>seg_108</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd</Navigation>
            <Navigation>142</Navigation>
        </Message>
        <Message>
            <ID>35001748</ID>
            <Severity>Warning</Severity>
            <Dynamic>3</Dynamic>
            <Dynamic>a_to_g</Dynamic>
        </Message>
        <Message>
            <ID>35001748</ID>
            <Severity>Warning</Severity>
            <Dynamic>4</Dynamic>
            <Dynamic>a_to_g</Dynamic>
        </Message>
        <Message>
            <ID>35935013</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd(88): </Dynamic>
            <Dynamic>cnt1_i0_i0</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/lab2_led_shining/lab2.vhd</Navigation>
            <Navigation>88</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>clk_c</Dynamic>
            <Dynamic>Primary</Dynamic>
            <Dynamic>clk</Dynamic>
            <Dynamic>C1</Dynamic>
            <Dynamic>Primary</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk0 loads=7 clock_loads=3
   Signal=key_menu1 loads=2 clock_loads=2</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk0 loads=7 clock_loads=3
   Signal=key_menu1 loads=2 clock_loads=2</Dynamic>
        </Message>
    </Task>
    <Task name="TimingSimFileVHD">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="TimingSimFileVlg">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>