// Seed: 3175872949
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    output logic id_2,
    input  logic id_3,
    output tri   id_4,
    input  wor   id_5
);
  id_7 :
  assert property (@(posedge id_5) id_1) if (id_5) id_2.id_3 <= id_1 <= "";
  module_0();
  assign id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
