<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\project\GY\impl\gwsynthesis\GY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 27 15:41:15 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3152</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2183</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">47.035(MHz)</td>
<td>32</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-44.993</td>
<td>4</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-11.260</td>
<td>pwm_freq[2]_4_s0/Q</td>
<td>pwm_out_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.028</td>
<td>21.237</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-11.252</td>
<td>pwm_freq[3]_2_s0/Q</td>
<td>pwm_out_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.023</td>
<td>21.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-11.241</td>
<td>pwm_freq[0]_0_s0/Q</td>
<td>pwm_out_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.048</td>
<td>21.238</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-11.240</td>
<td>pwm_freq[1]_1_s0/Q</td>
<td>pwm_out_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>21.220</td>
</tr>
<tr>
<td>5</td>
<td>1.248</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[3]_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>8.477</td>
</tr>
<tr>
<td>6</td>
<td>1.400</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[3]_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>8.325</td>
</tr>
<tr>
<td>7</td>
<td>1.402</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[3]_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>8.327</td>
</tr>
<tr>
<td>8</td>
<td>1.544</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[2]_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>8.203</td>
</tr>
<tr>
<td>9</td>
<td>1.601</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[1]_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>8.163</td>
</tr>
<tr>
<td>10</td>
<td>1.601</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[1]_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>8.163</td>
</tr>
<tr>
<td>11</td>
<td>1.661</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[3]_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>8.067</td>
</tr>
<tr>
<td>12</td>
<td>1.661</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[3]_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>8.067</td>
</tr>
<tr>
<td>13</td>
<td>1.674</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[3]_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>8.083</td>
</tr>
<tr>
<td>14</td>
<td>1.674</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[3]_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>8.083</td>
</tr>
<tr>
<td>15</td>
<td>1.709</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[1]_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.014</td>
<td>8.028</td>
</tr>
<tr>
<td>16</td>
<td>1.718</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[2]_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.011</td>
<td>8.021</td>
</tr>
<tr>
<td>17</td>
<td>1.806</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[3]_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>7.923</td>
</tr>
<tr>
<td>18</td>
<td>1.861</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[2]_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>7.867</td>
</tr>
<tr>
<td>19</td>
<td>1.861</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[2]_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>7.867</td>
</tr>
<tr>
<td>20</td>
<td>1.861</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[2]_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>7.867</td>
</tr>
<tr>
<td>21</td>
<td>1.861</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[2]_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>7.867</td>
</tr>
<tr>
<td>22</td>
<td>1.861</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[2]_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>7.867</td>
</tr>
<tr>
<td>23</td>
<td>1.987</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[3]_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.011</td>
<td>7.752</td>
</tr>
<tr>
<td>24</td>
<td>2.010</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_duty[1]_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>7.722</td>
</tr>
<tr>
<td>25</td>
<td>2.034</td>
<td>para_len_reg_1_s0/Q</td>
<td>pwm_freq[0]_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>7.707</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>checksum_reg_1_s1/Q</td>
<td>checksum_reg_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>checksum_reg_2_s1/Q</td>
<td>checksum_reg_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>checksum_reg_6_s1/Q</td>
<td>checksum_reg_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>pwm_gen[1].pwm_cnt_6_s0/Q</td>
<td>pwm_gen[1].pwm_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>pwm_gen[1].pwm_cnt_9_s0/Q</td>
<td>pwm_gen[1].pwm_cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.278</td>
<td>para_cnt_1_s1/Q</td>
<td>para_cnt_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>pwm_gen[3].pwm_cnt_11_s0/Q</td>
<td>pwm_gen[3].pwm_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>pwm_gen[2].pwm_cnt_3_s0/Q</td>
<td>pwm_gen[2].pwm_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>pwm_gen[2].pwm_cnt_8_s0/Q</td>
<td>pwm_gen[2].pwm_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>pwm_gen[0].pwm_cnt_6_s0/Q</td>
<td>pwm_gen[0].pwm_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>pwm_gen[0].pwm_cnt_11_s0/Q</td>
<td>pwm_gen[0].pwm_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.281</td>
<td>pwm_gen[2].pwm_cnt_10_s0/Q</td>
<td>pwm_gen[2].pwm_cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>13</td>
<td>0.281</td>
<td>pwm_gen[0].pwm_cnt_13_s0/Q</td>
<td>pwm_gen[0].pwm_cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>14</td>
<td>0.281</td>
<td>current_state_0_s0/Q</td>
<td>current_state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>15</td>
<td>0.290</td>
<td>para_cnt_5_s1/Q</td>
<td>para_cnt_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>16</td>
<td>0.328</td>
<td>pwm_gen[3].pwm_cnt_3_s0/Q</td>
<td>pwm_gen[3].pwm_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>17</td>
<td>0.328</td>
<td>pwm_gen[3].pwm_cnt_6_s0/Q</td>
<td>pwm_gen[3].pwm_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>18</td>
<td>0.328</td>
<td>pwm_gen[0].pwm_cnt_4_s0/Q</td>
<td>pwm_gen[0].pwm_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>19</td>
<td>0.331</td>
<td>pwm_gen[3].pwm_cnt_14_s0/Q</td>
<td>pwm_gen[3].pwm_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>20</td>
<td>0.331</td>
<td>pwm_gen[2].pwm_cnt_12_s0/Q</td>
<td>pwm_gen[2].pwm_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>21</td>
<td>0.331</td>
<td>pwm_gen[1].pwm_cnt_8_s0/Q</td>
<td>pwm_gen[1].pwm_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>22</td>
<td>0.334</td>
<td>pwm_gen[3].pwm_cnt_0_s0/Q</td>
<td>pwm_gen[3].pwm_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>23</td>
<td>0.334</td>
<td>pwm_gen[1].pwm_cnt_10_s0/Q</td>
<td>pwm_gen[1].pwm_cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>24</td>
<td>0.338</td>
<td>checksum_reg_5_s1/Q</td>
<td>checksum_reg_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>25</td>
<td>0.338</td>
<td>para_buf[1]_7_s0/Q</td>
<td>pwm_freq[2]_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cdc_tx_data_0_s1</td>
</tr>
<tr>
<td>2</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>pwm_out_3_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>para_buf[11]_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>para_buf[12]_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>para_buf[57]_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>para_buf[27]_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>para_buf[56]_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>para_buf[25]_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>para_buf[51]_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.936</td>
<td>4.136</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>para_buf[51]_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_freq[2]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>pwm_freq[2]_4_s0/CLK</td>
</tr>
<tr>
<td>2.432</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">pwm_freq[2]_4_s0/Q</td>
</tr>
<tr>
<td>3.068</td>
<td>0.636</td>
<td>tNET</td>
<td>RR</td>
<td>93</td>
<td>DSP_R19[3]</td>
<td>n4299_s0/A[4]</td>
</tr>
<tr>
<td>5.510</td>
<td>2.442</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>DSP_R19[3]</td>
<td style=" background: #97FFFF;">n4299_s0/DOUT[20]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>n4348_s255/I3</td>
</tr>
<tr>
<td>6.285</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">n4348_s255/F</td>
</tr>
<tr>
<td>6.565</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[2][B]</td>
<td>n4348_s251/I0</td>
</tr>
<tr>
<td>6.775</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R6C11[2][B]</td>
<td style=" background: #97FFFF;">n4348_s251/F</td>
</tr>
<tr>
<td>7.043</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>n4348_s183/I2</td>
</tr>
<tr>
<td>7.253</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">n4348_s183/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][B]</td>
<td>n4348_s127/I2</td>
</tr>
<tr>
<td>7.830</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R6C11[1][B]</td>
<td style=" background: #97FFFF;">n4348_s127/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[3][B]</td>
<td>n4348_s244/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C12[3][B]</td>
<td style=" background: #97FFFF;">n4348_s244/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>n4348_s242/I3</td>
</tr>
<tr>
<td>8.842</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n4348_s242/F</td>
</tr>
<tr>
<td>9.124</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>n4348_s286/I2</td>
</tr>
<tr>
<td>9.541</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">n4348_s286/F</td>
</tr>
<tr>
<td>9.833</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>n4348_s229/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">n4348_s229/F</td>
</tr>
<tr>
<td>10.175</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>n4348_s231/I2</td>
</tr>
<tr>
<td>10.592</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">n4348_s231/F</td>
</tr>
<tr>
<td>10.594</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>n4348_s170/I0</td>
</tr>
<tr>
<td>11.015</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">n4348_s170/F</td>
</tr>
<tr>
<td>11.449</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>n4348_s121/I1</td>
</tr>
<tr>
<td>11.659</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n4348_s121/F</td>
</tr>
<tr>
<td>11.943</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>n4348_s228/I0</td>
</tr>
<tr>
<td>12.356</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">n4348_s228/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n4348_s163/I2</td>
</tr>
<tr>
<td>12.839</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n4348_s163/F</td>
</tr>
<tr>
<td>13.233</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>n4348_s154/I0</td>
</tr>
<tr>
<td>13.443</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">n4348_s154/F</td>
</tr>
<tr>
<td>13.883</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][A]</td>
<td>n4348_s155/I2</td>
</tr>
<tr>
<td>14.252</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C8[1][A]</td>
<td style=" background: #97FFFF;">n4348_s155/F</td>
</tr>
<tr>
<td>14.693</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>n4348_s297/I3</td>
</tr>
<tr>
<td>14.925</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">n4348_s297/F</td>
</tr>
<tr>
<td>15.039</td>
<td>0.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n4348_s265/I1</td>
</tr>
<tr>
<td>15.271</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n4348_s265/F</td>
</tr>
<tr>
<td>15.365</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>n4348_s270/I3</td>
</tr>
<tr>
<td>15.734</td>
<td>0.369</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">n4348_s270/F</td>
</tr>
<tr>
<td>15.860</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>n4348_s206/I3</td>
</tr>
<tr>
<td>16.070</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">n4348_s206/F</td>
</tr>
<tr>
<td>16.536</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>n4348_s149/I2</td>
</tr>
<tr>
<td>16.957</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">n4348_s149/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>n4348_s272/I2</td>
</tr>
<tr>
<td>17.645</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td style=" background: #97FFFF;">n4348_s272/F</td>
</tr>
<tr>
<td>17.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>n4348_s209/I0</td>
</tr>
<tr>
<td>18.060</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">n4348_s209/F</td>
</tr>
<tr>
<td>18.632</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>n4348_s256/I0</td>
</tr>
<tr>
<td>18.842</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C9[1][B]</td>
<td style=" background: #97FFFF;">n4348_s256/F</td>
</tr>
<tr>
<td>18.970</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>n4348_s189/I1</td>
</tr>
<tr>
<td>19.180</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C10[0][A]</td>
<td style=" background: #97FFFF;">n4348_s189/F</td>
</tr>
<tr>
<td>19.496</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>n4348_s140/I2</td>
</tr>
<tr>
<td>19.909</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">n4348_s140/F</td>
</tr>
<tr>
<td>20.071</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>n4348_s109/I3</td>
</tr>
<tr>
<td>20.281</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C10[0][A]</td>
<td style=" background: #97FFFF;">n4348_s109/F</td>
</tr>
<tr>
<td>20.699</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>n4348_s105/I3</td>
</tr>
<tr>
<td>20.931</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">n4348_s105/F</td>
</tr>
<tr>
<td>21.229</td>
<td>0.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[3][B]</td>
<td>n4348_s88/I3</td>
</tr>
<tr>
<td>21.646</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C11[3][B]</td>
<td style=" background: #97FFFF;">n4348_s88/F</td>
</tr>
<tr>
<td>21.954</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>n4348_s84/I0</td>
</tr>
<tr>
<td>22.186</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">n4348_s84/F</td>
</tr>
<tr>
<td>22.447</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n4348_s83/I0</td>
</tr>
<tr>
<td>22.657</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n4348_s83/F</td>
</tr>
<tr>
<td>23.363</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">pwm_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.154</td>
<td>1.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>pwm_out_2_s0/CLK</td>
</tr>
<tr>
<td>12.103</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>pwm_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.399, 53.675%; route: 9.532, 44.884%; tC2Q: 0.306, 1.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.250%; route: 1.567, 72.750%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_freq[3]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.145</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>pwm_freq[3]_2_s0/CLK</td>
</tr>
<tr>
<td>2.451</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">pwm_freq[3]_2_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>95</td>
<td>DSP_R19[0]</td>
<td>n4403_s0/A[2]</td>
</tr>
<tr>
<td>5.760</td>
<td>2.584</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">n4403_s0/DOUT[21]</td>
</tr>
<tr>
<td>6.115</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>n4452_s175/I1</td>
</tr>
<tr>
<td>6.532</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">n4452_s175/F</td>
</tr>
<tr>
<td>6.644</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>n4452_s239/I0</td>
</tr>
<tr>
<td>6.854</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C2[2][B]</td>
<td style=" background: #97FFFF;">n4452_s239/F</td>
</tr>
<tr>
<td>7.356</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>n4452_s171/I1</td>
</tr>
<tr>
<td>7.769</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">n4452_s171/F</td>
</tr>
<tr>
<td>7.929</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>n4452_s230/I3</td>
</tr>
<tr>
<td>8.139</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">n4452_s230/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>n4452_s177/I0</td>
</tr>
<tr>
<td>8.503</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">n4452_s177/F</td>
</tr>
<tr>
<td>8.768</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>n4452_s127/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">n4452_s127/F</td>
</tr>
<tr>
<td>9.841</td>
<td>0.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[3][B]</td>
<td>n4452_s163/I2</td>
</tr>
<tr>
<td>10.239</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C2[3][B]</td>
<td style=" background: #97FFFF;">n4452_s163/F</td>
</tr>
<tr>
<td>10.713</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>n4452_s117/I1</td>
</tr>
<tr>
<td>11.045</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">n4452_s117/F</td>
</tr>
<tr>
<td>11.173</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>n4452_s95/I0</td>
</tr>
<tr>
<td>11.594</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">n4452_s95/F</td>
</tr>
<tr>
<td>11.726</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>n4452_s270/I2</td>
</tr>
<tr>
<td>12.139</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">n4452_s270/F</td>
</tr>
<tr>
<td>12.249</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>n4452_s222/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">n4452_s222/F</td>
</tr>
<tr>
<td>12.750</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>n4452_s293/I1</td>
</tr>
<tr>
<td>13.119</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">n4452_s293/F</td>
</tr>
<tr>
<td>13.123</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>n4452_s261/I0</td>
</tr>
<tr>
<td>13.333</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">n4452_s261/F</td>
</tr>
<tr>
<td>13.459</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>n4452_s210/I1</td>
</tr>
<tr>
<td>13.669</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">n4452_s210/F</td>
</tr>
<tr>
<td>13.947</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>n4452_s149/I3</td>
</tr>
<tr>
<td>14.360</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">n4452_s149/F</td>
</tr>
<tr>
<td>14.750</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>n4452_s157/I2</td>
</tr>
<tr>
<td>14.960</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">n4452_s157/F</td>
</tr>
<tr>
<td>15.242</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>n4452_s148/I0</td>
</tr>
<tr>
<td>15.611</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C3[1][A]</td>
<td style=" background: #97FFFF;">n4452_s148/F</td>
</tr>
<tr>
<td>15.745</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>n4452_s201/I2</td>
</tr>
<tr>
<td>16.166</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">n4452_s201/F</td>
</tr>
<tr>
<td>16.292</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>n4452_s144/I0</td>
</tr>
<tr>
<td>16.661</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C4[1][B]</td>
<td style=" background: #97FFFF;">n4452_s144/F</td>
</tr>
<tr>
<td>16.945</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>n4452_s302/I2</td>
</tr>
<tr>
<td>17.358</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" background: #97FFFF;">n4452_s302/F</td>
</tr>
<tr>
<td>17.512</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n4452_s285/I0</td>
</tr>
<tr>
<td>17.925</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n4452_s285/F</td>
</tr>
<tr>
<td>18.035</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>n4452_s247/I0</td>
</tr>
<tr>
<td>18.456</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C5[1][B]</td>
<td style=" background: #97FFFF;">n4452_s247/F</td>
</tr>
<tr>
<td>18.888</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>n4452_s249/I3</td>
</tr>
<tr>
<td>19.098</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">n4452_s249/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>n4452_s183/I2</td>
</tr>
<tr>
<td>19.647</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">n4452_s183/F</td>
</tr>
<tr>
<td>19.915</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>n4452_s131/I0</td>
</tr>
<tr>
<td>20.328</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">n4452_s131/F</td>
</tr>
<tr>
<td>20.343</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td>n4452_s128/I2</td>
</tr>
<tr>
<td>20.675</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td style=" background: #97FFFF;">n4452_s128/F</td>
</tr>
<tr>
<td>20.677</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>n4452_s100/I0</td>
</tr>
<tr>
<td>21.098</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">n4452_s100/F</td>
</tr>
<tr>
<td>21.224</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>n4452_s88/I0</td>
</tr>
<tr>
<td>21.637</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">n4452_s88/F</td>
</tr>
<tr>
<td>21.763</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n4452_s84/I0</td>
</tr>
<tr>
<td>22.176</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n4452_s84/F</td>
</tr>
<tr>
<td>22.178</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>n4452_s83/I0</td>
</tr>
<tr>
<td>22.388</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">n4452_s83/F</td>
</tr>
<tr>
<td>23.370</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">pwm_out_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.169</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>pwm_out_3_s1/CLK</td>
</tr>
<tr>
<td>12.118</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT21[A]</td>
<td>pwm_out_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.358%; route: 1.558, 72.642%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.071, 61.582%; route: 7.848, 36.976%; tC2Q: 0.306, 1.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.061%; route: 1.582, 72.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_freq[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.106</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>pwm_freq[0]_0_s0/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">pwm_freq[0]_0_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>97</td>
<td>DSP_R19[2]</td>
<td>n4091_s0/A[0]</td>
</tr>
<tr>
<td>5.530</td>
<td>2.602</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[2]</td>
<td style=" background: #97FFFF;">n4091_s0/DOUT[20]</td>
</tr>
<tr>
<td>6.088</td>
<td>0.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>n4140_s247/I0</td>
</tr>
<tr>
<td>6.509</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td style=" background: #97FFFF;">n4140_s247/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td>n4140_s166/I2</td>
</tr>
<tr>
<td>6.880</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C10[1][B]</td>
<td style=" background: #97FFFF;">n4140_s166/F</td>
</tr>
<tr>
<td>7.036</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>n4140_s308/I3</td>
</tr>
<tr>
<td>7.449</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">n4140_s308/F</td>
</tr>
<tr>
<td>7.577</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>n4140_s243/I0</td>
</tr>
<tr>
<td>7.990</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">n4140_s243/F</td>
</tr>
<tr>
<td>8.122</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[3][A]</td>
<td>n4140_s363/I0</td>
</tr>
<tr>
<td>8.354</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C6[3][A]</td>
<td style=" background: #97FFFF;">n4140_s363/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>n4140_s174/I3</td>
</tr>
<tr>
<td>8.885</td>
<td>0.413</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">n4140_s174/F</td>
</tr>
<tr>
<td>9.026</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>n4140_s334/I2</td>
</tr>
<tr>
<td>9.439</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C6[1][A]</td>
<td style=" background: #97FFFF;">n4140_s334/F</td>
</tr>
<tr>
<td>9.551</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>n4140_s328/I2</td>
</tr>
<tr>
<td>9.920</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">n4140_s328/F</td>
</tr>
<tr>
<td>10.048</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>n4140_s303/I3</td>
</tr>
<tr>
<td>10.469</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">n4140_s303/F</td>
</tr>
<tr>
<td>10.751</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>n4140_s294/I1</td>
</tr>
<tr>
<td>10.961</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">n4140_s294/F</td>
</tr>
<tr>
<td>11.089</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>n4140_s230/I3</td>
</tr>
<tr>
<td>11.510</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R13C5[1][B]</td>
<td style=" background: #97FFFF;">n4140_s230/F</td>
</tr>
<tr>
<td>11.796</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>n4140_s152/I0</td>
</tr>
<tr>
<td>12.165</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">n4140_s152/F</td>
</tr>
<tr>
<td>12.295</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td>n4140_s236/I0</td>
</tr>
<tr>
<td>12.712</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C5[3][B]</td>
<td style=" background: #97FFFF;">n4140_s236/F</td>
</tr>
<tr>
<td>12.842</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>n4140_s156/I2</td>
</tr>
<tr>
<td>13.255</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">n4140_s156/F</td>
</tr>
<tr>
<td>13.757</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][B]</td>
<td>n4140_s116/I0</td>
</tr>
<tr>
<td>14.170</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C3[1][B]</td>
<td style=" background: #97FFFF;">n4140_s116/F</td>
</tr>
<tr>
<td>14.452</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>n4140_s342/I1</td>
</tr>
<tr>
<td>14.662</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">n4140_s342/F</td>
</tr>
<tr>
<td>15.050</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[3][A]</td>
<td>n4140_s272/I1</td>
</tr>
<tr>
<td>15.282</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C7[3][A]</td>
<td style=" background: #97FFFF;">n4140_s272/F</td>
</tr>
<tr>
<td>15.551</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>n4140_s205/I2</td>
</tr>
<tr>
<td>15.761</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">n4140_s205/F</td>
</tr>
<tr>
<td>16.045</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>n4140_s354/I0</td>
</tr>
<tr>
<td>16.255</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">n4140_s354/F</td>
</tr>
<tr>
<td>16.643</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>n4140_s143/I1</td>
</tr>
<tr>
<td>16.853</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C9[1][B]</td>
<td style=" background: #97FFFF;">n4140_s143/F</td>
</tr>
<tr>
<td>16.981</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td>n4140_s193/I3</td>
</tr>
<tr>
<td>17.191</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C9[1][A]</td>
<td style=" background: #97FFFF;">n4140_s193/F</td>
</tr>
<tr>
<td>17.319</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td>n4140_s136/I2</td>
</tr>
<tr>
<td>17.740</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n4140_s136/F</td>
</tr>
<tr>
<td>18.394</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>n4140_s140/I1</td>
</tr>
<tr>
<td>18.763</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">n4140_s140/F</td>
</tr>
<tr>
<td>19.438</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n4140_s175/I0</td>
</tr>
<tr>
<td>19.648</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n4140_s175/F</td>
</tr>
<tr>
<td>19.760</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>n4140_s186/I2</td>
</tr>
<tr>
<td>20.129</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td style=" background: #97FFFF;">n4140_s186/F</td>
</tr>
<tr>
<td>20.437</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>n4140_s132/I1</td>
</tr>
<tr>
<td>20.806</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">n4140_s132/F</td>
</tr>
<tr>
<td>21.306</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>n4140_s102/I3</td>
</tr>
<tr>
<td>21.516</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td style=" background: #97FFFF;">n4140_s102/F</td>
</tr>
<tr>
<td>21.626</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td>n4140_s88/I2</td>
</tr>
<tr>
<td>22.039</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td style=" background: #97FFFF;">n4140_s88/F</td>
</tr>
<tr>
<td>22.193</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>n4140_s84/I0</td>
</tr>
<tr>
<td>22.606</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td style=" background: #97FFFF;">n4140_s84/F</td>
</tr>
<tr>
<td>22.608</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n4140_s83/I0</td>
</tr>
<tr>
<td>23.021</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n4140_s83/F</td>
</tr>
<tr>
<td>23.344</td>
<td>0.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">pwm_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.154</td>
<td>1.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>pwm_out_0_s0/CLK</td>
</tr>
<tr>
<td>12.103</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>pwm_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.874%; route: 1.519, 72.126%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.778, 60.165%; route: 8.154, 38.394%; tC2Q: 0.306, 1.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.250%; route: 1.567, 72.750%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_freq[1]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>pwm_freq[1]_1_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C9[0][B]</td>
<td style=" font-weight:bold;">pwm_freq[1]_1_s0/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>96</td>
<td>DSP_R19[1]</td>
<td>n4195_s0/A[1]</td>
</tr>
<tr>
<td>5.651</td>
<td>2.565</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DSP_R19[1]</td>
<td style=" background: #97FFFF;">n4195_s0/DOUT[21]</td>
</tr>
<tr>
<td>5.963</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>n4244_s130/I3</td>
</tr>
<tr>
<td>6.361</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">n4244_s130/F</td>
</tr>
<tr>
<td>6.491</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td>n4244_s174/I0</td>
</tr>
<tr>
<td>6.723</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C6[3][A]</td>
<td style=" background: #97FFFF;">n4244_s174/F</td>
</tr>
<tr>
<td>6.841</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td>n4244_s125/I2</td>
</tr>
<tr>
<td>7.051</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C6[2][A]</td>
<td style=" background: #97FFFF;">n4244_s125/F</td>
</tr>
<tr>
<td>7.485</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>n4244_s98/I2</td>
</tr>
<tr>
<td>7.695</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R16C6[2][B]</td>
<td style=" background: #97FFFF;">n4244_s98/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[3][A]</td>
<td>n4244_s176/I1</td>
</tr>
<tr>
<td>8.361</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C5[3][A]</td>
<td style=" background: #97FFFF;">n4244_s176/F</td>
</tr>
<tr>
<td>8.483</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[3][A]</td>
<td>n4244_s278/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.332</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R18C4[3][A]</td>
<td style=" background: #97FFFF;">n4244_s278/F</td>
</tr>
<tr>
<td>8.945</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td>n4244_s320/I3</td>
</tr>
<tr>
<td>9.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">n4244_s320/F</td>
</tr>
<tr>
<td>9.594</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[3][B]</td>
<td>n4244_s166/I1</td>
</tr>
<tr>
<td>9.992</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C2[3][B]</td>
<td style=" background: #97FFFF;">n4244_s166/F</td>
</tr>
<tr>
<td>10.274</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td>n4244_s279/I1</td>
</tr>
<tr>
<td>10.643</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">n4244_s279/F</td>
</tr>
<tr>
<td>11.075</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[3][B]</td>
<td>n4244_s218/I3</td>
</tr>
<tr>
<td>11.492</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C6[3][B]</td>
<td style=" background: #97FFFF;">n4244_s218/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>n4244_s229/I0</td>
</tr>
<tr>
<td>12.045</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">n4244_s229/F</td>
</tr>
<tr>
<td>12.311</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td>n4244_s161/I3</td>
</tr>
<tr>
<td>12.521</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">n4244_s161/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[3][A]</td>
<td>n4244_s211/I0</td>
</tr>
<tr>
<td>13.279</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C2[3][A]</td>
<td style=" background: #97FFFF;">n4244_s211/F</td>
</tr>
<tr>
<td>13.287</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C2[2][A]</td>
<td>n4244_s150/I3</td>
</tr>
<tr>
<td>13.656</td>
<td>0.369</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C2[2][A]</td>
<td style=" background: #97FFFF;">n4244_s150/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[3][A]</td>
<td>n4244_s222/I3</td>
</tr>
<tr>
<td>14.205</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C3[3][A]</td>
<td style=" background: #97FFFF;">n4244_s222/F</td>
</tr>
<tr>
<td>14.621</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td>n4244_s268/I2</td>
</tr>
<tr>
<td>14.831</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">n4244_s268/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[2][A]</td>
<td>n4244_s207/I0</td>
</tr>
<tr>
<td>15.326</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C3[2][A]</td>
<td style=" background: #97FFFF;">n4244_s207/F</td>
</tr>
<tr>
<td>15.708</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[3][A]</td>
<td>n4244_s149/I1</td>
</tr>
<tr>
<td>15.940</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R20C2[3][A]</td>
<td style=" background: #97FFFF;">n4244_s149/F</td>
</tr>
<tr>
<td>16.462</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td>n4244_s325/I1</td>
</tr>
<tr>
<td>16.672</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td style=" background: #97FFFF;">n4244_s325/F</td>
</tr>
<tr>
<td>16.798</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>n4244_s189/I3</td>
</tr>
<tr>
<td>17.211</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C7[1][B]</td>
<td style=" background: #97FFFF;">n4244_s189/F</td>
</tr>
<tr>
<td>17.476</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>n4244_s197/I3</td>
</tr>
<tr>
<td>17.889</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">n4244_s197/F</td>
</tr>
<tr>
<td>17.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][B]</td>
<td>n4244_s145/I0</td>
</tr>
<tr>
<td>18.260</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C7[1][B]</td>
<td style=" background: #97FFFF;">n4244_s145/F</td>
</tr>
<tr>
<td>18.483</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[2][B]</td>
<td>n4244_s181/I2</td>
</tr>
<tr>
<td>18.904</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C8[2][B]</td>
<td style=" background: #97FFFF;">n4244_s181/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>n4244_s133/I2</td>
</tr>
<tr>
<td>19.306</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">n4244_s133/F</td>
</tr>
<tr>
<td>19.719</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td>n4244_s106/I0</td>
</tr>
<tr>
<td>20.132</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C9[2][B]</td>
<td style=" background: #97FFFF;">n4244_s106/F</td>
</tr>
<tr>
<td>20.594</td>
<td>0.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>n4244_s137/I0</td>
</tr>
<tr>
<td>20.804</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td style=" background: #97FFFF;">n4244_s137/F</td>
</tr>
<tr>
<td>20.806</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][B]</td>
<td>n4244_s103/I0</td>
</tr>
<tr>
<td>21.219</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][B]</td>
<td style=" background: #97FFFF;">n4244_s103/F</td>
</tr>
<tr>
<td>21.221</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n4244_s89/I0</td>
</tr>
<tr>
<td>21.638</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n4244_s89/F</td>
</tr>
<tr>
<td>21.764</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>n4244_s84/I1</td>
</tr>
<tr>
<td>22.177</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">n4244_s84/F</td>
</tr>
<tr>
<td>22.361</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>n4244_s83/I0</td>
</tr>
<tr>
<td>22.571</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" background: #97FFFF;">n4244_s83/F</td>
</tr>
<tr>
<td>23.350</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[B]</td>
<td style=" font-weight:bold;">pwm_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.161</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[B]</td>
<td>pwm_out_1_s0/CLK</td>
</tr>
<tr>
<td>12.110</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT13[B]</td>
<td>pwm_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.554%; route: 1.543, 72.446%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.492, 58.869%; route: 8.422, 39.689%; tC2Q: 0.306, 1.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.155%; route: 1.574, 72.845%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[3]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n8463_s0/I0</td>
</tr>
<tr>
<td>8.694</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n8463_s0/F</td>
</tr>
<tr>
<td>10.631</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" font-weight:bold;">pwm_duty[3]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.127</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>pwm_duty[3]_5_s0/CLK</td>
</tr>
<tr>
<td>11.878</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>pwm_duty[3]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 22.295%; route: 6.281, 74.095%; tC2Q: 0.306, 3.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.589%; route: 1.541, 72.411%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n8463_s0/I0</td>
</tr>
<tr>
<td>8.694</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n8463_s0/F</td>
</tr>
<tr>
<td>10.479</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[3][A]</td>
<td style=" font-weight:bold;">pwm_duty[3]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.127</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[3][A]</td>
<td>pwm_duty[3]_1_s0/CLK</td>
</tr>
<tr>
<td>11.878</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[3][A]</td>
<td>pwm_duty[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 22.702%; route: 6.129, 73.622%; tC2Q: 0.306, 3.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.589%; route: 1.541, 72.411%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[3]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n8463_s0/I0</td>
</tr>
<tr>
<td>8.694</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n8463_s0/F</td>
</tr>
<tr>
<td>10.481</td>
<td>1.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" font-weight:bold;">pwm_duty[3]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>pwm_duty[3]_7_s0/CLK</td>
</tr>
<tr>
<td>11.883</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>pwm_duty[3]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 22.697%; route: 6.131, 73.629%; tC2Q: 0.306, 3.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[2]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n8479_s0/I1</td>
</tr>
<tr>
<td>8.657</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n8479_s0/F</td>
</tr>
<tr>
<td>10.357</td>
<td>1.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">pwm_freq[2]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.149</td>
<td>1.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>pwm_freq[2]_11_s0/CLK</td>
</tr>
<tr>
<td>11.900</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>pwm_freq[2]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.853, 22.589%; route: 6.044, 73.681%; tC2Q: 0.306, 3.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.307%; route: 1.562, 72.693%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.019</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>n8495_s0/I0</td>
</tr>
<tr>
<td>8.388</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n8495_s0/F</td>
</tr>
<tr>
<td>10.317</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">pwm_duty[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.167</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>pwm_duty[1]_0_s0/CLK</td>
</tr>
<tr>
<td>11.918</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>pwm_duty[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 23.152%; route: 5.967, 73.100%; tC2Q: 0.306, 3.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.086%; route: 1.580, 72.914%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.019</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>n8495_s0/I0</td>
</tr>
<tr>
<td>8.388</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n8495_s0/F</td>
</tr>
<tr>
<td>10.317</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" font-weight:bold;">pwm_duty[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.167</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>pwm_duty[1]_3_s0/CLK</td>
</tr>
<tr>
<td>11.918</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>pwm_duty[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 23.152%; route: 5.967, 73.100%; tC2Q: 0.306, 3.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.086%; route: 1.580, 72.914%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[3]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n8463_s0/I0</td>
</tr>
<tr>
<td>8.694</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n8463_s0/F</td>
</tr>
<tr>
<td>10.221</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td style=" font-weight:bold;">pwm_freq[3]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>pwm_freq[3]_10_s0/CLK</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>pwm_freq[3]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 23.428%; route: 5.871, 72.779%; tC2Q: 0.306, 3.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[3]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n8463_s0/I0</td>
</tr>
<tr>
<td>8.694</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n8463_s0/F</td>
</tr>
<tr>
<td>10.221</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" font-weight:bold;">pwm_freq[3]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>pwm_freq[3]_14_s0/CLK</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>pwm_freq[3]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 23.428%; route: 5.871, 72.779%; tC2Q: 0.306, 3.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n8463_s0/I0</td>
</tr>
<tr>
<td>8.694</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n8463_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td style=" font-weight:bold;">pwm_duty[3]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.159</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>pwm_duty[3]_0_s0/CLK</td>
</tr>
<tr>
<td>11.910</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>pwm_duty[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 23.382%; route: 5.887, 72.833%; tC2Q: 0.306, 3.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.181%; route: 1.572, 72.819%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n8463_s0/I0</td>
</tr>
<tr>
<td>8.694</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n8463_s0/F</td>
</tr>
<tr>
<td>10.237</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td style=" font-weight:bold;">pwm_duty[3]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.159</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td>pwm_duty[3]_3_s0/CLK</td>
</tr>
<tr>
<td>11.910</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C2[0][B]</td>
<td>pwm_duty[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 23.382%; route: 5.887, 72.833%; tC2Q: 0.306, 3.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.181%; route: 1.572, 72.819%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.019</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>n8495_s0/I0</td>
</tr>
<tr>
<td>8.388</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n8495_s0/F</td>
</tr>
<tr>
<td>10.182</td>
<td>1.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" font-weight:bold;">pwm_duty[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.139</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>pwm_duty[1]_4_s0/CLK</td>
</tr>
<tr>
<td>11.890</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>pwm_duty[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 23.541%; route: 5.832, 72.647%; tC2Q: 0.306, 3.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.435%; route: 1.552, 72.565%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[2]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n8479_s0/I1</td>
</tr>
<tr>
<td>8.657</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n8479_s0/F</td>
</tr>
<tr>
<td>10.175</td>
<td>1.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" font-weight:bold;">pwm_freq[2]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.142</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>pwm_freq[2]_15_s0/CLK</td>
</tr>
<tr>
<td>11.893</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>pwm_freq[2]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.853, 23.101%; route: 5.862, 73.084%; tC2Q: 0.306, 3.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.403%; route: 1.555, 72.597%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n8463_s0/I0</td>
</tr>
<tr>
<td>8.694</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n8463_s0/F</td>
</tr>
<tr>
<td>10.077</td>
<td>1.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td style=" font-weight:bold;">pwm_duty[3]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>pwm_duty[3]_4_s0/CLK</td>
</tr>
<tr>
<td>11.883</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>pwm_duty[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 23.854%; route: 5.727, 72.284%; tC2Q: 0.306, 3.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n8479_s0/I1</td>
</tr>
<tr>
<td>8.657</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n8479_s0/F</td>
</tr>
<tr>
<td>10.021</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">pwm_freq[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>pwm_freq[2]_1_s0/CLK</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>pwm_freq[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.853, 23.553%; route: 5.708, 72.557%; tC2Q: 0.306, 3.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[2]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n8479_s0/I1</td>
</tr>
<tr>
<td>8.657</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n8479_s0/F</td>
</tr>
<tr>
<td>10.021</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">pwm_freq[2]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>pwm_freq[2]_7_s0/CLK</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>pwm_freq[2]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.853, 23.553%; route: 5.708, 72.557%; tC2Q: 0.306, 3.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[2]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n8479_s0/I1</td>
</tr>
<tr>
<td>8.657</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n8479_s0/F</td>
</tr>
<tr>
<td>10.021</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">pwm_freq[2]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>pwm_freq[2]_9_s0/CLK</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>pwm_freq[2]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.853, 23.553%; route: 5.708, 72.557%; tC2Q: 0.306, 3.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[2]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n8479_s0/I1</td>
</tr>
<tr>
<td>8.657</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n8479_s0/F</td>
</tr>
<tr>
<td>10.021</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">pwm_freq[2]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>pwm_freq[2]_12_s0/CLK</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>pwm_freq[2]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.853, 23.553%; route: 5.708, 72.557%; tC2Q: 0.306, 3.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[2]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n8479_s0/I1</td>
</tr>
<tr>
<td>8.657</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n8479_s0/F</td>
</tr>
<tr>
<td>10.021</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">pwm_freq[2]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>pwm_freq[2]_13_s0/CLK</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>pwm_freq[2]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.853, 23.553%; route: 5.708, 72.557%; tC2Q: 0.306, 3.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[3]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.325</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n8463_s0/I0</td>
</tr>
<tr>
<td>8.694</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n8463_s0/F</td>
</tr>
<tr>
<td>9.906</td>
<td>1.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">pwm_freq[3]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.142</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>pwm_freq[3]_15_s0/CLK</td>
</tr>
<tr>
<td>11.893</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>pwm_freq[3]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 24.380%; route: 5.556, 71.673%; tC2Q: 0.306, 3.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.403%; route: 1.555, 72.597%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.019</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>n8495_s0/I0</td>
</tr>
<tr>
<td>8.388</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R8C17[2][B]</td>
<td style=" background: #97FFFF;">n8495_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" font-weight:bold;">pwm_duty[1]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.135</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>pwm_duty[1]_5_s0/CLK</td>
</tr>
<tr>
<td>11.886</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>pwm_duty[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 24.474%; route: 5.526, 71.564%; tC2Q: 0.306, 3.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.492%; route: 1.548, 72.508%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_len_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>para_len_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.459</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">para_len_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.146</td>
<td>2.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>n2925_s205/S0</td>
</tr>
<tr>
<td>5.353</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">n2925_s205/O</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n2925_s195/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n2925_s195/O</td>
</tr>
<tr>
<td>5.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>n2925_s190/I1</td>
</tr>
<tr>
<td>5.515</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">n2925_s190/O</td>
</tr>
<tr>
<td>5.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td>n2925_s187/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[3][B]</td>
<td style=" background: #97FFFF;">n2925_s187/O</td>
</tr>
<tr>
<td>6.339</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>n2925_s189/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.421</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" background: #97FFFF;">n2925_s189/F</td>
</tr>
<tr>
<td>6.886</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>n2930_s0/I1</td>
</tr>
<tr>
<td>7.336</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">n2930_s0/COUT</td>
</tr>
<tr>
<td>7.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>7.376</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">n2931_s0/COUT</td>
</tr>
<tr>
<td>7.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>7.416</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n2932_s0/COUT</td>
</tr>
<tr>
<td>7.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[2][B]</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>7.456</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">n2933_s0/COUT</td>
</tr>
<tr>
<td>7.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][A]</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">n2934_s0/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C18[0][B]</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>7.536</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n2935_s0/COUT</td>
</tr>
<tr>
<td>8.019</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>n8511_s0/I1</td>
</tr>
<tr>
<td>8.351</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">n8511_s0/F</td>
</tr>
<tr>
<td>9.861</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" font-weight:bold;">pwm_freq[0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>pwm_freq[0]_11_s0/CLK</td>
</tr>
<tr>
<td>11.895</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>pwm_freq[0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.853, 24.042%; route: 5.548, 71.987%; tC2Q: 0.306, 3.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.380%; route: 1.557, 72.620%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>checksum_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>checksum_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.291</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>checksum_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">checksum_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.438</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>n1310_s1/I0</td>
</tr>
<tr>
<td>1.591</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" background: #97FFFF;">n1310_s1/F</td>
</tr>
<tr>
<td>1.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">checksum_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.291</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>checksum_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>checksum_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.001%; route: 0.710, 54.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.001%; route: 0.710, 54.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>checksum_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>checksum_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.295</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>checksum_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">checksum_reg_2_s1/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>n1309_s0/I1</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">n1309_s0/F</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">checksum_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.295</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>checksum_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>checksum_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.862%; route: 0.714, 55.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.862%; route: 0.714, 55.138%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>checksum_reg_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>checksum_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.295</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>checksum_reg_6_s1/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">checksum_reg_6_s1/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>n1305_s0/I1</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">n1305_s0/F</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">checksum_reg_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.295</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>checksum_reg_6_s1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>checksum_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.862%; route: 0.714, 55.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.862%; route: 0.714, 55.138%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[1].pwm_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[1].pwm_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pwm_gen[1].pwm_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[1].pwm_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.426</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>n4188_s2/I2</td>
</tr>
<tr>
<td>1.579</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">n4188_s2/F</td>
</tr>
<tr>
<td>1.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[1].pwm_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pwm_gen[1].pwm_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.304</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pwm_gen[1].pwm_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[1].pwm_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[1].pwm_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>pwm_gen[1].pwm_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">pwm_gen[1].pwm_cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.426</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>n4185_s2/I2</td>
</tr>
<tr>
<td>1.579</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">n4185_s2/F</td>
</tr>
<tr>
<td>1.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">pwm_gen[1].pwm_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>pwm_gen[1].pwm_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.304</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>pwm_gen[1].pwm_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>para_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.274</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>para_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">para_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.424</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>n1302_s3/I0</td>
</tr>
<tr>
<td>1.577</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">n1302_s3/F</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">para_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.274</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>para_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>para_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.601%; route: 0.693, 54.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.601%; route: 0.693, 54.399%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[3].pwm_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[3].pwm_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.302</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>pwm_gen[3].pwm_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.443</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>n4391_s2/I3</td>
</tr>
<tr>
<td>1.605</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">n4391_s2/F</td>
</tr>
<tr>
<td>1.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.302</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>pwm_gen[3].pwm_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>pwm_gen[3].pwm_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.621%; route: 0.721, 55.379%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.621%; route: 0.721, 55.379%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[2].pwm_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[2].pwm_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.293</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>pwm_gen[2].pwm_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.434</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[2].pwm_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.443</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>n4295_s2/I2</td>
</tr>
<tr>
<td>1.596</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">n4295_s2/F</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[2].pwm_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.293</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>pwm_gen[2].pwm_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>pwm_gen[2].pwm_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.940%; route: 0.712, 55.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.940%; route: 0.712, 55.060%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[2].pwm_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[2].pwm_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.291</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>pwm_gen[2].pwm_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">pwm_gen[2].pwm_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>n4290_s2/I3</td>
</tr>
<tr>
<td>1.594</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">n4290_s2/F</td>
</tr>
<tr>
<td>1.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">pwm_gen[2].pwm_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.291</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>pwm_gen[2].pwm_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>pwm_gen[2].pwm_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.001%; route: 0.710, 54.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.001%; route: 0.710, 54.999%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[0].pwm_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[0].pwm_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>pwm_gen[0].pwm_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[0].pwm_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>n4084_s2/I2</td>
</tr>
<tr>
<td>1.582</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">n4084_s2/F</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[0].pwm_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>pwm_gen[0].pwm_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.304</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>pwm_gen[0].pwm_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.423%; route: 0.698, 54.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.423%; route: 0.698, 54.577%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[0].pwm_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[0].pwm_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>pwm_gen[0].pwm_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[0].pwm_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.425</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>n4079_s2/I3</td>
</tr>
<tr>
<td>1.578</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td style=" background: #97FFFF;">n4079_s2/F</td>
</tr>
<tr>
<td>1.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[0].pwm_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>pwm_gen[0].pwm_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>pwm_gen[0].pwm_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.566%; route: 0.694, 54.434%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.566%; route: 0.694, 54.434%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[2].pwm_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[2].pwm_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.291</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>pwm_gen[2].pwm_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[2].pwm_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>n4288_s2/I1</td>
</tr>
<tr>
<td>1.597</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">n4288_s2/F</td>
</tr>
<tr>
<td>1.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[2].pwm_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.291</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>pwm_gen[2].pwm_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>pwm_gen[2].pwm_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.001%; route: 0.710, 54.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.001%; route: 0.710, 54.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[0].pwm_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[0].pwm_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>pwm_gen[0].pwm_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[0].pwm_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.438</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>n4077_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">n4077_s2/F</td>
</tr>
<tr>
<td>1.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">pwm_gen[0].pwm_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>pwm_gen[0].pwm_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>pwm_gen[0].pwm_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>current_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>current_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.290</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>current_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.431</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">current_state_0_s0/Q</td>
</tr>
<tr>
<td>1.443</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>next_state_0_s6/I1</td>
</tr>
<tr>
<td>1.596</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">next_state_0_s6/F</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">current_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.290</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>current_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>current_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.036%; route: 0.709, 54.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.036%; route: 0.709, 54.964%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>para_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>para_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">para_cnt_5_s1/Q</td>
</tr>
<tr>
<td>1.437</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>n1298_s3/I2</td>
</tr>
<tr>
<td>1.590</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">n1298_s3/F</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">para_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>para_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>para_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.557%; route: 0.694, 54.443%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.018, 5.714%; tC2Q: 0.144, 45.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.557%; route: 0.694, 54.443%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[3].pwm_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[3].pwm_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.298</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>pwm_gen[3].pwm_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.439</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C7[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>n4399_s2/I2</td>
</tr>
<tr>
<td>1.651</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td style=" background: #97FFFF;">n4399_s2/F</td>
</tr>
<tr>
<td>1.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.298</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>pwm_gen[3].pwm_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>pwm_gen[3].pwm_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.758%; route: 0.717, 55.242%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.758%; route: 0.717, 55.242%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[3].pwm_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[3].pwm_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>pwm_gen[3].pwm_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>n4396_s2/I2</td>
</tr>
<tr>
<td>1.657</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">n4396_s2/F</td>
</tr>
<tr>
<td>1.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>pwm_gen[3].pwm_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>pwm_gen[3].pwm_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[0].pwm_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[0].pwm_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.271</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td>pwm_gen[0].pwm_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C3[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[0].pwm_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td>n4086_s2/I1</td>
</tr>
<tr>
<td>1.624</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td style=" background: #97FFFF;">n4086_s2/F</td>
</tr>
<tr>
<td>1.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[0].pwm_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.271</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td>pwm_gen[0].pwm_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C3[2][A]</td>
<td>pwm_gen[0].pwm_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.709%; route: 0.690, 54.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.709%; route: 0.690, 54.291%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[3].pwm_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[3].pwm_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.296</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>pwm_gen[3].pwm_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.437</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.446</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>n4388_s2/I3</td>
</tr>
<tr>
<td>1.652</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">n4388_s2/F</td>
</tr>
<tr>
<td>1.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.296</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>pwm_gen[3].pwm_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>pwm_gen[3].pwm_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.819%; route: 0.715, 55.181%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.819%; route: 0.715, 55.181%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[2].pwm_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[2].pwm_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.302</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>pwm_gen[2].pwm_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.443</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C8[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[2].pwm_cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>n4286_s2/I2</td>
</tr>
<tr>
<td>1.658</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">n4286_s2/F</td>
</tr>
<tr>
<td>1.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[2].pwm_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.302</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>pwm_gen[2].pwm_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>pwm_gen[2].pwm_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.621%; route: 0.721, 55.379%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.621%; route: 0.721, 55.379%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[1].pwm_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[1].pwm_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>pwm_gen[1].pwm_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C8[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[1].pwm_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>n4186_s2/I3</td>
</tr>
<tr>
<td>1.635</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">n4186_s2/F</td>
</tr>
<tr>
<td>1.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[1].pwm_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>pwm_gen[1].pwm_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.304</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>pwm_gen[1].pwm_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[3].pwm_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[3].pwm_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.293</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>pwm_gen[3].pwm_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.434</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R6C7[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.446</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>n4402_s4/I0</td>
</tr>
<tr>
<td>1.652</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td style=" background: #97FFFF;">n4402_s4/F</td>
</tr>
<tr>
<td>1.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[3].pwm_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.293</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>pwm_gen[3].pwm_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>pwm_gen[3].pwm_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.940%; route: 0.712, 55.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.382%; route: 0.012, 3.343%; tC2Q: 0.141, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.940%; route: 0.712, 55.060%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_gen[1].pwm_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_gen[1].pwm_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[2][A]</td>
<td>pwm_gen[1].pwm_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R16C12[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[1].pwm_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.432</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][A]</td>
<td>n4184_s2/I1</td>
</tr>
<tr>
<td>1.638</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][A]</td>
<td style=" background: #97FFFF;">n4184_s2/F</td>
</tr>
<tr>
<td>1.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][A]</td>
<td style=" font-weight:bold;">pwm_gen[1].pwm_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[2][A]</td>
<td>pwm_gen[1].pwm_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.304</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[2][A]</td>
<td>pwm_gen[1].pwm_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.382%; route: 0.012, 3.343%; tC2Q: 0.141, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>checksum_reg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>checksum_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.295</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>checksum_reg_5_s1/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">checksum_reg_5_s1/Q</td>
</tr>
<tr>
<td>1.505</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>n1306_s1/I0</td>
</tr>
<tr>
<td>1.658</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">n1306_s1/F</td>
</tr>
<tr>
<td>1.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">checksum_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.295</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>checksum_reg_5_s1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>checksum_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.862%; route: 0.714, 55.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.862%; route: 0.714, 55.138%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_buf[1]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_freq[2]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.291</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>para_buf[1]_7_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">para_buf[1]_7_s0/Q</td>
</tr>
<tr>
<td>1.654</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" font-weight:bold;">pwm_freq[2]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.291</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>pwm_freq[2]_15_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>pwm_freq[2]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.001%; route: 0.710, 54.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.001%; route: 0.710, 54.999%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cdc_tx_data_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.174</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_tx_data_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.309</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_tx_data_0_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>pwm_out_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.174</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_out_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.309</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_out_3_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>para_buf[11]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.171</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>para_buf[11]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>para_buf[11]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>para_buf[12]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.171</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>para_buf[12]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>para_buf[12]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>para_buf[57]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.171</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>para_buf[57]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>para_buf[57]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>para_buf[27]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.171</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>para_buf[27]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>para_buf[27]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>para_buf[56]_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.171</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>para_buf[56]_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>para_buf[56]_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>para_buf[25]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.171</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>para_buf[25]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>para_buf[25]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>para_buf[51]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.171</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>para_buf[51]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>para_buf[51]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>para_buf[51]_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.171</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>para_buf[51]_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>para_buf[51]_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>720</td>
<td>clk_d</td>
<td>-11.260</td>
<td>1.582</td>
</tr>
<tr>
<td>259</td>
<td>para_len_reg[0]</td>
<td>2.342</td>
<td>1.485</td>
</tr>
<tr>
<td>131</td>
<td>para_len_reg[1]</td>
<td>1.248</td>
<td>2.686</td>
</tr>
<tr>
<td>67</td>
<td>para_cnt[4]</td>
<td>6.730</td>
<td>1.232</td>
</tr>
<tr>
<td>66</td>
<td>para_len_reg[2]</td>
<td>2.592</td>
<td>1.526</td>
</tr>
<tr>
<td>66</td>
<td>para_cnt[3]</td>
<td>5.922</td>
<td>1.396</td>
</tr>
<tr>
<td>66</td>
<td>para_cnt[5]</td>
<td>6.975</td>
<td>0.930</td>
</tr>
<tr>
<td>34</td>
<td>para_len_reg[3]</td>
<td>2.527</td>
<td>1.513</td>
</tr>
<tr>
<td>24</td>
<td>n8463_3</td>
<td>1.248</td>
<td>1.937</td>
</tr>
<tr>
<td>24</td>
<td>n8479_3</td>
<td>1.544</td>
<td>1.700</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C38</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C39</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C48</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C49</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C65</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
