{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1703233945747 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_reset_controller_1922/synth/altera_reset_controller.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946464 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_reset_controller_1922/synth/altera_reset_synchronizer.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946464 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946466 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946466 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946466 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946466 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946466 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946466 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946467 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946467 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946467 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946467 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946467 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946468 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946468 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946468 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_reset_controller_1922/synth/altera_reset_controller.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946469 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_reset_controller_1922/synth/altera_reset_synchronizer.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946469 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946581 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946583 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946584 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946584 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946590 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946590 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946591 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946602 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946620 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1703233946620 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ff_macro.sv(40) " "Verilog HDL warning at ff_macro.sv(40): block identifier is required on this block" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_hps_100/synth/ready_latency/ff_macro.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_hps_100/synth/ready_latency/ff_macro.sv" 40 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1703233948905 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ff_macro.sv(40) " "Verilog HDL warning at ff_macro.sv(40): block identifier is required on this block" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/ff_macro.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/ff_macro.sv" 40 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1703233949012 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv(15) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv(15): analyzing included file hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1703233949039 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL warning at phy_arch_fp_interface.sv(114): module AXI_BUS is previously defined, ignoring this definition" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1703233949040 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL info at phy_arch_fp_interface.sv(114): previous definition of module AXI_BUS is here" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1703233949040 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv(15) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv(15): back to file 'hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1703233949040 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv(15) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv(15): analyzing included file hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1703233949054 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL warning at phy_arch_fp_interface.sv(114): module AXI_BUS is previously defined, ignoring this definition" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1703233949055 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL info at phy_arch_fp_interface.sv(114): previous definition of module AXI_BUS is here" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1703233949055 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv(15) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv(15): back to file 'hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_wide.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1703233949055 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv(15) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv(15): analyzing included file hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1703233949059 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL warning at phy_arch_fp_interface.sv(114): module AXI_BUS is previously defined, ignoring this definition" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1703233949059 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL info at phy_arch_fp_interface.sv(114): previous definition of module AXI_BUS is here" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1703233949059 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv(15) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv(15): back to file 'hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_hmc_slim.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1703233949059 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv(15) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv(15): analyzing included file hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1703233949066 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL warning at phy_arch_fp_interface.sv(114): module AXI_BUS is previously defined, ignoring this definition" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1703233949066 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL info at phy_arch_fp_interface.sv(114): previous definition of module AXI_BUS is here" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1703233949066 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv(15) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv(15): back to file 'hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_fa_noc.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1703233949066 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv(16) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv(16): analyzing included file hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1703233949090 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL warning at phy_arch_fp_interface.sv(114): module AXI_BUS is previously defined, ignoring this definition" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1703233949090 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL info at phy_arch_fp_interface.sv(114): previous definition of module AXI_BUS is here" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1703233949090 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv(16) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv(16): back to file 'hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_wide.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1703233949090 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv(16) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv(16): analyzing included file hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1703233949093 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL warning at phy_arch_fp_interface.sv(114): module AXI_BUS is previously defined, ignoring this definition" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1703233949093 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS phy_arch_fp_interface.sv(114) " "Verilog HDL info at phy_arch_fp_interface.sv(114): previous definition of module AXI_BUS is here" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/phy_arch_fp_interface.sv" 114 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1703233949093 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv(16) " "Verilog HDL info at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv(16): back to file 'hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_fbr_axi_adapter_slim.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1703233949093 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"ghrd_agilex5_top\"" {  } {  } 0 0 "Elaborating from top-level entity \"ghrd_agilex5_top\"" 0 0 "0" 0 0 1703233956421 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "intel_sundancemesa_hps_100; intel_usbphy_gts_100; intel_sundancemesa_mpfe_100; intel_agilex_5_soc_200; agilex_hps; emif_ph2_phy_arch_fp_600; emif_ph2_cal_arch_fp_400; emif_ph2_cal_400; emif_ph2_600; altera_gpio_core10_ph2_2200; altera_gpio_2200; qsys_interface_bridge_10; emif_hps_ph2_600; emif_hps; intel_srcss_gts_200; gts_inst; altera_merlin_axi_translator_1931; altera_mm_interconnect_1920; altera_reset_controller_1922; hps_subsys; jtag_clk; jtag_rst_in; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_jtag_avalon_master_191; hps_m; fpga_m; jtag_subsys; periph_clk; periph_rst_in; altera_avalon_sysid_qsys_1915; sysid; altera_avalon_pio_1923; button_pio; dipsw_pio; led_pio; altera_avalon_mm_bridge_2010; pb_cpu_0; intel_ssgdma_110; ssgdma_0; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_axi_slave_ni_1971; altera_avalon_st_pipeline_stage_1930; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; peripheral_subsys; clk_100; rst_in; intel_user_rst_clkgate_100; user_rst_clkgate_0; intel_onchip_memory_147; ocm; altera_address_span_extender_1920; ext_hps_m_master; altera_merlin_width_adapter_1933; altera_merlin_axi_master_ni_1962; altera_merlin_burst_adapter_1931; altera_irq_mapper_2001; qsys_top " "Library search order is as follows: \"intel_sundancemesa_hps_100; intel_usbphy_gts_100; intel_sundancemesa_mpfe_100; intel_agilex_5_soc_200; agilex_hps; emif_ph2_phy_arch_fp_600; emif_ph2_cal_arch_fp_400; emif_ph2_cal_400; emif_ph2_600; altera_gpio_core10_ph2_2200; altera_gpio_2200; qsys_interface_bridge_10; emif_hps_ph2_600; emif_hps; intel_srcss_gts_200; gts_inst; altera_merlin_axi_translator_1931; altera_mm_interconnect_1920; altera_reset_controller_1922; hps_subsys; jtag_clk; jtag_rst_in; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_jtag_avalon_master_191; hps_m; fpga_m; jtag_subsys; periph_clk; periph_rst_in; altera_avalon_sysid_qsys_1915; sysid; altera_avalon_pio_1923; button_pio; dipsw_pio; led_pio; altera_avalon_mm_bridge_2010; pb_cpu_0; intel_ssgdma_110; ssgdma_0; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_axi_slave_ni_1971; altera_avalon_st_pipeline_stage_1930; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; peripheral_subsys; clk_100; rst_in; intel_user_rst_clkgate_100; user_rst_clkgate_0; intel_onchip_memory_147; ocm; altera_address_span_extender_1920; ext_hps_m_master; altera_merlin_width_adapter_1933; altera_merlin_axi_master_ni_1962; altera_merlin_burst_adapter_1931; altera_irq_mapper_2001; qsys_top\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1703233956524 ""}
{ "Warning" "WVRFX2_VERI_ASSIGNMENT_TO_INPUT" "o_reconfig_readdata agilex_hps_intel_usbphy_gts_100_td2whqy.sv(765) " "Verilog HDL warning at agilex_hps_intel_usbphy_gts_100_td2whqy.sv(765): value assigned to input \"o_reconfig_readdata\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" 765 0 0 0 } }  } 0 13471 "Verilog HDL warning at %2!s!: value assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1703233957073 ""}
{ "Warning" "WVRFX2_VERI_ASSIGNMENT_TO_INPUT" "o_reconfig_readdatavalid agilex_hps_intel_usbphy_gts_100_td2whqy.sv(766) " "Verilog HDL warning at agilex_hps_intel_usbphy_gts_100_td2whqy.sv(766): value assigned to input \"o_reconfig_readdatavalid\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" 766 0 0 0 } }  } 0 13471 "Verilog HDL warning at %2!s!: value assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1703233957073 ""}
{ "Warning" "WVRFX2_VERI_ASSIGNMENT_TO_INPUT" "o_reconfig_waitrequest agilex_hps_intel_usbphy_gts_100_td2whqy.sv(767) " "Verilog HDL warning at agilex_hps_intel_usbphy_gts_100_td2whqy.sv(767): value assigned to input \"o_reconfig_waitrequest\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" 767 0 0 0 } }  } 0 13471 "Verilog HDL warning at %2!s!: value assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1703233957073 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_agilex_config_reset_release_endpoint rtl altera_agilex_config_reset_release_endpoint.vhd(120) " "VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity \"altera_agilex_config_reset_release_endpoint\" with architecture \"rtl\"" {  } { { "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd" "" { Text "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1703233957317 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric agilex_config_reset_release dir agent psig 142e1a3c\}\")(1,60) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric agilex_config_reset_release dir agent psig 142e1a3c\}\")(1,60)\" with architecture \"rtl\"" {  } { { "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1703233957318 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3) rtl sld_jtag_endpoint_adapter.vhd(96) " "VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity \"sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3)\" with architecture \"rtl\"" {  } { { "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" "" { Text "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 96 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1703233957320 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1) rtl altera_sld_agent_endpoint.vhd(120) " "VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity \"altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)\" with architecture \"rtl\"" {  } { { "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" "" { Text "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1703233957321 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127)\" with architecture \"rtl\"" {  } { { "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1703233957321 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "1 3 ir_out altera_avalon_st_jtag_interface.v(93) " "Verilog HDL warning at altera_avalon_st_jtag_interface.v(93): actual bit length 1 differs from formal bit length 3 for port \"ir_out\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" 93 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 1 0 "Design Software" 0 -1 1703233957323 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem fpga_m_altera_avalon_sc_fifo_1931_fzgstwy.v(125) " "Verilog HDL info at fpga_m_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_sc_fifo_1931/synth/fpga_m_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_sc_fifo_1931/synth/fpga_m_altera_avalon_sc_fifo_1931_fzgstwy.v" 125 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233957333 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem fpga_m_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at fpga_m_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_sc_fifo_1931/synth/fpga_m_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/altera_avalon_sc_fifo_1931/synth/fpga_m_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233957333 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fpga_m_channel_adapter_1921_5wnzrci.sv(91) " "Verilog HDL assignment warning at fpga_m_channel_adapter_1921_5wnzrci.sv(91): truncated value with size 8 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/channel_adapter_1921/synth/fpga_m_channel_adapter_1921_5wnzrci.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/fpga_m/channel_adapter_1921/synth/fpga_m_channel_adapter_1921_5wnzrci.sv" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233957343 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem hps_m_altera_avalon_sc_fifo_1931_fzgstwy.v(125) " "Verilog HDL info at hps_m_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_sc_fifo_1931/synth/hps_m_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_sc_fifo_1931/synth/hps_m_altera_avalon_sc_fifo_1931_fzgstwy.v" 125 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233957346 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem hps_m_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at hps_m_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_sc_fifo_1931/synth/hps_m_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/altera_avalon_sc_fifo_1931/synth/hps_m_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233957346 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 hps_m_channel_adapter_1921_5wnzrci.sv(91) " "Verilog HDL assignment warning at hps_m_channel_adapter_1921_5wnzrci.sv(91): truncated value with size 8 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/channel_adapter_1921/synth/hps_m_channel_adapter_1921_5wnzrci.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m/channel_adapter_1921/synth/hps_m_channel_adapter_1921_5wnzrci.sv" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233957349 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "2 18 x_std_sm_hssi_pcie_pcs_lane_0__i_txpipe_txdeemph agilex_hps_intel_usbphy_gts_100_td2whqy.sv(679) " "Verilog HDL warning at agilex_hps_intel_usbphy_gts_100_td2whqy.sv(679): actual bit length 2 differs from formal bit length 18 for port \"x_std_sm_hssi_pcie_pcs_lane_0__i_txpipe_txdeemph\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" 679 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1703233957593 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "16 40 x_std_sm_hssi_pcie_pcs_lane_0__i_txpipe_txdata agilex_hps_intel_usbphy_gts_100_td2whqy.sv(685) " "Verilog HDL warning at agilex_hps_intel_usbphy_gts_100_td2whqy.sv(685): actual bit length 16 differs from formal bit length 40 for port \"x_std_sm_hssi_pcie_pcs_lane_0__i_txpipe_txdata\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" 685 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1703233957593 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "2 4 x_std_sm_hssi_pcie_pcs_lane_0__i_txpipe_txdatak agilex_hps_intel_usbphy_gts_100_td2whqy.sv(688) " "Verilog HDL warning at agilex_hps_intel_usbphy_gts_100_td2whqy.sv(688): actual bit length 2 differs from formal bit length 4 for port \"x_std_sm_hssi_pcie_pcs_lane_0__i_txpipe_txdatak\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" 688 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1703233957593 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "16 40 x_std_sm_hssi_pcie_pcs_lane_0__o_rxpipe_rxdata agilex_hps_intel_usbphy_gts_100_td2whqy.sv(738) " "Verilog HDL warning at agilex_hps_intel_usbphy_gts_100_td2whqy.sv(738): actual bit length 16 differs from formal bit length 40 for port \"x_std_sm_hssi_pcie_pcs_lane_0__o_rxpipe_rxdata\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" 738 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1703233957593 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "2 4 x_std_sm_hssi_pcie_pcs_lane_0__o_rxpipe_rxdatak agilex_hps_intel_usbphy_gts_100_td2whqy.sv(739) " "Verilog HDL warning at agilex_hps_intel_usbphy_gts_100_td2whqy.sv(739): actual bit length 2 differs from formal bit length 4 for port \"x_std_sm_hssi_pcie_pcs_lane_0__o_rxpipe_rxdatak\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/agilex_hps_intel_usbphy_gts_100_td2whqy.sv" 739 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1703233957593 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 mpfe_ready_latency_adapter.sv(1775) " "Verilog HDL assignment warning at mpfe_ready_latency_adapter.sv(1775): truncated value with size 15 to match size of target (7)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1775 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233957614 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 mpfe_ready_latency_adapter.sv(2239) " "Verilog HDL assignment warning at mpfe_ready_latency_adapter.sv(2239): truncated value with size 15 to match size of target (7)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 2239 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233957773 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "core_avl_readdata\[7\] emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_pll.sv(71) " "Net \"core_avl_readdata\[7\]\" does not have a driver at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_pll.sv(71)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_pll.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_atom_inst_pll.sv" 71 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233958571 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "comp_to_seq__avl_readdata\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(195) " "Net \"comp_to_seq__avl_readdata\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(195)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 195 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960113 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane0\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(203) " "Net \"periph0_to_seq__avl_readdata_lane0\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(203)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 203 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane1\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(204) " "Net \"periph0_to_seq__avl_readdata_lane1\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(204)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 204 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane2\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(205) " "Net \"periph0_to_seq__avl_readdata_lane2\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(205)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 205 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane3\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(206) " "Net \"periph0_to_seq__avl_readdata_lane3\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(206)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 206 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane4\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(207) " "Net \"periph0_to_seq__avl_readdata_lane4\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(207)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 207 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane5\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(208) " "Net \"periph0_to_seq__avl_readdata_lane5\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(208)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 208 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane6\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(209) " "Net \"periph0_to_seq__avl_readdata_lane6\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(209)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 209 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane7\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(210) " "Net \"periph0_to_seq__avl_readdata_lane7\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(210)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 210 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "pll0_to_seq__avl_readdata\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(217) " "Net \"pll0_to_seq__avl_readdata\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(217)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 217 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "pll1_to_seq__avl_readdata\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(218) " "Net \"pll1_to_seq__avl_readdata\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(218)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 218 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "pll2_to_seq__avl_readdata\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(219) " "Net \"pll2_to_seq__avl_readdata\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(219)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 219 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_ckgen\[31\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(226) " "Net \"periph0_to_seq__avl_readdata_ckgen\[31\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(226)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 226 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__phy_clk emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(227) " "Net \"periph0_to_seq__phy_clk\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(227)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 227 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__phy_clksync emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(228) " "Net \"periph0_to_seq__phy_clksync\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(228)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 228 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph1_to_seq__phy_clk emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(229) " "Net \"periph1_to_seq__phy_clk\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(229)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 229 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph1_to_seq__phy_clksync emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(230) " "Net \"periph1_to_seq__phy_clksync\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(230)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 230 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa0_to_seq__rddata\[95\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(231) " "Net \"periph0_pa0_to_seq__rddata\[95\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(231)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 231 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa1_to_seq__rddata\[95\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(232) " "Net \"periph0_pa1_to_seq__rddata\[95\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(232)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 232 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa2_to_seq__rddata\[95\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(233) " "Net \"periph0_pa2_to_seq__rddata\[95\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(233)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 233 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa3_to_seq__rddata\[95\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(234) " "Net \"periph0_pa3_to_seq__rddata\[95\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(234)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 234 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960114 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa4_to_seq__rddata\[95\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(235) " "Net \"periph0_pa4_to_seq__rddata\[95\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(235)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 235 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960115 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa5_to_seq__rddata\[95\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(236) " "Net \"periph0_pa5_to_seq__rddata\[95\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(236)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 236 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960115 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa6_to_seq__rddata\[95\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(237) " "Net \"periph0_pa6_to_seq__rddata\[95\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(237)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 237 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960115 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa7_to_seq__rddata\[95\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(238) " "Net \"periph0_pa7_to_seq__rddata\[95\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(238)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 238 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960115 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "cpa_to_fa__lock\[1\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(290) " "Net \"cpa_to_fa__lock\[1\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(290)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 290 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960115 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph_calbus_0_b\[1097\] emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(563) " "Net \"periph_calbus_0_b\[1097\]\" does not have a driver at emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv(563)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_cal_arch_fp_400/synth/emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa_cal_arch_fp_top.sv" 563 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233960115 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hps_subsys_altera_merlin_axi_translator_1931_d46vvwa.sv(655) " "Verilog HDL assignment warning at hps_subsys_altera_merlin_axi_translator_1931_d46vvwa.sv(655): truncated value with size 32 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_merlin_axi_translator_1931/synth/hps_subsys_altera_merlin_axi_translator_1931_d46vvwa.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys/altera_merlin_axi_translator_1931/synth/hps_subsys_altera_merlin_axi_translator_1931_d46vvwa.sv" 655 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233960217 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 button_pio_altera_avalon_pio_1923_6oy5cja.v(94) " "Verilog HDL assignment warning at button_pio_altera_avalon_pio_1923_6oy5cja.v(94): truncated value with size 2 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/button_pio/altera_avalon_pio_1923/synth/button_pio_altera_avalon_pio_1923_6oy5cja.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/button_pio/altera_avalon_pio_1923/synth/button_pio_altera_avalon_pio_1923_6oy5cja.v" 94 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233960239 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 button_pio_altera_avalon_pio_1923_6oy5cja.v(106) " "Verilog HDL assignment warning at button_pio_altera_avalon_pio_1923_6oy5cja.v(106): truncated value with size 2 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/button_pio/altera_avalon_pio_1923/synth/button_pio_altera_avalon_pio_1923_6oy5cja.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/button_pio/altera_avalon_pio_1923/synth/button_pio_altera_avalon_pio_1923_6oy5cja.v" 106 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233960239 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 button_pio_altera_avalon_pio_1923_6oy5cja.v(118) " "Verilog HDL assignment warning at button_pio_altera_avalon_pio_1923_6oy5cja.v(118): truncated value with size 2 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/button_pio/altera_avalon_pio_1923/synth/button_pio_altera_avalon_pio_1923_6oy5cja.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/button_pio/altera_avalon_pio_1923/synth/button_pio_altera_avalon_pio_1923_6oy5cja.v" 118 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233960239 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 button_pio_altera_avalon_pio_1923_6oy5cja.v(130) " "Verilog HDL assignment warning at button_pio_altera_avalon_pio_1923_6oy5cja.v(130): truncated value with size 2 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/button_pio/altera_avalon_pio_1923/synth/button_pio_altera_avalon_pio_1923_6oy5cja.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/button_pio/altera_avalon_pio_1923/synth/button_pio_altera_avalon_pio_1923_6oy5cja.v" 130 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233960239 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dipsw_pio_altera_avalon_pio_1923_6oy5cja.v(94) " "Verilog HDL assignment warning at dipsw_pio_altera_avalon_pio_1923_6oy5cja.v(94): truncated value with size 2 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio/altera_avalon_pio_1923/synth/dipsw_pio_altera_avalon_pio_1923_6oy5cja.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio/altera_avalon_pio_1923/synth/dipsw_pio_altera_avalon_pio_1923_6oy5cja.v" 94 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233960240 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dipsw_pio_altera_avalon_pio_1923_6oy5cja.v(106) " "Verilog HDL assignment warning at dipsw_pio_altera_avalon_pio_1923_6oy5cja.v(106): truncated value with size 2 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio/altera_avalon_pio_1923/synth/dipsw_pio_altera_avalon_pio_1923_6oy5cja.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio/altera_avalon_pio_1923/synth/dipsw_pio_altera_avalon_pio_1923_6oy5cja.v" 106 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233960241 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dipsw_pio_altera_avalon_pio_1923_6oy5cja.v(118) " "Verilog HDL assignment warning at dipsw_pio_altera_avalon_pio_1923_6oy5cja.v(118): truncated value with size 2 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio/altera_avalon_pio_1923/synth/dipsw_pio_altera_avalon_pio_1923_6oy5cja.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio/altera_avalon_pio_1923/synth/dipsw_pio_altera_avalon_pio_1923_6oy5cja.v" 118 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233960248 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dipsw_pio_altera_avalon_pio_1923_6oy5cja.v(130) " "Verilog HDL assignment warning at dipsw_pio_altera_avalon_pio_1923_6oy5cja.v(130): truncated value with size 2 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio/altera_avalon_pio_1923/synth/dipsw_pio_altera_avalon_pio_1923_6oy5cja.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/dipsw_pio/altera_avalon_pio_1923/synth/dipsw_pio_altera_avalon_pio_1923_6oy5cja.v" 130 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1703233960248 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 22 peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv(452) " "Verilog HDL assignment warning at peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv(452): truncated value with size 23 to match size of target (22)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv" 452 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233960941 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 22 peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv(866) " "Verilog HDL assignment warning at peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv(866): truncated value with size 23 to match size of target (22)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv" 866 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233960942 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 22 peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv(1133) " "Verilog HDL assignment warning at peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv(1133): truncated value with size 23 to match size of target (22)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_axi_slave_ni_1971/synth/peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq.sv" 1133 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233960944 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem peripheral_subsys_altera_avalon_sc_fifo_1931_vhmcgqy.v(126) " "Verilog HDL info at peripheral_subsys_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_avalon_sc_fifo_1931/synth/peripheral_subsys_altera_avalon_sc_fifo_1931_vhmcgqy.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_avalon_sc_fifo_1931/synth/peripheral_subsys_altera_avalon_sc_fifo_1931_vhmcgqy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233960962 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(121) " "Verilog HDL warning at peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(121): right shift count is greater than or equal to the width of the value" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" 121 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1703233960980 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(128) " "Verilog HDL warning at peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(128): right shift count is greater than or equal to the width of the value" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" 128 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1703233960981 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(135) " "Verilog HDL warning at peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(135): right shift count is greater than or equal to the width of the value" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" 135 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1703233960981 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(142) " "Verilog HDL warning at peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(142): right shift count is greater than or equal to the width of the value" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" 142 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1703233960981 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(149) " "Verilog HDL warning at peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(149): right shift count is greater than or equal to the width of the value" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" 149 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1703233960981 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(156) " "Verilog HDL warning at peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv(156): right shift count is greater than or equal to the width of the value" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_demultiplexer_1921/synth/peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga.sv" 156 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1703233960981 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "peripheral_subsys_altera_merlin_multiplexer_1922_ipyx2my.sv(399) " "Verilog HDL Case Statement warning at peripheral_subsys_altera_merlin_multiplexer_1922_ipyx2my.sv(399): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_multiplexer_1922/synth/peripheral_subsys_altera_merlin_multiplexer_1922_ipyx2my.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys/altera_merlin_multiplexer_1922/synth/peripheral_subsys_altera_merlin_multiplexer_1922_ipyx2my.sv" 399 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1703233960991 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv(93) " "Verilog HDL warning at qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv(93): right shift count is greater than or equal to the width of the value" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv" 93 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1703233961070 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv(100) " "Verilog HDL warning at qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv(100): right shift count is greater than or equal to the width of the value" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv" 100 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1703233961070 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "qsys_top_altera_merlin_multiplexer_1922_teuq5zq.sv(331) " "Verilog HDL Case Statement warning at qsys_top_altera_merlin_multiplexer_1922_teuq5zq.sv(331): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_teuq5zq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_teuq5zq.sv" 331 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1703233961075 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "datachk_array qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv(355) " "Verilog HDL info at qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv(355): extracting RAM for identifier 'datachk_array'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv" 355 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961079 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "data_array qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv(369) " "Verilog HDL info at qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv(369): extracting RAM for identifier 'data_array'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv" 369 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961080 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "byteen_array qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv(370) " "Verilog HDL info at qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv(370): extracting RAM for identifier 'byteen_array'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv" 370 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961080 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 18 qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv(452) " "Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv(452): truncated value with size 64 to match size of target (18)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv" 452 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233961235 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 18 qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv(866) " "Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv(866): truncated value with size 64 to match size of target (18)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv" 866 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233961237 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 18 qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv(1133) " "Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv(1133): truncated value with size 64 to match size of target (18)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv" 1133 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233961241 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126) " "Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961272 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126) " "Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961280 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "qsys_top_altera_merlin_multiplexer_1922_vgwgk4i.sv(322) " "Verilog HDL Case Statement warning at qsys_top_altera_merlin_multiplexer_1922_vgwgk4i.sv(322): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_vgwgk4i.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_vgwgk4i.sv" 322 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1703233961341 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "qsys_top_altera_merlin_multiplexer_1922_ksgr2rq.sv(322) " "Verilog HDL Case Statement warning at qsys_top_altera_merlin_multiplexer_1922_ksgr2rq.sv(322): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_ksgr2rq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_ksgr2rq.sv" 322 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1703233961349 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "qsys_top_altera_merlin_multiplexer_1922_5yug5ta.sv(307) " "Verilog HDL Case Statement warning at qsys_top_altera_merlin_multiplexer_1922_5yug5ta.sv(307): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_5yug5ta.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_5yug5ta.sv" 307 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1703233961355 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "qsys_top_altera_merlin_multiplexer_1922_pg4uvbq.sv(348) " "Verilog HDL Case Statement warning at qsys_top_altera_merlin_multiplexer_1922_pg4uvbq.sv(348): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_pg4uvbq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_pg4uvbq.sv" 348 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1703233961366 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "qsys_top_altera_merlin_multiplexer_1922_zama6oq.sv(331) " "Verilog HDL Case Statement warning at qsys_top_altera_merlin_multiplexer_1922_zama6oq.sv(331): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_zama6oq.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_zama6oq.sv" 331 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1703233961374 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "datachk_array qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv(355) " "Verilog HDL info at qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv(355): extracting RAM for identifier 'datachk_array'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv" 355 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961379 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "data_array qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv(369) " "Verilog HDL info at qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv(369): extracting RAM for identifier 'data_array'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv" 369 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961379 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "byteen_array qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv(370) " "Verilog HDL info at qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv(370): extracting RAM for identifier 'byteen_array'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv" 370 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961379 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "datachk_array qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv(355) " "Verilog HDL info at qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv(355): extracting RAM for identifier 'datachk_array'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv" 355 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961398 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "data_array qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv(369) " "Verilog HDL info at qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv(369): extracting RAM for identifier 'data_array'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv" 369 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961398 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "byteen_array qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv(370) " "Verilog HDL info at qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv(370): extracting RAM for identifier 'byteen_array'" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv" 370 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1703233961398 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv(655) " "Verilog HDL assignment warning at qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv(655): truncated value with size 8 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_translator_1931/synth/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_translator_1931/synth/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv" 655 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233961522 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv(656) " "Verilog HDL assignment warning at qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv(656): truncated value with size 8 to match size of target (1)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_translator_1931/synth/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_translator_1931/synth/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv" 656 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1703233961523 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "2 1 emif_hps_emif_mem_0_mem_bg ghrd_agilex5_top.v(135) " "Verilog HDL warning at ghrd_agilex5_top.v(135): actual bit length 2 differs from formal bit length 1 for port \"emif_hps_emif_mem_0_mem_bg\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ghrd_agilex5_top.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ghrd_agilex5_top.v" 135 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1703233961541 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "core_fanoc_axi_intf\[1\].awprot\[2\] emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv(524) " "Net \"core_fanoc_axi_intf\[1\].awprot\[2\]\" does not have a driver at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv(524)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv" 524 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233961641 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "fbr_axi_adapter_intf\[1\].awid\[6\] emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv(526) " "Net \"fbr_axi_adapter_intf\[1\].awid\[6\]\" does not have a driver at emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv(526)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps/emif_ph2_phy_arch_fp_600/synth/emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi_phy_arch_fp_top.sv" 526 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703233961641 ""}
{ "Info" "IVRFX2_VRFX_FSM_HAS_UNCLEAN_RESET" "mgr_c_st " "Can't recognize finite state machine \"mgr_c_st\" because it has a complex reset state" {  } {  } 0 13246 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Design Software" 0 -1 1703233967359 ""}
{ "Info" "IVRFX2_VRFX_FSM_HAS_UNCLEAN_RESET" "sub_c_st " "Can't recognize finite state machine \"sub_c_st\" because it has a complex reset state" {  } {  } 0 13246 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Design Software" 0 -1 1703233967359 ""}
{ "Info" "0" "" "Found 602 design entities" {  } {  } 0 0 "Found 602 design entities" 0 0 "0" 0 0 1703233981560 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "usb31_phy_reconfig_slave_readdatavalid agilex_hps_intel_agilex_5_soc_200_ggg2xkq gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\" of " "Output port \"usb31_phy_reconfig_slave_readdatavalid\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\" of entity \"agilex_hps_intel_agilex_5_soc_200_ggg2xkq\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_agilex_5_soc_200/synth/agilex_hps_intel_agilex_5_soc_200_ggg2xkq.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_agilex_5_soc_200/synth/agilex_hps_intel_agilex_5_soc_200_ggg2xkq.v" 150 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984784 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "usb31_phy_reconfig_slave_readdata\[0..31\] agilex_hps_intel_agilex_5_soc_200_ggg2xkq gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\" of " "Output port \"usb31_phy_reconfig_slave_readdata\[0..31\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\" of entity \"agilex_hps_intel_agilex_5_soc_200_ggg2xkq\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_agilex_5_soc_200/synth/agilex_hps_intel_agilex_5_soc_200_ggg2xkq.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_agilex_5_soc_200/synth/agilex_hps_intel_agilex_5_soc_200_ggg2xkq.v" 153 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984784 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "usb31_phy_reconfig_slave_waitrequest agilex_hps_intel_agilex_5_soc_200_ggg2xkq gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\" of " "Output port \"usb31_phy_reconfig_slave_waitrequest\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\" of entity \"agilex_hps_intel_agilex_5_soc_200_ggg2xkq\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_agilex_5_soc_200/synth/agilex_hps_intel_agilex_5_soc_200_ggg2xkq.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_agilex_5_soc_200/synth/agilex_hps_intel_agilex_5_soc_200_ggg2xkq.v" 155 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984784 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "hps2mpfe_ccu_rst\[0\] agilex_hps_intel_sundancemesa_hps_100_7splw2q gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_hps\" of " "Output port \"hps2mpfe_ccu_rst\[0\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_hps\" of entity \"agilex_hps_intel_sundancemesa_hps_100_7splw2q\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_hps_100/synth/agilex_hps_intel_sundancemesa_hps_100_7splw2q.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_hps_100/synth/agilex_hps_intel_sundancemesa_hps_100_7splw2q.v" 210 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984784 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif_mem_cfg_araddr\[27..31\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif_mem_cfg_araddr\[27..31\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 123 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif_mem_cfg_awaddr\[27..31\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif_mem_cfg_awaddr\[27..31\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 125 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif_mem_cfg_arprot\[0..2\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif_mem_cfg_arprot\[0..2\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 132 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif_mem_cfg_awprot\[0..2\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif_mem_cfg_awprot\[0..2\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 133 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif0_araddr\[40..43\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif0_araddr\[40..43\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 148 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif0_arlen\[7\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif0_arlen\[7\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 151 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif0_arqos\[2..3\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif0_arqos\[2..3\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 153 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif0_awaddr\[40..43\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif0_awaddr\[40..43\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 157 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif0_awlen\[7\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif0_awlen\[7\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 160 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif0_awqos\[2..3\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif0_awqos\[2..3\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 162 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif0_arprot\[0..2\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif0_arprot\[0..2\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 173 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "emif0_awprot\[0..2\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"emif0_awprot\[0..2\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 174 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "mpfe2hps_rst\[0\] agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of " "Output port \"mpfe2hps_rst\[0\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\" of entity \"agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa.v" 176 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "buser_r\[0..7\] hps_ready_latency_adp_axi4 gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_f2sdram\" of " "Output port \"buser_r\[0..7\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_f2sdram\" of entity \"hps_ready_latency_adp_axi4\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1581 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "awuser_r\[0..7\] hps_f2soc_ready_latency_adp_axi4 gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of " "Output port \"awuser_r\[0..7\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of entity \"hps_f2soc_ready_latency_adp_axi4\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1873 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "awqos_r\[0..3\] hps_f2soc_ready_latency_adp_axi4 gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of " "Output port \"awqos_r\[0..3\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of entity \"hps_f2soc_ready_latency_adp_axi4\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1874 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "awregion_r\[0..3\] hps_f2soc_ready_latency_adp_axi4 gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of " "Output port \"awregion_r\[0..3\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of entity \"hps_f2soc_ready_latency_adp_axi4\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1877 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "aruser_r\[0..7\] hps_f2soc_ready_latency_adp_axi4 gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of " "Output port \"aruser_r\[0..7\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of entity \"hps_f2soc_ready_latency_adp_axi4\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1903 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "arqos_r\[0..3\] hps_f2soc_ready_latency_adp_axi4 gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of " "Output port \"arqos_r\[0..3\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of entity \"hps_f2soc_ready_latency_adp_axi4\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1904 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "arregion_r\[0..3\] hps_f2soc_ready_latency_adp_axi4 gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of " "Output port \"arregion_r\[0..3\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of entity \"hps_f2soc_ready_latency_adp_axi4\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1907 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "wuser_r\[0..7\] hps_f2soc_ready_latency_adp_axi4 gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of " "Output port \"wuser_r\[0..7\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of entity \"hps_f2soc_ready_latency_adp_axi4\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1933 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "buser_r\[0..7\] hps_f2soc_ready_latency_adp_axi4 gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of " "Output port \"buser_r\[0..7\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_mpfe\|sundancemesa_mpfe_ready_latency_adp_inst_fpga2hps\" of entity \"hps_f2soc_ready_latency_adp_axi4\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_sundancemesa_mpfe_100/synth/ready_latency/mpfe_ready_latency_adapter.sv" 1959 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984785 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "o_eth_rxword_clk tennm_sm_flux_rx_rxword_clk_demux gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_usb31_phy\|U_ch2_core\|x_decoder_sm_flux_rx_rxword_clk_demux_0\" of " "Output port \"o_eth_rxword_clk\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_usb31_phy\|U_ch2_core\|x_decoder_sm_flux_rx_rxword_clk_demux_0\" of entity \"tennm_sm_flux_rx_rxword_clk_demux\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/phy_staticmux.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/phy_staticmux.sv" 58 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984786 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "o_xcvrif\[0..31\] tennm_sm_flux_rx_demux gnd instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_usb31_phy\|U_ch2_core\|x_decoder_sm_flux_rx_demux_0\" of " "Output port \"o_xcvrif\[0..31\]\" in instance \"soc_inst\|subsys_hps\|agilex_hps\|intel_agilex_5_soc_inst\|sm_usb31_phy\|U_ch2_core\|x_decoder_sm_flux_rx_demux_0\" of entity \"tennm_sm_flux_rx_demux\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/phy_staticmux.sv" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps/intel_usbphy_gts_100/synth/phy_staticmux.sv" 22 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1703233984786 ""}
{ "Info" "0" "" "There are 1115 partitions after elaboration." {  } {  } 0 0 "There are 1115 partitions after elaboration." 0 0 "0" 0 0 1703233985130 ""}
{ "Info" "" "Running rule checking for Agilex5 protocol IPs... " "Running rule checking for Agilex5 protocol IPs..." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703233987033 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Starting IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1703233987947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233987982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Quartus is a registered trademark of Intel Corporation in the " "Quartus is a registered trademark of Intel Corporation in the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233987982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "US and other countries.  Portions of the Quartus Prime software " "US and other countries.  Portions of the Quartus Prime software" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233987982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Code, and other portions of the code included in this download " "Code, and other portions of the code included in this download" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233987982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Or on this DVD, are licensed to Intel Corporation and are the " "Or on this DVD, are licensed to Intel Corporation and are the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233987982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Copyrighted property of third parties. For license details, " "Copyrighted property of third parties. For license details," {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233987982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Refer to the End User License Agreement at " "Refer to the End User License Agreement at" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233987982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Http://fpgasoftware.intel.com/eula. " "Http://fpgasoftware.intel.com/eula." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233987982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233987982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233995144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Deploying alt_sld_fab_0 to /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0.ip " "Deploying alt_sld_fab_0 to /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0.ip" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233995147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233996474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Quartus is a registered trademark of Intel Corporation in the " "Quartus is a registered trademark of Intel Corporation in the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233996474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "US and other countries.  Portions of the Quartus Prime software " "US and other countries.  Portions of the Quartus Prime software" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233996474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Code, and other portions of the code included in this download " "Code, and other portions of the code included in this download" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233996474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Or on this DVD, are licensed to Intel Corporation and are the " "Or on this DVD, are licensed to Intel Corporation and are the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233996474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Copyrighted property of third parties. For license details, " "Copyrighted property of third parties. For license details," {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233996474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Refer to the End User License Agreement at " "Refer to the End User License Agreement at" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233996474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Http://fpgasoftware.intel.com/eula. " "Http://fpgasoftware.intel.com/eula." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233996474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703233996474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Saving generation log to /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_generation.rpt " "Saving generation log to /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_generation.rpt" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Generated by version: 23.4 build 79 " "Generated by version: 23.4 build 79" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Starting: Create HDL design files for synthesis " "Starting: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0 --family=\"Agilex 5\" --part=A5ED065BB32AE5SR0 " "Qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0 --family=\"Agilex 5\" --part=A5ED065BB32AE5SR0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Processing generation queue\" " "Alt_sld_fab_0: \"Processing generation queue\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_1920_m6x5pza\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_1920_m6x5pza\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_1920_knhmvay\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_1920_knhmvay\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_jtag_wys_atom\" " "Alt_sld_fab_0: \"Generating: altera_jtag_wys_atom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234004992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_5jpsi2y\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_5jpsi2y\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_ozhi34q\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_ozhi34q\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Conf_reset_src: \"Generating: conf_reset_src\" " "Conf_reset_src: \"Generating: conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Grounded_conf_reset_src: \"Generating: grounded_conf_reset_src\" " "Grounded_conf_reset_src: \"Generating: grounded_conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: conf_reset_src\" " "Alt_sld_fab_0: \"Generating: conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: grounded_conf_reset_src\" " "Alt_sld_fab_0: \"Generating: grounded_conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_for_debug\" " "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_for_debug\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_to_debug_logic\" " "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_to_debug_logic\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 13 modules, 14 files " "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 13 modules, 14 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Finished: Create HDL design files for synthesis " "Finished: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Generation of /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0.ip (alt_sld_fab_0) took 658 ms " "Generation of /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0.ip (alt_sld_fab_0) took 658 ms" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1703234005176 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Finished IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1703234006132 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi(device_family=\"Agilex 5\",count=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000100001100001000000110111000000000\",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(1,0)(1,64) rtl alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi.vhd(13) " "VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi.vhd(13): executing entity \"alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi(device_family=\"Agilex 5\",count=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000100001100001000000110111000000000\",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(1,0)(1,64)\" with architecture \"rtl\"" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi.vhd" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi.vhd" 13 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1703234007366 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_hub(device_family=\"Agilex 5\",n_nodes=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000100001100001000000110111000000000\",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(63,0) rtl sld_jtag_hub.vhd(89) " "VHDL info at sld_jtag_hub.vhd(89): executing entity \"sld_jtag_hub(device_family=\"Agilex 5\",n_nodes=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000100001100001000000110111000000000\",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(63,0)\" with architecture \"rtl\"" {  } { { "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/sld_jtag_hub.vhd" "" { Text "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 89 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1703234007368 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5) rtl sld_hub.vhd(1554) " "VHDL info at sld_hub.vhd(1554): executing entity \"sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)\" with architecture \"rtl\"" {  } { { "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/sld_hub.vhd" 1554 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1703234007369 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_rom_sr(n_bits=96) INFO_REG sld_rom_sr.vhd(5) " "VHDL info at sld_rom_sr.vhd(5): executing entity \"sld_rom_sr(n_bits=96)\" with architecture \"INFO_REG\"" {  } { { "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "/p/psg/swip/releases/acds/23.4/79/linux64/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1703234007370 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "ir_in_2d\[2\]\[4\] alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi.vhd(243) " "Net \"ir_in_2d\[2\]\[4\]\" does not have a driver at alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi.vhd(243)" {  } { { "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi.vhd" "" { Text "/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/20206_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi.vhd" 243 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1703234007375 ""}
{ "Warning" "WDSLD_OCP_OFF" "it is not supported for this device " "Intel FPGA IP Evaluation Mode feature is not used - it is not supported for this device" {  } {  } 0 23202 "Intel FPGA IP Evaluation Mode feature is not used - %1!s!" 0 0 "Design Software" 0 -1 1703234008937 ""}
