
charIOT-Key-C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff7c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d8  08010110  08010110  00020110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080109e8  080109e8  00030078  2**0
                  CONTENTS
  4 .ARM          00000008  080109e8  080109e8  000209e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080109f0  080109f0  00030078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080109f0  080109f0  000209f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080109f4  080109f4  000209f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080109f8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003e50  20000078  08010a70  00030078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ec8  08010a70  00033ec8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000646bf  00000000  00000000  000300a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005ae6  00000000  00000000  00094767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00004870  00000000  00000000  0009a250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000045b8  00000000  00000000  0009eac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000623f  00000000  00000000  000a3078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ea4a  00000000  00000000  000a92b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104704  00000000  00000000  000d7d01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000049  00000000  00000000  001dc405  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00014a38  00000000  00000000  001dc450  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080100f4 	.word	0x080100f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080100f4 	.word	0x080100f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	7c1b      	ldrb	r3, [r3, #16]
 8000f9a:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	fb02 f303 	mul.w	r3, r2, r3
 8000faa:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	00db      	lsls	r3, r3, #3
 8000fb0:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f00c fa88 	bl	800d4d0 <memset>
}
 8000fc0:	bf00      	nop
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af02      	add	r7, sp, #8
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	70fb      	strb	r3, [r7, #3]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	7c1b      	ldrb	r3, [r3, #16]
 8000fde:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8000fe0:	78fb      	ldrb	r3, [r7, #3]
 8000fe2:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fe8:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	89ba      	ldrh	r2, [r7, #12]
 8000ff0:	fb12 f303 	smulbb	r3, r2, r3
 8000ff4:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8000ff6:	89bb      	ldrh	r3, [r7, #12]
 8000ff8:	00db      	lsls	r3, r3, #3
 8000ffa:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8000ffc:	89bb      	ldrh	r3, [r7, #12]
 8000ffe:	68ba      	ldr	r2, [r7, #8]
 8001000:	4413      	add	r3, r2
 8001002:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001004:	7bf9      	ldrb	r1, [r7, #15]
 8001006:	78ba      	ldrb	r2, [r7, #2]
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	460b      	mov	r3, r1
 800100e:	2100      	movs	r1, #0
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f001 fc96 	bl	8002942 <u8x8_DrawTile>
}
 8001016:	bf00      	nop
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b084      	sub	sp, #16
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001026:	2300      	movs	r3, #0
 8001028:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001030:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001038:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	7c5b      	ldrb	r3, [r3, #17]
 8001040:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001042:	7bba      	ldrb	r2, [r7, #14]
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	4619      	mov	r1, r3
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff ffbd 	bl	8000fc8 <u8g2_send_tile_row>
    src_row++;
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	3301      	adds	r3, #1
 8001052:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001054:	7bbb      	ldrb	r3, [r7, #14]
 8001056:	3301      	adds	r3, #1
 8001058:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 800105a:	7bfa      	ldrb	r2, [r7, #15]
 800105c:	7b7b      	ldrb	r3, [r7, #13]
 800105e:	429a      	cmp	r2, r3
 8001060:	d203      	bcs.n	800106a <u8g2_send_buffer+0x4c>
 8001062:	7bba      	ldrb	r2, [r7, #14]
 8001064:	7b3b      	ldrb	r3, [r7, #12]
 8001066:	429a      	cmp	r2, r3
 8001068:	d3eb      	bcc.n	8001042 <u8g2_send_buffer+0x24>
}
 800106a:	bf00      	nop
 800106c:	3710      	adds	r7, #16
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b082      	sub	sp, #8
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ffcf 	bl	800101e <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f001 fcaf 	bl	80029e4 <u8x8_RefreshDisplay>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b082      	sub	sp, #8
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
 8001096:	460b      	mov	r3, r1
 8001098:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	78fa      	ldrb	r2, [r7, #3]
 800109e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  u8g2->cb->update_dimension(u8g2);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	4798      	blx	r3
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b082      	sub	sp, #8
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d002      	beq.n	80010d6 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff5b 	bl	8000f8c <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 80010d6:	2100      	movs	r1, #0
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ffd8 	bl	800108e <u8g2_SetBufferCurrTileRow>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b084      	sub	sp, #16
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ff95 	bl	800101e <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80010fa:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	4413      	add	r3, r2
 8001106:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	7c5b      	ldrb	r3, [r3, #17]
 800110e:	7bfa      	ldrb	r2, [r7, #15]
 8001110:	429a      	cmp	r2, r3
 8001112:	d304      	bcc.n	800111e <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f001 fc65 	bl	80029e4 <u8x8_RefreshDisplay>
    return 0;
 800111a:	2300      	movs	r3, #0
 800111c:	e00d      	b.n	800113a <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001124:	2b00      	cmp	r3, #0
 8001126:	d002      	beq.n	800112e <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff ff2f 	bl	8000f8c <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	4619      	mov	r1, r3
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff ffab 	bl	800108e <u8g2_SetBufferCurrTileRow>
  return 1;
 8001138:	2301      	movs	r3, #1
}
 800113a:	4618      	mov	r0, r3
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b082      	sub	sp, #8
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff ffb7 	bl	80010be <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ffc8 	bl	80010e6 <u8g2_NextPage>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1f9      	bne.n	8001150 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 800115c:	2100      	movs	r1, #0
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff ff95 	bl	800108e <u8g2_SetBufferCurrTileRow>
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <u8g2_m_16_4_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_4_f(uint8_t *page_cnt)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 4;
  return 0;
  #else
  static uint8_t buf[512];
  *page_cnt = 4;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2204      	movs	r2, #4
 8001178:	701a      	strb	r2, [r3, #0]
  return buf;
 800117a:	4b03      	ldr	r3, [pc, #12]	; (8001188 <u8g2_m_16_4_f+0x1c>)
  #endif
}
 800117c:	4618      	mov	r0, r3
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	20000094 	.word	0x20000094

0800118c <u8g2_Setup_ssd1305_i2c_128x32_noname_f>:
  buf = u8g2_m_16_4_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1305 f */
void u8g2_Setup_ssd1305_i2c_128x32_noname_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b088      	sub	sp, #32
 8001190:	af02      	add	r7, sp, #8
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	607a      	str	r2, [r7, #4]
 8001198:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1305_128x32_noname, u8x8_cad_ssd13xx_i2c, byte_cb, gpio_and_delay_cb);
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a0b      	ldr	r2, [pc, #44]	; (80011d0 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x44>)
 80011a2:	490c      	ldr	r1, [pc, #48]	; (80011d4 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x48>)
 80011a4:	68f8      	ldr	r0, [r7, #12]
 80011a6:	f001 fc7d 	bl	8002aa4 <u8x8_Setup>
  buf = u8g2_m_16_4_f(&tile_buf_height);
 80011aa:	f107 0313 	add.w	r3, r7, #19
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff ffdc 	bl	800116c <u8g2_m_16_4_f>
 80011b4:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 80011b6:	7cfa      	ldrb	r2, [r7, #19]
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x4c>)
 80011be:	6979      	ldr	r1, [r7, #20]
 80011c0:	68f8      	ldr	r0, [r7, #12]
 80011c2:	f000 ffc4 	bl	800214e <u8g2_SetupBuffer>
}
 80011c6:	bf00      	nop
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	08002639 	.word	0x08002639
 80011d4:	080027f9 	.word	0x080027f9
 80011d8:	08001fd1 	.word	0x08001fd1

080011dc <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	460b      	mov	r3, r1
 80011e6:	70fb      	strb	r3, [r7, #3]
  font += offset;
 80011e8:	78fb      	ldrb	r3, [r7, #3]
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	4413      	add	r3, r2
 80011ee:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	781b      	ldrb	r3, [r3, #0]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	81fb      	strh	r3, [r7, #14]
    font++;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	3301      	adds	r3, #1
 800121e:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8001220:	89fb      	ldrh	r3, [r7, #14]
 8001222:	021b      	lsls	r3, r3, #8
 8001224:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b29a      	uxth	r2, r3
 800122c:	89fb      	ldrh	r3, [r7, #14]
 800122e:	4413      	add	r3, r2
 8001230:	81fb      	strh	r3, [r7, #14]
    return pos;
 8001232:	89fb      	ldrh	r3, [r7, #14]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800124a:	2100      	movs	r1, #0
 800124c:	6838      	ldr	r0, [r7, #0]
 800124e:	f7ff ffc5 	bl	80011dc <u8g2_font_get_byte>
 8001252:	4603      	mov	r3, r0
 8001254:	461a      	mov	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800125a:	2101      	movs	r1, #1
 800125c:	6838      	ldr	r0, [r7, #0]
 800125e:	f7ff ffbd 	bl	80011dc <u8g2_font_get_byte>
 8001262:	4603      	mov	r3, r0
 8001264:	461a      	mov	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 800126a:	2102      	movs	r1, #2
 800126c:	6838      	ldr	r0, [r7, #0]
 800126e:	f7ff ffb5 	bl	80011dc <u8g2_font_get_byte>
 8001272:	4603      	mov	r3, r0
 8001274:	461a      	mov	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 800127a:	2103      	movs	r1, #3
 800127c:	6838      	ldr	r0, [r7, #0]
 800127e:	f7ff ffad 	bl	80011dc <u8g2_font_get_byte>
 8001282:	4603      	mov	r3, r0
 8001284:	461a      	mov	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 800128a:	2104      	movs	r1, #4
 800128c:	6838      	ldr	r0, [r7, #0]
 800128e:	f7ff ffa5 	bl	80011dc <u8g2_font_get_byte>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800129a:	2105      	movs	r1, #5
 800129c:	6838      	ldr	r0, [r7, #0]
 800129e:	f7ff ff9d 	bl	80011dc <u8g2_font_get_byte>
 80012a2:	4603      	mov	r3, r0
 80012a4:	461a      	mov	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 80012aa:	2106      	movs	r1, #6
 80012ac:	6838      	ldr	r0, [r7, #0]
 80012ae:	f7ff ff95 	bl	80011dc <u8g2_font_get_byte>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 80012ba:	2107      	movs	r1, #7
 80012bc:	6838      	ldr	r0, [r7, #0]
 80012be:	f7ff ff8d 	bl	80011dc <u8g2_font_get_byte>
 80012c2:	4603      	mov	r3, r0
 80012c4:	461a      	mov	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 80012ca:	2108      	movs	r1, #8
 80012cc:	6838      	ldr	r0, [r7, #0]
 80012ce:	f7ff ff85 	bl	80011dc <u8g2_font_get_byte>
 80012d2:	4603      	mov	r3, r0
 80012d4:	461a      	mov	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 80012da:	2109      	movs	r1, #9
 80012dc:	6838      	ldr	r0, [r7, #0]
 80012de:	f7ff ff7d 	bl	80011dc <u8g2_font_get_byte>
 80012e2:	4603      	mov	r3, r0
 80012e4:	b25a      	sxtb	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80012ea:	210a      	movs	r1, #10
 80012ec:	6838      	ldr	r0, [r7, #0]
 80012ee:	f7ff ff75 	bl	80011dc <u8g2_font_get_byte>
 80012f2:	4603      	mov	r3, r0
 80012f4:	b25a      	sxtb	r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80012fa:	210b      	movs	r1, #11
 80012fc:	6838      	ldr	r0, [r7, #0]
 80012fe:	f7ff ff6d 	bl	80011dc <u8g2_font_get_byte>
 8001302:	4603      	mov	r3, r0
 8001304:	b25a      	sxtb	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 800130a:	210c      	movs	r1, #12
 800130c:	6838      	ldr	r0, [r7, #0]
 800130e:	f7ff ff65 	bl	80011dc <u8g2_font_get_byte>
 8001312:	4603      	mov	r3, r0
 8001314:	b25a      	sxtb	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 800131a:	210d      	movs	r1, #13
 800131c:	6838      	ldr	r0, [r7, #0]
 800131e:	f7ff ff5d 	bl	80011dc <u8g2_font_get_byte>
 8001322:	4603      	mov	r3, r0
 8001324:	b25a      	sxtb	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 800132a:	210e      	movs	r1, #14
 800132c:	6838      	ldr	r0, [r7, #0]
 800132e:	f7ff ff55 	bl	80011dc <u8g2_font_get_byte>
 8001332:	4603      	mov	r3, r0
 8001334:	b25a      	sxtb	r2, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 800133a:	210f      	movs	r1, #15
 800133c:	6838      	ldr	r0, [r7, #0]
 800133e:	f7ff ff4d 	bl	80011dc <u8g2_font_get_byte>
 8001342:	4603      	mov	r3, r0
 8001344:	b25a      	sxtb	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 800134a:	2110      	movs	r1, #16
 800134c:	6838      	ldr	r0, [r7, #0]
 800134e:	f7ff ff45 	bl	80011dc <u8g2_font_get_byte>
 8001352:	4603      	mov	r3, r0
 8001354:	b25a      	sxtb	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800135a:	2111      	movs	r1, #17
 800135c:	6838      	ldr	r0, [r7, #0]
 800135e:	f7ff ff4f 	bl	8001200 <u8g2_font_get_word>
 8001362:	4603      	mov	r3, r0
 8001364:	461a      	mov	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 800136a:	2113      	movs	r1, #19
 800136c:	6838      	ldr	r0, [r7, #0]
 800136e:	f7ff ff47 	bl	8001200 <u8g2_font_get_word>
 8001372:	4603      	mov	r3, r0
 8001374:	461a      	mov	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 800137a:	2115      	movs	r1, #21
 800137c:	6838      	ldr	r0, [r7, #0]
 800137e:	f7ff ff3f 	bl	8001200 <u8g2_font_get_word>
 8001382:	4603      	mov	r3, r0
 8001384:	461a      	mov	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	82da      	strh	r2, [r3, #22]
#endif
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8001392:	b480      	push	{r7}
 8001394:	b085      	sub	sp, #20
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	460b      	mov	r3, r1
 800139c:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	7b1b      	ldrb	r3, [r3, #12]
 80013a2:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 80013ac:	7bfa      	ldrb	r2, [r7, #15]
 80013ae:	7b7b      	ldrb	r3, [r7, #13]
 80013b0:	fa42 f303 	asr.w	r3, r2, r3
 80013b4:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 80013b6:	7b7b      	ldrb	r3, [r7, #13]
 80013b8:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 80013ba:	7bba      	ldrb	r2, [r7, #14]
 80013bc:	78fb      	ldrb	r3, [r7, #3]
 80013be:	4413      	add	r3, r2
 80013c0:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 80013c2:	7bbb      	ldrb	r3, [r7, #14]
 80013c4:	2b07      	cmp	r3, #7
 80013c6:	d91a      	bls.n	80013fe <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 80013c8:	2308      	movs	r3, #8
 80013ca:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 80013cc:	7b3a      	ldrb	r2, [r7, #12]
 80013ce:	7b7b      	ldrb	r3, [r7, #13]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	1c5a      	adds	r2, r3, #1
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	7b3b      	ldrb	r3, [r7, #12]
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	b25a      	sxtb	r2, r3
 80013ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	b25b      	sxtb	r3, r3
 80013f6:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80013f8:	7bbb      	ldrb	r3, [r7, #14]
 80013fa:	3b08      	subs	r3, #8
 80013fc:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80013fe:	78fb      	ldrb	r3, [r7, #3]
 8001400:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	b2db      	uxtb	r3, r3
 800140a:	43db      	mvns	r3, r3
 800140c:	b2da      	uxtb	r2, r3
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	4013      	ands	r3, r2
 8001412:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	7bba      	ldrb	r2, [r7, #14]
 8001418:	731a      	strb	r2, [r3, #12]
  return val;
 800141a:	7bfb      	ldrb	r3, [r7, #15]
}
 800141c:	4618      	mov	r0, r3
 800141e:	3714      	adds	r7, #20
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8001434:	78fb      	ldrb	r3, [r7, #3]
 8001436:	4619      	mov	r1, r3
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff ffaa 	bl	8001392 <u8g2_font_decode_get_unsigned_bits>
 800143e:	4603      	mov	r3, r0
 8001440:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8001442:	2301      	movs	r3, #1
 8001444:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8001446:	78fb      	ldrb	r3, [r7, #3]
 8001448:	3b01      	subs	r3, #1
 800144a:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 800144c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001450:	78fb      	ldrb	r3, [r7, #3]
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8001458:	7bfa      	ldrb	r2, [r7, #15]
 800145a:	7bbb      	ldrb	r3, [r7, #14]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	b2db      	uxtb	r3, r3
 8001460:	73fb      	strb	r3, [r7, #15]
  return v;
 8001462:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8001466:	4618      	mov	r0, r3
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 800146e:	b490      	push	{r4, r7}
 8001470:	b082      	sub	sp, #8
 8001472:	af00      	add	r7, sp, #0
 8001474:	4604      	mov	r4, r0
 8001476:	4608      	mov	r0, r1
 8001478:	4611      	mov	r1, r2
 800147a:	461a      	mov	r2, r3
 800147c:	4623      	mov	r3, r4
 800147e:	80fb      	strh	r3, [r7, #6]
 8001480:	4603      	mov	r3, r0
 8001482:	717b      	strb	r3, [r7, #5]
 8001484:	460b      	mov	r3, r1
 8001486:	713b      	strb	r3, [r7, #4]
 8001488:	4613      	mov	r3, r2
 800148a:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 800148c:	78fb      	ldrb	r3, [r7, #3]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d014      	beq.n	80014bc <u8g2_add_vector_y+0x4e>
 8001492:	2b02      	cmp	r3, #2
 8001494:	dc19      	bgt.n	80014ca <u8g2_add_vector_y+0x5c>
 8001496:	2b00      	cmp	r3, #0
 8001498:	d002      	beq.n	80014a0 <u8g2_add_vector_y+0x32>
 800149a:	2b01      	cmp	r3, #1
 800149c:	d007      	beq.n	80014ae <u8g2_add_vector_y+0x40>
 800149e:	e014      	b.n	80014ca <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 80014a0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	88fb      	ldrh	r3, [r7, #6]
 80014a8:	4413      	add	r3, r2
 80014aa:	80fb      	strh	r3, [r7, #6]
      break;
 80014ac:	e014      	b.n	80014d8 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 80014ae:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	88fb      	ldrh	r3, [r7, #6]
 80014b6:	4413      	add	r3, r2
 80014b8:	80fb      	strh	r3, [r7, #6]
      break;
 80014ba:	e00d      	b.n	80014d8 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 80014bc:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	88fa      	ldrh	r2, [r7, #6]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	80fb      	strh	r3, [r7, #6]
      break;
 80014c8:	e006      	b.n	80014d8 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 80014ca:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	88fa      	ldrh	r2, [r7, #6]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	80fb      	strh	r3, [r7, #6]
      break;      
 80014d6:	bf00      	nop
  }
  return dy;
 80014d8:	88fb      	ldrh	r3, [r7, #6]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc90      	pop	{r4, r7}
 80014e2:	4770      	bx	lr

080014e4 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80014e4:	b490      	push	{r4, r7}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4604      	mov	r4, r0
 80014ec:	4608      	mov	r0, r1
 80014ee:	4611      	mov	r1, r2
 80014f0:	461a      	mov	r2, r3
 80014f2:	4623      	mov	r3, r4
 80014f4:	80fb      	strh	r3, [r7, #6]
 80014f6:	4603      	mov	r3, r0
 80014f8:	717b      	strb	r3, [r7, #5]
 80014fa:	460b      	mov	r3, r1
 80014fc:	713b      	strb	r3, [r7, #4]
 80014fe:	4613      	mov	r3, r2
 8001500:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8001502:	78fb      	ldrb	r3, [r7, #3]
 8001504:	2b02      	cmp	r3, #2
 8001506:	d014      	beq.n	8001532 <u8g2_add_vector_x+0x4e>
 8001508:	2b02      	cmp	r3, #2
 800150a:	dc19      	bgt.n	8001540 <u8g2_add_vector_x+0x5c>
 800150c:	2b00      	cmp	r3, #0
 800150e:	d002      	beq.n	8001516 <u8g2_add_vector_x+0x32>
 8001510:	2b01      	cmp	r3, #1
 8001512:	d007      	beq.n	8001524 <u8g2_add_vector_x+0x40>
 8001514:	e014      	b.n	8001540 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 8001516:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800151a:	b29a      	uxth	r2, r3
 800151c:	88fb      	ldrh	r3, [r7, #6]
 800151e:	4413      	add	r3, r2
 8001520:	80fb      	strh	r3, [r7, #6]
      break;
 8001522:	e014      	b.n	800154e <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8001524:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001528:	b29b      	uxth	r3, r3
 800152a:	88fa      	ldrh	r2, [r7, #6]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	80fb      	strh	r3, [r7, #6]
      break;
 8001530:	e00d      	b.n	800154e <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 8001532:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001536:	b29b      	uxth	r3, r3
 8001538:	88fa      	ldrh	r2, [r7, #6]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	80fb      	strh	r3, [r7, #6]
      break;
 800153e:	e006      	b.n	800154e <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8001540:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001544:	b29a      	uxth	r2, r3
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	4413      	add	r3, r2
 800154a:	80fb      	strh	r3, [r7, #6]
      break;      
 800154c:	bf00      	nop
  }
  return dx;
 800154e:	88fb      	ldrh	r3, [r7, #6]
}
 8001550:	4618      	mov	r0, r3
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bc90      	pop	{r4, r7}
 8001558:	4770      	bx	lr

0800155a <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b088      	sub	sp, #32
 800155e:	af02      	add	r7, sp, #8
 8001560:	6078      	str	r0, [r7, #4]
 8001562:	460b      	mov	r3, r1
 8001564:	70fb      	strb	r3, [r7, #3]
 8001566:	4613      	mov	r3, r2
 8001568:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3360      	adds	r3, #96	; 0x60
 800156e:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8001570:	78fb      	ldrb	r3, [r7, #3]
 8001572:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800157a:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001582:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800158a:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 800158c:	7bfa      	ldrb	r2, [r7, #15]
 800158e:	7d7b      	ldrb	r3, [r7, #21]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8001598:	7dfa      	ldrb	r2, [r7, #23]
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	429a      	cmp	r2, r3
 800159e:	d201      	bcs.n	80015a4 <u8g2_font_decode_len+0x4a>
      current = cnt;
 80015a0:	7dfb      	ldrb	r3, [r7, #23]
 80015a2:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	889b      	ldrh	r3, [r3, #4]
 80015a8:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	88db      	ldrh	r3, [r3, #6]
 80015ae:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80015b0:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80015b4:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	7c1b      	ldrb	r3, [r3, #16]
 80015bc:	89b8      	ldrh	r0, [r7, #12]
 80015be:	f7ff ff91 	bl	80014e4 <u8g2_add_vector_x>
 80015c2:	4603      	mov	r3, r0
 80015c4:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80015c6:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80015ca:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	7c1b      	ldrb	r3, [r3, #16]
 80015d2:	8978      	ldrh	r0, [r7, #10]
 80015d4:	f7ff ff4b 	bl	800146e <u8g2_add_vector_y>
 80015d8:	4603      	mov	r3, r0
 80015da:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 80015dc:	78bb      	ldrb	r3, [r7, #2]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d010      	beq.n	8001604 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	7b9a      	ldrb	r2, [r3, #14]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 80015ec:	7dbb      	ldrb	r3, [r7, #22]
 80015ee:	b298      	uxth	r0, r3
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	7c1b      	ldrb	r3, [r3, #16]
 80015f4:	897a      	ldrh	r2, [r7, #10]
 80015f6:	89b9      	ldrh	r1, [r7, #12]
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	4603      	mov	r3, r0
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f000 fbfe 	bl	8001dfe <u8g2_DrawHVLine>
 8001602:	e013      	b.n	800162c <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	7b5b      	ldrb	r3, [r3, #13]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d10f      	bne.n	800162c <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	7bda      	ldrb	r2, [r3, #15]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 8001616:	7dbb      	ldrb	r3, [r7, #22]
 8001618:	b298      	uxth	r0, r3
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	7c1b      	ldrb	r3, [r3, #16]
 800161e:	897a      	ldrh	r2, [r7, #10]
 8001620:	89b9      	ldrh	r1, [r7, #12]
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	4603      	mov	r3, r0
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f000 fbe9 	bl	8001dfe <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 800162c:	7dfa      	ldrb	r2, [r7, #23]
 800162e:	7bfb      	ldrb	r3, [r7, #15]
 8001630:	429a      	cmp	r2, r3
 8001632:	d309      	bcc.n	8001648 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8001634:	7dfa      	ldrb	r2, [r7, #23]
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	757b      	strb	r3, [r7, #21]
    ly++;
 8001640:	7d3b      	ldrb	r3, [r7, #20]
 8001642:	3301      	adds	r3, #1
 8001644:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8001646:	e79d      	b.n	8001584 <u8g2_font_decode_len+0x2a>
      break;
 8001648:	bf00      	nop
  }
  lx += cnt;
 800164a:	7d7a      	ldrb	r2, [r7, #21]
 800164c:	7dfb      	ldrb	r3, [r7, #23]
 800164e:	4413      	add	r3, r2
 8001650:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8001652:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 800165a:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	725a      	strb	r2, [r3, #9]
}
 8001662:	bf00      	nop
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b084      	sub	sp, #16
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
 8001672:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	3360      	adds	r3, #96	; 0x60
 8001678:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2200      	movs	r2, #0
 8001684:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 800168c:	4619      	mov	r1, r3
 800168e:	68f8      	ldr	r0, [r7, #12]
 8001690:	f7ff fe7f 	bl	8001392 <u8g2_font_decode_get_unsigned_bits>
 8001694:	4603      	mov	r3, r0
 8001696:	b25a      	sxtb	r2, r3
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 80016a2:	4619      	mov	r1, r3
 80016a4:	68f8      	ldr	r0, [r7, #12]
 80016a6:	f7ff fe74 	bl	8001392 <u8g2_font_decode_get_unsigned_bits>
 80016aa:	4603      	mov	r3, r0
 80016ac:	b25a      	sxtb	r2, r3
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f893 2092 	ldrb.w	r2, [r3, #146]	; 0x92
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	7b9b      	ldrb	r3, [r3, #14]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	bf0c      	ite	eq
 80016c4:	2301      	moveq	r3, #1
 80016c6:	2300      	movne	r3, #0
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	461a      	mov	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	73da      	strb	r2, [r3, #15]
}
 80016d0:	bf00      	nop
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	; 0x28
 80016dc:	af02      	add	r7, sp, #8
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3360      	adds	r3, #96	; 0x60
 80016e6:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 80016e8:	6839      	ldr	r1, [r7, #0]
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7ff ffbd 	bl	800166a <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 80016f6:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 80016fe:	4619      	mov	r1, r3
 8001700:	6978      	ldr	r0, [r7, #20]
 8001702:	f7ff fe91 	bl	8001428 <u8g2_font_decode_get_signed_bits>
 8001706:	4603      	mov	r3, r0
 8001708:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8001710:	4619      	mov	r1, r3
 8001712:	6978      	ldr	r0, [r7, #20]
 8001714:	f7ff fe88 	bl	8001428 <u8g2_font_decode_get_signed_bits>
 8001718:	4603      	mov	r3, r0
 800171a:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001722:	4619      	mov	r1, r3
 8001724:	6978      	ldr	r0, [r7, #20]
 8001726:	f7ff fe7f 	bl	8001428 <u8g2_font_decode_get_signed_bits>
 800172a:	4603      	mov	r3, r0
 800172c:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001734:	2b00      	cmp	r3, #0
 8001736:	f340 80d7 	ble.w	80018e8 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	8898      	ldrh	r0, [r3, #4]
 800173e:	7cfa      	ldrb	r2, [r7, #19]
 8001740:	7c7b      	ldrb	r3, [r7, #17]
 8001742:	4413      	add	r3, r2
 8001744:	b2db      	uxtb	r3, r3
 8001746:	425b      	negs	r3, r3
 8001748:	b2db      	uxtb	r3, r3
 800174a:	b25a      	sxtb	r2, r3
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	7c1b      	ldrb	r3, [r3, #16]
 8001750:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001754:	f7ff fec6 	bl	80014e4 <u8g2_add_vector_x>
 8001758:	4603      	mov	r3, r0
 800175a:	461a      	mov	r2, r3
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	88d8      	ldrh	r0, [r3, #6]
 8001764:	7cfa      	ldrb	r2, [r7, #19]
 8001766:	7c7b      	ldrb	r3, [r7, #17]
 8001768:	4413      	add	r3, r2
 800176a:	b2db      	uxtb	r3, r3
 800176c:	425b      	negs	r3, r3
 800176e:	b2db      	uxtb	r3, r3
 8001770:	b25a      	sxtb	r2, r3
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	7c1b      	ldrb	r3, [r3, #16]
 8001776:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800177a:	f7ff fe78 	bl	800146e <u8g2_add_vector_y>
 800177e:	4603      	mov	r3, r0
 8001780:	461a      	mov	r2, r3
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	889b      	ldrh	r3, [r3, #4]
 800178a:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	88db      	ldrh	r3, [r3, #6]
 8001790:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8001792:	8bfb      	ldrh	r3, [r7, #30]
 8001794:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8001796:	8b7b      	ldrh	r3, [r7, #26]
 8001798:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	7c1b      	ldrb	r3, [r3, #16]
 800179e:	2b03      	cmp	r3, #3
 80017a0:	d85a      	bhi.n	8001858 <u8g2_font_decode_glyph+0x180>
 80017a2:	a201      	add	r2, pc, #4	; (adr r2, 80017a8 <u8g2_font_decode_glyph+0xd0>)
 80017a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a8:	080017b9 	.word	0x080017b9
 80017ac:	080017d5 	.word	0x080017d5
 80017b0:	080017fd 	.word	0x080017fd
 80017b4:	08001831 	.word	0x08001831
      {
	case 0:
	    x1 += decode->glyph_width;
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80017be:	b29a      	uxth	r2, r3
 80017c0:	8bbb      	ldrh	r3, [r7, #28]
 80017c2:	4413      	add	r3, r2
 80017c4:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 80017c6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80017ca:	b29a      	uxth	r2, r3
 80017cc:	8b3b      	ldrh	r3, [r7, #24]
 80017ce:	4413      	add	r3, r2
 80017d0:	833b      	strh	r3, [r7, #24]
	    break;
 80017d2:	e041      	b.n	8001858 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 80017d4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	8bfa      	ldrh	r2, [r7, #30]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80017e0:	8bfb      	ldrh	r3, [r7, #30]
 80017e2:	3301      	adds	r3, #1
 80017e4:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80017e6:	8bbb      	ldrh	r3, [r7, #28]
 80017e8:	3301      	adds	r3, #1
 80017ea:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	8b3b      	ldrh	r3, [r7, #24]
 80017f6:	4413      	add	r3, r2
 80017f8:	833b      	strh	r3, [r7, #24]
	    break;
 80017fa:	e02d      	b.n	8001858 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001802:	b29b      	uxth	r3, r3
 8001804:	8bfa      	ldrh	r2, [r7, #30]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800180a:	8bfb      	ldrh	r3, [r7, #30]
 800180c:	3301      	adds	r3, #1
 800180e:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001810:	8bbb      	ldrh	r3, [r7, #28]
 8001812:	3301      	adds	r3, #1
 8001814:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 8001816:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800181a:	b29b      	uxth	r3, r3
 800181c:	8b7a      	ldrh	r2, [r7, #26]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001822:	8b7b      	ldrh	r3, [r7, #26]
 8001824:	3301      	adds	r3, #1
 8001826:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001828:	8b3b      	ldrh	r3, [r7, #24]
 800182a:	3301      	adds	r3, #1
 800182c:	833b      	strh	r3, [r7, #24]
	    break;	  
 800182e:	e013      	b.n	8001858 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8001830:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001834:	b29a      	uxth	r2, r3
 8001836:	8bbb      	ldrh	r3, [r7, #28]
 8001838:	4413      	add	r3, r2
 800183a:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001842:	b29b      	uxth	r3, r3
 8001844:	8b7a      	ldrh	r2, [r7, #26]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800184a:	8b7b      	ldrh	r3, [r7, #26]
 800184c:	3301      	adds	r3, #1
 800184e:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001850:	8b3b      	ldrh	r3, [r7, #24]
 8001852:	3301      	adds	r3, #1
 8001854:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001856:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001858:	8bb8      	ldrh	r0, [r7, #28]
 800185a:	8b7a      	ldrh	r2, [r7, #26]
 800185c:	8bf9      	ldrh	r1, [r7, #30]
 800185e:	8b3b      	ldrh	r3, [r7, #24]
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	4603      	mov	r3, r0
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f000 fb88 	bl	8001f7a <u8g2_IsIntersection>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d102      	bne.n	8001876 <u8g2_font_decode_glyph+0x19e>
	return d;
 8001870:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001874:	e03a      	b.n	80018ec <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	2200      	movs	r2, #0
 800187a:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	2200      	movs	r2, #0
 8001880:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001888:	4619      	mov	r1, r3
 800188a:	6978      	ldr	r0, [r7, #20]
 800188c:	f7ff fd81 	bl	8001392 <u8g2_font_decode_get_unsigned_bits>
 8001890:	4603      	mov	r3, r0
 8001892:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 800189a:	4619      	mov	r1, r3
 800189c:	6978      	ldr	r0, [r7, #20]
 800189e:	f7ff fd78 	bl	8001392 <u8g2_font_decode_get_unsigned_bits>
 80018a2:	4603      	mov	r3, r0
 80018a4:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	2200      	movs	r2, #0
 80018aa:	4619      	mov	r1, r3
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7ff fe54 	bl	800155a <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80018b2:	7bbb      	ldrb	r3, [r7, #14]
 80018b4:	2201      	movs	r2, #1
 80018b6:	4619      	mov	r1, r3
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff fe4e 	bl	800155a <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80018be:	2101      	movs	r1, #1
 80018c0:	6978      	ldr	r0, [r7, #20]
 80018c2:	f7ff fd66 	bl	8001392 <u8g2_font_decode_get_unsigned_bits>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d1ec      	bne.n	80018a6 <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80018d2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	dd00      	ble.n	80018dc <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80018da:	e7d2      	b.n	8001882 <u8g2_font_decode_glyph+0x1aa>
	break;
 80018dc:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	7b9a      	ldrb	r2, [r3, #14]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  }
  return d;
 80018e8:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3720      	adds	r7, #32
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001904:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	3317      	adds	r3, #23
 800190a:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 800190c:	887b      	ldrh	r3, [r7, #2]
 800190e:	2bff      	cmp	r3, #255	; 0xff
 8001910:	d82a      	bhi.n	8001968 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8001912:	887b      	ldrh	r3, [r7, #2]
 8001914:	2b60      	cmp	r3, #96	; 0x60
 8001916:	d907      	bls.n	8001928 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800191e:	461a      	mov	r2, r3
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	4413      	add	r3, r2
 8001924:	617b      	str	r3, [r7, #20]
 8001926:	e009      	b.n	800193c <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001928:	887b      	ldrh	r3, [r7, #2]
 800192a:	2b40      	cmp	r3, #64	; 0x40
 800192c:	d906      	bls.n	800193c <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8001934:	461a      	mov	r2, r3
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	4413      	add	r3, r2
 800193a:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	3301      	adds	r3, #1
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d04e      	beq.n	80019e4 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	b29b      	uxth	r3, r3
 800194c:	887a      	ldrh	r2, [r7, #2]
 800194e:	429a      	cmp	r2, r3
 8001950:	d102      	bne.n	8001958 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3302      	adds	r3, #2
 8001956:	e049      	b.n	80019ec <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	3301      	adds	r3, #1
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	461a      	mov	r2, r3
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	4413      	add	r3, r2
 8001964:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001966:	e7e9      	b.n	800193c <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800196e:	461a      	mov	r2, r3
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	4413      	add	r3, r2
 8001974:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 800197a:	2100      	movs	r1, #0
 800197c:	6938      	ldr	r0, [r7, #16]
 800197e:	f7ff fc3f 	bl	8001200 <u8g2_font_get_word>
 8001982:	4603      	mov	r3, r0
 8001984:	461a      	mov	r2, r3
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	4413      	add	r3, r2
 800198a:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 800198c:	2102      	movs	r1, #2
 800198e:	6938      	ldr	r0, [r7, #16]
 8001990:	f7ff fc36 	bl	8001200 <u8g2_font_get_word>
 8001994:	4603      	mov	r3, r0
 8001996:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	3304      	adds	r3, #4
 800199c:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 800199e:	89fa      	ldrh	r2, [r7, #14]
 80019a0:	887b      	ldrh	r3, [r7, #2]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d3e9      	bcc.n	800197a <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 80019ac:	89fb      	ldrh	r3, [r7, #14]
 80019ae:	021b      	lsls	r3, r3, #8
 80019b0:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	3301      	adds	r3, #1
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	89fb      	ldrh	r3, [r7, #14]
 80019bc:	4313      	orrs	r3, r2
 80019be:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 80019c0:	89fb      	ldrh	r3, [r7, #14]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d010      	beq.n	80019e8 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 80019c6:	89fa      	ldrh	r2, [r7, #14]
 80019c8:	887b      	ldrh	r3, [r7, #2]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d102      	bne.n	80019d4 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	3303      	adds	r3, #3
 80019d2:	e00b      	b.n	80019ec <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	3302      	adds	r3, #2
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	4413      	add	r3, r2
 80019e0:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80019e2:	e7e0      	b.n	80019a6 <u8g2_font_get_glyph_data+0xb2>
	break;
 80019e4:	bf00      	nop
 80019e6:	e000      	b.n	80019ea <u8g2_font_get_glyph_data+0xf6>
	break;
 80019e8:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3718      	adds	r7, #24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	4608      	mov	r0, r1
 80019fe:	4611      	mov	r1, r2
 8001a00:	461a      	mov	r2, r3
 8001a02:	4603      	mov	r3, r0
 8001a04:	817b      	strh	r3, [r7, #10]
 8001a06:	460b      	mov	r3, r1
 8001a08:	813b      	strh	r3, [r7, #8]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	897a      	ldrh	r2, [r7, #10]
 8001a16:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  u8g2->font_decode.target_y = y;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	893a      	ldrh	r2, [r7, #8]
 8001a1e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8001a22:	88fb      	ldrh	r3, [r7, #6]
 8001a24:	4619      	mov	r1, r3
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	f7ff ff64 	bl	80018f4 <u8g2_font_get_glyph_data>
 8001a2c:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d005      	beq.n	8001a40 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001a34:	6939      	ldr	r1, [r7, #16]
 8001a36:	68f8      	ldr	r0, [r7, #12]
 8001a38:	f7ff fe4e 	bl	80016d8 <u8g2_font_decode_glyph>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8001a40:	8afb      	ldrh	r3, [r7, #22]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	4608      	mov	r0, r1
 8001a56:	4611      	mov	r1, r2
 8001a58:	461a      	mov	r2, r3
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	817b      	strh	r3, [r7, #10]
 8001a5e:	460b      	mov	r3, r1
 8001a60:	813b      	strh	r3, [r7, #8]
 8001a62:	4613      	mov	r3, r2
 8001a64:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001a6c:	2b03      	cmp	r3, #3
 8001a6e:	d833      	bhi.n	8001ad8 <u8g2_DrawGlyph+0x8c>
 8001a70:	a201      	add	r2, pc, #4	; (adr r2, 8001a78 <u8g2_DrawGlyph+0x2c>)
 8001a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a76:	bf00      	nop
 8001a78:	08001a89 	.word	0x08001a89
 8001a7c:	08001a9d 	.word	0x08001a9d
 8001a80:	08001ab1 	.word	0x08001ab1
 8001a84:	08001ac5 	.word	0x08001ac5
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a8c:	68f8      	ldr	r0, [r7, #12]
 8001a8e:	4798      	blx	r3
 8001a90:	4603      	mov	r3, r0
 8001a92:	461a      	mov	r2, r3
 8001a94:	893b      	ldrh	r3, [r7, #8]
 8001a96:	4413      	add	r3, r2
 8001a98:	813b      	strh	r3, [r7, #8]
      break;
 8001a9a:	e01d      	b.n	8001ad8 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	4798      	blx	r3
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	897b      	ldrh	r3, [r7, #10]
 8001aaa:	1a9b      	subs	r3, r3, r2
 8001aac:	817b      	strh	r3, [r7, #10]
      break;
 8001aae:	e013      	b.n	8001ad8 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab4:	68f8      	ldr	r0, [r7, #12]
 8001ab6:	4798      	blx	r3
 8001ab8:	4603      	mov	r3, r0
 8001aba:	461a      	mov	r2, r3
 8001abc:	893b      	ldrh	r3, [r7, #8]
 8001abe:	1a9b      	subs	r3, r3, r2
 8001ac0:	813b      	strh	r3, [r7, #8]
      break;
 8001ac2:	e009      	b.n	8001ad8 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ac8:	68f8      	ldr	r0, [r7, #12]
 8001aca:	4798      	blx	r3
 8001acc:	4603      	mov	r3, r0
 8001ace:	461a      	mov	r2, r3
 8001ad0:	897b      	ldrh	r3, [r7, #10]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	817b      	strh	r3, [r7, #10]
      break;
 8001ad6:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8001ad8:	88fb      	ldrh	r3, [r7, #6]
 8001ada:	893a      	ldrh	r2, [r7, #8]
 8001adc:	8979      	ldrh	r1, [r7, #10]
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f7ff ff88 	bl	80019f4 <u8g2_font_draw_glyph>
 8001ae4:	4603      	mov	r3, r0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop

08001af0 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	607b      	str	r3, [r7, #4]
 8001afa:	460b      	mov	r3, r1
 8001afc:	817b      	strh	r3, [r7, #10]
 8001afe:	4613      	mov	r3, r2
 8001b00:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	f000 fc6a 	bl	80023dc <u8x8_utf8_init>
  sum = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	7812      	ldrb	r2, [r2, #0]
 8001b14:	4611      	mov	r1, r2
 8001b16:	68f8      	ldr	r0, [r7, #12]
 8001b18:	4798      	blx	r3
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8001b1e:	8abb      	ldrh	r3, [r7, #20]
 8001b20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d038      	beq.n	8001b9a <u8g2_draw_string+0xaa>
      break;
    str++;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8001b2e:	8abb      	ldrh	r3, [r7, #20]
 8001b30:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d0e9      	beq.n	8001b0c <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001b38:	8abb      	ldrh	r3, [r7, #20]
 8001b3a:	893a      	ldrh	r2, [r7, #8]
 8001b3c:	8979      	ldrh	r1, [r7, #10]
 8001b3e:	68f8      	ldr	r0, [r7, #12]
 8001b40:	f7ff ff84 	bl	8001a4c <u8g2_DrawGlyph>
 8001b44:	4603      	mov	r3, r0
 8001b46:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001b4e:	2b03      	cmp	r3, #3
 8001b50:	d81e      	bhi.n	8001b90 <u8g2_draw_string+0xa0>
 8001b52:	a201      	add	r2, pc, #4	; (adr r2, 8001b58 <u8g2_draw_string+0x68>)
 8001b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b58:	08001b69 	.word	0x08001b69
 8001b5c:	08001b73 	.word	0x08001b73
 8001b60:	08001b7d 	.word	0x08001b7d
 8001b64:	08001b87 	.word	0x08001b87
      {
	case 0:
	  x += delta;
 8001b68:	897a      	ldrh	r2, [r7, #10]
 8001b6a:	8a7b      	ldrh	r3, [r7, #18]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	817b      	strh	r3, [r7, #10]
	  break;
 8001b70:	e00e      	b.n	8001b90 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8001b72:	893a      	ldrh	r2, [r7, #8]
 8001b74:	8a7b      	ldrh	r3, [r7, #18]
 8001b76:	4413      	add	r3, r2
 8001b78:	813b      	strh	r3, [r7, #8]
	  break;
 8001b7a:	e009      	b.n	8001b90 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001b7c:	897a      	ldrh	r2, [r7, #10]
 8001b7e:	8a7b      	ldrh	r3, [r7, #18]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	817b      	strh	r3, [r7, #10]
	  break;
 8001b84:	e004      	b.n	8001b90 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8001b86:	893a      	ldrh	r2, [r7, #8]
 8001b88:	8a7b      	ldrh	r3, [r7, #18]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	813b      	strh	r3, [r7, #8]
	  break;
 8001b8e:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8001b90:	8afa      	ldrh	r2, [r7, #22]
 8001b92:	8a7b      	ldrh	r3, [r7, #18]
 8001b94:	4413      	add	r3, r2
 8001b96:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001b98:	e7b8      	b.n	8001b0c <u8g2_draw_string+0x1c>
      break;
 8001b9a:	bf00      	nop
    }
  }
  return sum;
 8001b9c:	8afb      	ldrh	r3, [r7, #22]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop

08001ba8 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	607b      	str	r3, [r7, #4]
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	817b      	strh	r3, [r7, #10]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	4a06      	ldr	r2, [pc, #24]	; (8001bd8 <u8g2_DrawStr+0x30>)
 8001bbe:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8001bc0:	893a      	ldrh	r2, [r7, #8]
 8001bc2:	8979      	ldrh	r1, [r7, #10]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	f7ff ff92 	bl	8001af0 <u8g2_draw_string>
 8001bcc:	4603      	mov	r3, r0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	080023f9 	.word	0x080023f9

08001bdc <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d05d      	beq.n	8001ca8 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f993 2081 	ldrsb.w	r2, [r3, #129]	; 0x81
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d04d      	beq.n	8001caa <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d11c      	bne.n	8001c52 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f993 208e 	ldrsb.w	r2, [r3, #142]	; 0x8e
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f993 3083 	ldrsb.w	r3, [r3, #131]	; 0x83
 8001c24:	429a      	cmp	r2, r3
 8001c26:	da05      	bge.n	8001c34 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8001c40:	429a      	cmp	r2, r3
 8001c42:	dd32      	ble.n	8001caa <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8001c50:	e02b      	b.n	8001caa <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f993 308e 	ldrsb.w	r3, [r3, #142]	; 0x8e
 8001c58:	461a      	mov	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8001c60:	4619      	mov	r1, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001c68:	440b      	add	r3, r1
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	da0d      	bge.n	8001c8a <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	4413      	add	r3, r2
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	b25a      	sxtb	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001c96:	429a      	cmp	r2, r3
 8001c98:	dd07      	ble.n	8001caa <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8001ca6:	e000      	b.n	8001caa <u8g2_UpdateRefHeight+0xce>
    return;
 8001ca8:	bf00      	nop
  }  
}
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  return 0;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
	...

08001ccc <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a04      	ldr	r2, [pc, #16]	; (8001ce8 <u8g2_SetFontPosBaseline+0x1c>)
 8001cd8:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	08001cb5 	.word	0x08001cb5

08001cec <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d00b      	beq.n	8001d18 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	683a      	ldr	r2, [r7, #0]
 8001d04:	659a      	str	r2, [r3, #88]	; 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	3374      	adds	r3, #116	; 0x74
 8001d0a:	6839      	ldr	r1, [r7, #0]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff fa97 	bl	8001240 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ff62 	bl	8001bdc <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8001d18:	bf00      	nop
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b087      	sub	sp, #28
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	460b      	mov	r3, r1
 8001d30:	80fb      	strh	r3, [r7, #6]
 8001d32:	4613      	mov	r3, r2
 8001d34:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	881b      	ldrh	r3, [r3, #0]
 8001d3a:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 8001d3c:	8afb      	ldrh	r3, [r7, #22]
 8001d3e:	82bb      	strh	r3, [r7, #20]
  b += *len;
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	881a      	ldrh	r2, [r3, #0]
 8001d44:	8abb      	ldrh	r3, [r7, #20]
 8001d46:	4413      	add	r3, r2
 8001d48:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8001d4a:	8afa      	ldrh	r2, [r7, #22]
 8001d4c:	8abb      	ldrh	r3, [r7, #20]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d90b      	bls.n	8001d6a <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8001d52:	8afa      	ldrh	r2, [r7, #22]
 8001d54:	88bb      	ldrh	r3, [r7, #4]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d205      	bcs.n	8001d66 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8001d5a:	88bb      	ldrh	r3, [r7, #4]
 8001d5c:	82bb      	strh	r3, [r7, #20]
      b--;
 8001d5e:	8abb      	ldrh	r3, [r7, #20]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	82bb      	strh	r3, [r7, #20]
 8001d64:	e001      	b.n	8001d6a <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8001d66:	88fb      	ldrh	r3, [r7, #6]
 8001d68:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8001d6a:	8afa      	ldrh	r2, [r7, #22]
 8001d6c:	88bb      	ldrh	r3, [r7, #4]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d301      	bcc.n	8001d76 <u8g2_clip_intersection2+0x56>
    return 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	e01c      	b.n	8001db0 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8001d76:	8aba      	ldrh	r2, [r7, #20]
 8001d78:	88fb      	ldrh	r3, [r7, #6]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d801      	bhi.n	8001d82 <u8g2_clip_intersection2+0x62>
    return 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	e016      	b.n	8001db0 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 8001d82:	8afa      	ldrh	r2, [r7, #22]
 8001d84:	88fb      	ldrh	r3, [r7, #6]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d201      	bcs.n	8001d8e <u8g2_clip_intersection2+0x6e>
    a = c;
 8001d8a:	88fb      	ldrh	r3, [r7, #6]
 8001d8c:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 8001d8e:	8aba      	ldrh	r2, [r7, #20]
 8001d90:	88bb      	ldrh	r3, [r7, #4]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d901      	bls.n	8001d9a <u8g2_clip_intersection2+0x7a>
    b = d;
 8001d96:	88bb      	ldrh	r3, [r7, #4]
 8001d98:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	8afa      	ldrh	r2, [r7, #22]
 8001d9e:	801a      	strh	r2, [r3, #0]
  b -= a;
 8001da0:	8aba      	ldrh	r2, [r7, #20]
 8001da2:	8afb      	ldrh	r3, [r7, #22]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	8aba      	ldrh	r2, [r7, #20]
 8001dac:	801a      	strh	r2, [r3, #0]
  return 1;
 8001dae:	2301      	movs	r3, #1
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	371c      	adds	r7, #28
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001dbc:	b590      	push	{r4, r7, lr}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af02      	add	r7, sp, #8
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	4608      	mov	r0, r1
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4603      	mov	r3, r0
 8001dcc:	817b      	strh	r3, [r7, #10]
 8001dce:	460b      	mov	r3, r1
 8001dd0:	813b      	strh	r3, [r7, #8]
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dda:	893a      	ldrh	r2, [r7, #8]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8001de4:	88f8      	ldrh	r0, [r7, #6]
 8001de6:	893a      	ldrh	r2, [r7, #8]
 8001de8:	8979      	ldrh	r1, [r7, #10]
 8001dea:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	4603      	mov	r3, r0
 8001df2:	68f8      	ldr	r0, [r7, #12]
 8001df4:	47a0      	blx	r4
}
 8001df6:	bf00      	nop
 8001df8:	3714      	adds	r7, #20
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd90      	pop	{r4, r7, pc}

08001dfe <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001dfe:	b590      	push	{r4, r7, lr}
 8001e00:	b087      	sub	sp, #28
 8001e02:	af02      	add	r7, sp, #8
 8001e04:	60f8      	str	r0, [r7, #12]
 8001e06:	4608      	mov	r0, r1
 8001e08:	4611      	mov	r1, r2
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	817b      	strh	r3, [r7, #10]
 8001e10:	460b      	mov	r3, r1
 8001e12:	813b      	strh	r3, [r7, #8]
 8001e14:	4613      	mov	r3, r2
 8001e16:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d075      	beq.n	8001f0e <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8001e22:	88fb      	ldrh	r3, [r7, #6]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d072      	beq.n	8001f0e <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d91a      	bls.n	8001e64 <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 8001e2e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d109      	bne.n	8001e4a <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 8001e36:	897a      	ldrh	r2, [r7, #10]
 8001e38:	88fb      	ldrh	r3, [r7, #6]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	817b      	strh	r3, [r7, #10]
	  x++;
 8001e40:	897b      	ldrh	r3, [r7, #10]
 8001e42:	3301      	adds	r3, #1
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	817b      	strh	r3, [r7, #10]
 8001e48:	e00c      	b.n	8001e64 <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 8001e4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e4e:	2b03      	cmp	r3, #3
 8001e50:	d108      	bne.n	8001e64 <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 8001e52:	893a      	ldrh	r2, [r7, #8]
 8001e54:	88fb      	ldrh	r3, [r7, #6]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	813b      	strh	r3, [r7, #8]
	  y++;
 8001e5c:	893b      	ldrh	r3, [r7, #8]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8001e64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 8001e70:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d11a      	bne.n	8001eae <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8001e7e:	893b      	ldrh	r3, [r7, #8]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d83b      	bhi.n	8001efc <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8001e8a:	893b      	ldrh	r3, [r7, #8]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d937      	bls.n	8001f00 <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001e9c:	1db9      	adds	r1, r7, #6
 8001e9e:	f107 000a 	add.w	r0, r7, #10
 8001ea2:	f7ff ff3d 	bl	8001d20 <u8g2_clip_intersection2>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d11a      	bne.n	8001ee2 <u8g2_DrawHVLine+0xe4>
	  return;
 8001eac:	e02f      	b.n	8001f0e <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8001eb4:	897b      	ldrh	r3, [r7, #10]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d824      	bhi.n	8001f04 <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8001ec0:	897b      	ldrh	r3, [r7, #10]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d920      	bls.n	8001f08 <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8001ed2:	1db9      	adds	r1, r7, #6
 8001ed4:	f107 0008 	add.w	r0, r7, #8
 8001ed8:	f7ff ff22 	bl	8001d20 <u8g2_clip_intersection2>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d014      	beq.n	8001f0c <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	689c      	ldr	r4, [r3, #8]
 8001ee8:	8979      	ldrh	r1, [r7, #10]
 8001eea:	893a      	ldrh	r2, [r7, #8]
 8001eec:	88f8      	ldrh	r0, [r7, #6]
 8001eee:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	47a0      	blx	r4
 8001efa:	e008      	b.n	8001f0e <u8g2_DrawHVLine+0x110>
	  return;
 8001efc:	bf00      	nop
 8001efe:	e006      	b.n	8001f0e <u8g2_DrawHVLine+0x110>
	  return;
 8001f00:	bf00      	nop
 8001f02:	e004      	b.n	8001f0e <u8g2_DrawHVLine+0x110>
	  return;
 8001f04:	bf00      	nop
 8001f06:	e002      	b.n	8001f0e <u8g2_DrawHVLine+0x110>
	  return;
 8001f08:	bf00      	nop
 8001f0a:	e000      	b.n	8001f0e <u8g2_DrawHVLine+0x110>
	  return;
 8001f0c:	bf00      	nop
    }
}
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd90      	pop	{r4, r7, pc}

08001f14 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8001f14:	b490      	push	{r4, r7}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4604      	mov	r4, r0
 8001f1c:	4608      	mov	r0, r1
 8001f1e:	4611      	mov	r1, r2
 8001f20:	461a      	mov	r2, r3
 8001f22:	4623      	mov	r3, r4
 8001f24:	80fb      	strh	r3, [r7, #6]
 8001f26:	4603      	mov	r3, r0
 8001f28:	80bb      	strh	r3, [r7, #4]
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	807b      	strh	r3, [r7, #2]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8001f32:	887a      	ldrh	r2, [r7, #2]
 8001f34:	88bb      	ldrh	r3, [r7, #4]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d20d      	bcs.n	8001f56 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8001f3a:	883a      	ldrh	r2, [r7, #0]
 8001f3c:	88fb      	ldrh	r3, [r7, #6]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d901      	bls.n	8001f46 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e014      	b.n	8001f70 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8001f46:	887a      	ldrh	r2, [r7, #2]
 8001f48:	883b      	ldrh	r3, [r7, #0]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d901      	bls.n	8001f52 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e00e      	b.n	8001f70 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	e00c      	b.n	8001f70 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8001f56:	883a      	ldrh	r2, [r7, #0]
 8001f58:	88fb      	ldrh	r3, [r7, #6]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d907      	bls.n	8001f6e <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8001f5e:	887a      	ldrh	r2, [r7, #2]
 8001f60:	883b      	ldrh	r3, [r7, #0]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d901      	bls.n	8001f6a <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e002      	b.n	8001f70 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	e000      	b.n	8001f70 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8001f6e:	2300      	movs	r3, #0
    }
  }
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc90      	pop	{r4, r7}
 8001f78:	4770      	bx	lr

08001f7a <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b084      	sub	sp, #16
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	60f8      	str	r0, [r7, #12]
 8001f82:	4608      	mov	r0, r1
 8001f84:	4611      	mov	r1, r2
 8001f86:	461a      	mov	r2, r3
 8001f88:	4603      	mov	r3, r0
 8001f8a:	817b      	strh	r3, [r7, #10]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	813b      	strh	r3, [r7, #8]
 8001f90:	4613      	mov	r3, r2
 8001f92:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f8b3 004c 	ldrh.w	r0, [r3, #76]	; 0x4c
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f8b3 104e 	ldrh.w	r1, [r3, #78]	; 0x4e
 8001fa0:	8b3b      	ldrh	r3, [r7, #24]
 8001fa2:	893a      	ldrh	r2, [r7, #8]
 8001fa4:	f7ff ffb6 	bl	8001f14 <u8g2_is_intersection_decision_tree>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <u8g2_IsIntersection+0x38>
    return 0; 
 8001fae:	2300      	movs	r3, #0
 8001fb0:	e00a      	b.n	8001fc8 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f8b3 104a 	ldrh.w	r1, [r3, #74]	; 0x4a
 8001fbe:	88fb      	ldrh	r3, [r7, #6]
 8001fc0:	897a      	ldrh	r2, [r7, #10]
 8001fc2:	f7ff ffa7 	bl	8001f14 <u8g2_is_intersection_decision_tree>
 8001fc6:	4603      	mov	r3, r0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b089      	sub	sp, #36	; 0x24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	4608      	mov	r0, r1
 8001fda:	4611      	mov	r1, r2
 8001fdc:	461a      	mov	r2, r3
 8001fde:	4603      	mov	r3, r0
 8001fe0:	817b      	strh	r3, [r7, #10]
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	813b      	strh	r3, [r7, #8]
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8001fea:	893b      	ldrh	r3, [r7, #8]
 8001fec:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8001fee:	7efb      	ldrb	r3, [r7, #27]
 8001ff0:	f003 0307 	and.w	r3, r3, #7
 8001ff4:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8001ffa:	7e3a      	ldrb	r2, [r7, #24]
 8001ffc:	7efb      	ldrb	r3, [r7, #27]
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8002004:	2300      	movs	r3, #0
 8002006:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8002012:	2b01      	cmp	r3, #1
 8002014:	d801      	bhi.n	800201a <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8002016:	7e3b      	ldrb	r3, [r7, #24]
 8002018:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8002020:	2b01      	cmp	r3, #1
 8002022:	d001      	beq.n	8002028 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8002024:	7e3b      	ldrb	r3, [r7, #24]
 8002026:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8002028:	893b      	ldrh	r3, [r7, #8]
 800202a:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 800202c:	8afb      	ldrh	r3, [r7, #22]
 800202e:	f023 0307 	bic.w	r3, r3, #7
 8002032:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	7c1b      	ldrb	r3, [r3, #16]
 800203a:	b29b      	uxth	r3, r3
 800203c:	8afa      	ldrh	r2, [r7, #22]
 800203e:	fb12 f303 	smulbb	r3, r2, r3
 8002042:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002048:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 800204a:	8afb      	ldrh	r3, [r7, #22]
 800204c:	69fa      	ldr	r2, [r7, #28]
 800204e:	4413      	add	r3, r2
 8002050:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8002052:	897b      	ldrh	r3, [r7, #10]
 8002054:	69fa      	ldr	r2, [r7, #28]
 8002056:	4413      	add	r3, r2
 8002058:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800205a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800205e:	2b00      	cmp	r3, #0
 8002060:	d117      	bne.n	8002092 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	781a      	ldrb	r2, [r3, #0]
 8002066:	7ebb      	ldrb	r3, [r7, #26]
 8002068:	4313      	orrs	r3, r2
 800206a:	b2da      	uxtb	r2, r3
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	781a      	ldrb	r2, [r3, #0]
 8002074:	7e7b      	ldrb	r3, [r7, #25]
 8002076:	4053      	eors	r3, r2
 8002078:	b2da      	uxtb	r2, r3
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	701a      	strb	r2, [r3, #0]
	ptr++;
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	3301      	adds	r3, #1
 8002082:	61fb      	str	r3, [r7, #28]
	len--;
 8002084:	88fb      	ldrh	r3, [r7, #6]
 8002086:	3b01      	subs	r3, #1
 8002088:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 800208a:	88fb      	ldrh	r3, [r7, #6]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d1e8      	bne.n	8002062 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8002090:	e038      	b.n	8002104 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	781a      	ldrb	r2, [r3, #0]
 8002096:	7ebb      	ldrb	r3, [r7, #26]
 8002098:	4313      	orrs	r3, r2
 800209a:	b2da      	uxtb	r2, r3
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	781a      	ldrb	r2, [r3, #0]
 80020a4:	7e7b      	ldrb	r3, [r7, #25]
 80020a6:	4053      	eors	r3, r2
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 80020ae:	7efb      	ldrb	r3, [r7, #27]
 80020b0:	3301      	adds	r3, #1
 80020b2:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 80020b4:	7efb      	ldrb	r3, [r7, #27]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	76fb      	strb	r3, [r7, #27]
      len--;
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	3b01      	subs	r3, #1
 80020c0:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 80020c2:	7efb      	ldrb	r3, [r7, #27]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d114      	bne.n	80020f2 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80020cc:	461a      	mov	r2, r3
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	4413      	add	r3, r2
 80020d2:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d801      	bhi.n	80020e2 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 80020de:	2301      	movs	r3, #1
 80020e0:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d008      	beq.n	80020fe <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 80020ec:	2301      	movs	r3, #1
 80020ee:	767b      	strb	r3, [r7, #25]
 80020f0:	e005      	b.n	80020fe <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 80020f2:	7ebb      	ldrb	r3, [r7, #26]
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 80020f8:	7e7b      	ldrb	r3, [r7, #25]
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 80020fe:	88fb      	ldrh	r3, [r7, #6]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1c6      	bne.n	8002092 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8002104:	bf00      	nop
 8002106:	3724      	adds	r7, #36	; 0x24
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  u8g2->clip_y0 = 0;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800212e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002138:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  
  u8g2->cb->update_page_win(u8g2);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	4798      	blx	r3
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b084      	sub	sp, #16
 8002152:	af00      	add	r7, sp, #0
 8002154:	60f8      	str	r0, [r7, #12]
 8002156:	60b9      	str	r1, [r7, #8]
 8002158:	603b      	str	r3, [r7, #0]
 800215a:	4613      	mov	r3, r2
 800215c:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	659a      	str	r2, [r3, #88]	; 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	683a      	ldr	r2, [r7, #0]
 8002168:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	68ba      	ldr	r2, [r7, #8]
 800216e:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	79fa      	ldrb	r2, [r7, #7]
 8002174:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
  u8g2->bitmap_transparency = 0;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
  u8g2->draw_color = 1;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2201      	movs	r2, #1
 800219c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  u8g2->is_auto_page_clear = 1;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2201      	movs	r2, #1
 80021a4:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
  
  u8g2->cb = u8g2_cb;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 80021b8:	68f8      	ldr	r0, [r7, #12]
 80021ba:	f7ff ffa9 	bl	8002110 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f7ff fd84 	bl	8001ccc <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#endif
}
 80021cc:	bf00      	nop
 80021ce:	3710      	adds	r7, #16
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021e8:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80021ea:	89fb      	ldrh	r3, [r7, #14]
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	89fa      	ldrh	r2, [r7, #14]
 80021f4:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	7c1b      	ldrb	r3, [r3, #16]
 80021fa:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 80021fc:	89fb      	ldrh	r3, [r7, #14]
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	89fa      	ldrh	r2, [r7, #14]
 8002206:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800220e:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002210:	89fb      	ldrh	r3, [r7, #14]
 8002212:	00db      	lsls	r3, r3, #3
 8002214:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	89fa      	ldrh	r2, [r7, #14]
 800221a:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002222:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8002224:	89fb      	ldrh	r3, [r7, #14]
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800222c:	4413      	add	r3, r2
 800222e:	68ba      	ldr	r2, [r7, #8]
 8002230:	7c52      	ldrb	r2, [r2, #17]
 8002232:	4293      	cmp	r3, r2
 8002234:	dd08      	ble.n	8002248 <u8g2_update_dimension_common+0x74>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	7c5b      	ldrb	r3, [r3, #17]
 800223a:	b29a      	uxth	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002242:	b29b      	uxth	r3, r3
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002248:	89fb      	ldrh	r3, [r7, #14]
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 800226a:	89fb      	ldrh	r3, [r7, #14]
 800226c:	4413      	add	r3, r2
 800226e:	b29a      	uxth	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	8a9a      	ldrh	r2, [r3, #20]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  u8g2->height = display_info->pixel_height;
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	8ada      	ldrh	r2, [r3, #22]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 800228a:	bf00      	nop
 800228c:	3714      	adds	r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b084      	sub	sp, #16
 800229a:	af02      	add	r7, sp, #8
 800229c:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f8b3 0052 	ldrh.w	r0, [r3, #82]	; 0x52
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	4603      	mov	r3, r0
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7ff fe5d 	bl	8001f7a <u8g2_IsIntersection>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d104      	bne.n	80022d0 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 80022ce:	e03b      	b.n	8002348 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d205      	bcs.n	80022f4 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002300:	429a      	cmp	r2, r3
 8002302:	d905      	bls.n	8002310 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800231c:	429a      	cmp	r2, r3
 800231e:	d205      	bcs.n	800232c <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002338:	429a      	cmp	r2, r3
 800233a:	d905      	bls.n	8002348 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 8002348:	bf00      	nop
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7ff ff3b 	bl	80021d4 <u8g2_update_dimension_common>
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b082      	sub	sp, #8
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
  
  u8g2->user_y0 = u8g2->buf_y0;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  u8g2->user_y1 = u8g2->buf_y1;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7ff ff7b 	bl	8002296 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80023a0:	bf00      	nop
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af02      	add	r7, sp, #8
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	4608      	mov	r0, r1
 80023b2:	4611      	mov	r1, r2
 80023b4:	461a      	mov	r2, r3
 80023b6:	4603      	mov	r3, r0
 80023b8:	817b      	strh	r3, [r7, #10]
 80023ba:	460b      	mov	r3, r1
 80023bc:	813b      	strh	r3, [r7, #8]
 80023be:	4613      	mov	r3, r2
 80023c0:	80fb      	strh	r3, [r7, #6]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 80023c2:	88f8      	ldrh	r0, [r7, #6]
 80023c4:	893a      	ldrh	r2, [r7, #8]
 80023c6:	8979      	ldrh	r1, [r7, #10]
 80023c8:	7e3b      	ldrb	r3, [r7, #24]
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	4603      	mov	r3, r0
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f7ff fcf4 	bl	8001dbc <u8g2_draw_hv_line_2dir>
}
 80023d4:	bf00      	nop
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	460b      	mov	r3, r1
 8002402:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8002404:	78fb      	ldrb	r3, [r7, #3]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d002      	beq.n	8002410 <u8x8_ascii_next+0x18>
 800240a:	78fb      	ldrb	r3, [r7, #3]
 800240c:	2b0a      	cmp	r3, #10
 800240e:	d102      	bne.n	8002416 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8002410:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002414:	e001      	b.n	800241a <u8x8_ascii_next+0x22>
  return b;
 8002416:	78fb      	ldrb	r3, [r7, #3]
 8002418:	b29b      	uxth	r3, r3
}
 800241a:	4618      	mov	r0, r3
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr

08002426 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002426:	b590      	push	{r4, r7, lr}
 8002428:	b085      	sub	sp, #20
 800242a:	af00      	add	r7, sp, #0
 800242c:	60f8      	str	r0, [r7, #12]
 800242e:	460b      	mov	r3, r1
 8002430:	607a      	str	r2, [r7, #4]
 8002432:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	691c      	ldr	r4, [r3, #16]
 8002438:	7afa      	ldrb	r2, [r7, #11]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2117      	movs	r1, #23
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	47a0      	blx	r4
 8002442:	4603      	mov	r3, r0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	bd90      	pop	{r4, r7, pc}

0800244c <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8002458:	1cfb      	adds	r3, r7, #3
 800245a:	461a      	mov	r2, r3
 800245c:	2101      	movs	r1, #1
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff ffe1 	bl	8002426 <u8x8_byte_SendBytes>
 8002464:	4603      	mov	r3, r0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 800246e:	b590      	push	{r4, r7, lr}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691c      	ldr	r4, [r3, #16]
 800247a:	2300      	movs	r3, #0
 800247c:	2200      	movs	r2, #0
 800247e:	2118      	movs	r1, #24
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	47a0      	blx	r4
 8002484:	4603      	mov	r3, r0
}
 8002486:	4618      	mov	r0, r3
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	bd90      	pop	{r4, r7, pc}

0800248e <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 800248e:	b590      	push	{r4, r7, lr}
 8002490:	b083      	sub	sp, #12
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	691c      	ldr	r4, [r3, #16]
 800249a:	2300      	movs	r3, #0
 800249c:	2200      	movs	r2, #0
 800249e:	2119      	movs	r1, #25
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	47a0      	blx	r4
 80024a4:	4603      	mov	r3, r0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd90      	pop	{r4, r7, pc}

080024ae <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80024ae:	b590      	push	{r4, r7, lr}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
 80024b6:	460b      	mov	r3, r1
 80024b8:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68dc      	ldr	r4, [r3, #12]
 80024be:	78fa      	ldrb	r2, [r7, #3]
 80024c0:	2300      	movs	r3, #0
 80024c2:	2115      	movs	r1, #21
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	47a0      	blx	r4
 80024c8:	4603      	mov	r3, r0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd90      	pop	{r4, r7, pc}

080024d2 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 80024d2:	b590      	push	{r4, r7, lr}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	460b      	mov	r3, r1
 80024dc:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68dc      	ldr	r4, [r3, #12]
 80024e2:	78fa      	ldrb	r2, [r7, #3]
 80024e4:	2300      	movs	r3, #0
 80024e6:	2116      	movs	r1, #22
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	47a0      	blx	r4
 80024ec:	4603      	mov	r3, r0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd90      	pop	{r4, r7, pc}

080024f6 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80024f6:	b590      	push	{r4, r7, lr}
 80024f8:	b085      	sub	sp, #20
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	460b      	mov	r3, r1
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	68dc      	ldr	r4, [r3, #12]
 8002508:	7afa      	ldrb	r2, [r7, #11]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2117      	movs	r1, #23
 800250e:	68f8      	ldr	r0, [r7, #12]
 8002510:	47a0      	blx	r4
 8002512:	4603      	mov	r3, r0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	bd90      	pop	{r4, r7, pc}

0800251c <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 800251c:	b590      	push	{r4, r7, lr}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68dc      	ldr	r4, [r3, #12]
 8002528:	2300      	movs	r3, #0
 800252a:	2200      	movs	r2, #0
 800252c:	2118      	movs	r1, #24
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	47a0      	blx	r4
 8002532:	4603      	mov	r3, r0
}
 8002534:	4618      	mov	r0, r3
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	bd90      	pop	{r4, r7, pc}

0800253c <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 800253c:	b590      	push	{r4, r7, lr}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68dc      	ldr	r4, [r3, #12]
 8002548:	2300      	movs	r3, #0
 800254a:	2200      	movs	r2, #0
 800254c:	2119      	movs	r1, #25
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	47a0      	blx	r4
 8002552:	4603      	mov	r3, r0
}
 8002554:	4618      	mov	r0, r3
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	bd90      	pop	{r4, r7, pc}

0800255c <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800255c:	b590      	push	{r4, r7, lr}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	73fb      	strb	r3, [r7, #15]
    data++;
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	3301      	adds	r3, #1
 8002570:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	2bfe      	cmp	r3, #254	; 0xfe
 8002576:	d031      	beq.n	80025dc <u8x8_cad_SendSequence+0x80>
 8002578:	2bfe      	cmp	r3, #254	; 0xfe
 800257a:	dc3d      	bgt.n	80025f8 <u8x8_cad_SendSequence+0x9c>
 800257c:	2b19      	cmp	r3, #25
 800257e:	dc3b      	bgt.n	80025f8 <u8x8_cad_SendSequence+0x9c>
 8002580:	2b18      	cmp	r3, #24
 8002582:	da23      	bge.n	80025cc <u8x8_cad_SendSequence+0x70>
 8002584:	2b16      	cmp	r3, #22
 8002586:	dc02      	bgt.n	800258e <u8x8_cad_SendSequence+0x32>
 8002588:	2b15      	cmp	r3, #21
 800258a:	da03      	bge.n	8002594 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800258c:	e034      	b.n	80025f8 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 800258e:	2b17      	cmp	r3, #23
 8002590:	d00e      	beq.n	80025b0 <u8x8_cad_SendSequence+0x54>
	return;
 8002592:	e031      	b.n	80025f8 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68dc      	ldr	r4, [r3, #12]
 800259e:	7bba      	ldrb	r2, [r7, #14]
 80025a0:	7bf9      	ldrb	r1, [r7, #15]
 80025a2:	2300      	movs	r3, #0
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	47a0      	blx	r4
	  data++;
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	3301      	adds	r3, #1
 80025ac:	603b      	str	r3, [r7, #0]
	  break;
 80025ae:	e022      	b.n	80025f6 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80025b6:	f107 030e 	add.w	r3, r7, #14
 80025ba:	461a      	mov	r2, r3
 80025bc:	2101      	movs	r1, #1
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7ff ff99 	bl	80024f6 <u8x8_cad_SendData>
	  data++;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	3301      	adds	r3, #1
 80025c8:	603b      	str	r3, [r7, #0]
	  break;
 80025ca:	e014      	b.n	80025f6 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	68dc      	ldr	r4, [r3, #12]
 80025d0:	7bf9      	ldrb	r1, [r7, #15]
 80025d2:	2300      	movs	r3, #0
 80025d4:	2200      	movs	r2, #0
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	47a0      	blx	r4
	  break;
 80025da:	e00c      	b.n	80025f6 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80025e2:	7bbb      	ldrb	r3, [r7, #14]
 80025e4:	461a      	mov	r2, r3
 80025e6:	2129      	movs	r1, #41	; 0x29
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 fa0a 	bl	8002a02 <u8x8_gpio_call>
	  data++;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	3301      	adds	r3, #1
 80025f2:	603b      	str	r3, [r7, #0]
	  break;
 80025f4:	bf00      	nop
    cmd = *data;
 80025f6:	e7b6      	b.n	8002566 <u8x8_cad_SendSequence+0xa>
	return;
 80025f8:	bf00      	nop
    }
  }
}
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd90      	pop	{r4, r7, pc}

08002600 <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 8002600:	b590      	push	{r4, r7, lr}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	460b      	mov	r3, r1
 800260a:	607a      	str	r2, [r7, #4]
 800260c:	72fb      	strb	r3, [r7, #11]
    u8x8_byte_StartTransfer(u8x8);    
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f7ff ff2d 	bl	800246e <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 8002614:	2140      	movs	r1, #64	; 0x40
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f7ff ff18 	bl	800244c <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	691c      	ldr	r4, [r3, #16]
 8002620:	7afa      	ldrb	r2, [r7, #11]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2117      	movs	r1, #23
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 800262a:	68f8      	ldr	r0, [r7, #12]
 800262c:	f7ff ff2f 	bl	800248e <u8x8_byte_EndTransfer>
}
 8002630:	bf00      	nop
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	bd90      	pop	{r4, r7, pc}

08002638 <u8x8_cad_ssd13xx_i2c>:

/* classic version: will put a start/stop condition around each command and arg */
uint8_t u8x8_cad_ssd13xx_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002638:	b590      	push	{r4, r7, lr}
 800263a:	b087      	sub	sp, #28
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	460b      	mov	r3, r1
 8002644:	72fb      	strb	r3, [r7, #11]
 8002646:	4613      	mov	r3, r2
 8002648:	72bb      	strb	r3, [r7, #10]
  uint8_t *p;
  switch(msg)
 800264a:	7afb      	ldrb	r3, [r7, #11]
 800264c:	3b14      	subs	r3, #20
 800264e:	2b05      	cmp	r3, #5
 8002650:	d848      	bhi.n	80026e4 <u8x8_cad_ssd13xx_i2c+0xac>
 8002652:	a201      	add	r2, pc, #4	; (adr r2, 8002658 <u8x8_cad_ssd13xx_i2c+0x20>)
 8002654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002658:	080026c1 	.word	0x080026c1
 800265c:	08002671 	.word	0x08002671
 8002660:	08002671 	.word	0x08002671
 8002664:	08002691 	.word	0x08002691
 8002668:	080026e9 	.word	0x080026e9
 800266c:	080026e9 	.word	0x080026e9
  {
    case U8X8_MSG_CAD_SEND_CMD:
    case U8X8_MSG_CAD_SEND_ARG:
      /* 7 Nov 2016: Can this be improved?  */
      //u8x8_byte_SetDC(u8x8, 0);
      u8x8_byte_StartTransfer(u8x8);
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f7ff fefc 	bl	800246e <u8x8_byte_StartTransfer>
      //u8x8_byte_SendByte(u8x8, u8x8_GetI2CAddress(u8x8));
      u8x8_byte_SendByte(u8x8, 0x000);
 8002676:	2100      	movs	r1, #0
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f7ff fee7 	bl	800244c <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 800267e:	7abb      	ldrb	r3, [r7, #10]
 8002680:	4619      	mov	r1, r3
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f7ff fee2 	bl	800244c <u8x8_byte_SendByte>
      u8x8_byte_EndTransfer(u8x8);      
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f7ff ff00 	bl	800248e <u8x8_byte_EndTransfer>
      break;
 800268e:	e02c      	b.n	80026ea <u8x8_cad_ssd13xx_i2c+0xb2>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = arg_ptr;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8002694:	e00a      	b.n	80026ac <u8x8_cad_ssd13xx_i2c+0x74>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	2118      	movs	r1, #24
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f7ff ffb0 	bl	8002600 <u8x8_i2c_data_transfer>
	arg_int-=24;
 80026a0:	7abb      	ldrb	r3, [r7, #10]
 80026a2:	3b18      	subs	r3, #24
 80026a4:	72bb      	strb	r3, [r7, #10]
	p+=24;
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	3318      	adds	r3, #24
 80026aa:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 80026ac:	7abb      	ldrb	r3, [r7, #10]
 80026ae:	2b18      	cmp	r3, #24
 80026b0:	d8f1      	bhi.n	8002696 <u8x8_cad_ssd13xx_i2c+0x5e>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 80026b2:	7abb      	ldrb	r3, [r7, #10]
 80026b4:	697a      	ldr	r2, [r7, #20]
 80026b6:	4619      	mov	r1, r3
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f7ff ffa1 	bl	8002600 <u8x8_i2c_data_transfer>
      break;
 80026be:	e014      	b.n	80026ea <u8x8_cad_ssd13xx_i2c+0xb2>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026c6:	2bff      	cmp	r3, #255	; 0xff
 80026c8:	d103      	bne.n	80026d2 <u8x8_cad_ssd13xx_i2c+0x9a>
	u8x8->i2c_address = 0x078;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2278      	movs	r2, #120	; 0x78
 80026ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	691c      	ldr	r4, [r3, #16]
 80026d6:	7aba      	ldrb	r2, [r7, #10]
 80026d8:	7af9      	ldrb	r1, [r7, #11]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	47a0      	blx	r4
 80026e0:	4603      	mov	r3, r0
 80026e2:	e003      	b.n	80026ec <u8x8_cad_ssd13xx_i2c+0xb4>
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      /* cad transfer commands are ignored */
      break;
    default:
      return 0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	e001      	b.n	80026ec <u8x8_cad_ssd13xx_i2c+0xb4>
      break;
 80026e8:	bf00      	nop
  }
  return 1;
 80026ea:	2301      	movs	r3, #1
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	371c      	adds	r7, #28
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd90      	pop	{r4, r7, pc}

080026f4 <u8x8_d_ssd1305_generic>:
};



static uint8_t u8x8_d_ssd1305_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	607b      	str	r3, [r7, #4]
 80026fe:	460b      	mov	r3, r1
 8002700:	72fb      	strb	r3, [r7, #11]
 8002702:	4613      	mov	r3, r2
 8002704:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8002706:	7afb      	ldrb	r3, [r7, #11]
 8002708:	2b0f      	cmp	r3, #15
 800270a:	d006      	beq.n	800271a <u8x8_d_ssd1305_generic+0x26>
 800270c:	2b0f      	cmp	r3, #15
 800270e:	dc67      	bgt.n	80027e0 <u8x8_d_ssd1305_generic+0xec>
 8002710:	2b0b      	cmp	r3, #11
 8002712:	d048      	beq.n	80027a6 <u8x8_d_ssd1305_generic+0xb2>
 8002714:	2b0e      	cmp	r3, #14
 8002716:	d053      	beq.n	80027c0 <u8x8_d_ssd1305_generic+0xcc>
 8002718:	e062      	b.n	80027e0 <u8x8_d_ssd1305_generic+0xec>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f7ff fefe 	bl	800251c <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	795b      	ldrb	r3, [r3, #5]
 8002724:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 8002726:	7dfb      	ldrb	r3, [r7, #23]
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002732:	7dfb      	ldrb	r3, [r7, #23]
 8002734:	4413      	add	r3, r2
 8002736:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 8002738:	2140      	movs	r1, #64	; 0x40
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f7ff feb7 	bl	80024ae <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002740:	7dfb      	ldrb	r3, [r7, #23]
 8002742:	091b      	lsrs	r3, r3, #4
 8002744:	b2db      	uxtb	r3, r3
 8002746:	f043 0310 	orr.w	r3, r3, #16
 800274a:	b2db      	uxtb	r3, r3
 800274c:	4619      	mov	r1, r3
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f7ff fead 	bl	80024ae <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));
 8002754:	7dfb      	ldrb	r3, [r7, #23]
 8002756:	f003 030f 	and.w	r3, r3, #15
 800275a:	b2db      	uxtb	r3, r3
 800275c:	4619      	mov	r1, r3
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f7ff feb7 	bl	80024d2 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos)   );
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	799b      	ldrb	r3, [r3, #6]
 8002768:	f063 034f 	orn	r3, r3, #79	; 0x4f
 800276c:	b2db      	uxtb	r3, r3
 800276e:	4619      	mov	r1, r3
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f7ff feae 	bl	80024d2 <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	791b      	ldrb	r3, [r3, #4]
 800277a:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8002782:	7dbb      	ldrb	r3, [r7, #22]
 8002784:	00db      	lsls	r3, r3, #3
 8002786:	b2db      	uxtb	r3, r3
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	4619      	mov	r1, r3
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f7ff feb2 	bl	80024f6 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8002792:	7abb      	ldrb	r3, [r7, #10]
 8002794:	3b01      	subs	r3, #1
 8002796:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8002798:	7abb      	ldrb	r3, [r7, #10]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1eb      	bne.n	8002776 <u8x8_d_ssd1305_generic+0x82>
      
      u8x8_cad_EndTransfer(u8x8);
 800279e:	68f8      	ldr	r0, [r7, #12]
 80027a0:	f7ff fecc 	bl	800253c <u8x8_cad_EndTransfer>
      break;
 80027a4:	e01e      	b.n	80027e4 <u8x8_d_ssd1305_generic+0xf0>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 80027a6:	7abb      	ldrb	r3, [r7, #10]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d104      	bne.n	80027b6 <u8x8_d_ssd1305_generic+0xc2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_powersave0_seq);
 80027ac:	4910      	ldr	r1, [pc, #64]	; (80027f0 <u8x8_d_ssd1305_generic+0xfc>)
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f7ff fed4 	bl	800255c <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_powersave1_seq);
      break;
 80027b4:	e016      	b.n	80027e4 <u8x8_d_ssd1305_generic+0xf0>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_powersave1_seq);
 80027b6:	490f      	ldr	r1, [pc, #60]	; (80027f4 <u8x8_d_ssd1305_generic+0x100>)
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f7ff fecf 	bl	800255c <u8x8_cad_SendSequence>
      break;
 80027be:	e011      	b.n	80027e4 <u8x8_d_ssd1305_generic+0xf0>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f7ff feab 	bl	800251c <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80027c6:	2181      	movs	r1, #129	; 0x81
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f7ff fe70 	bl	80024ae <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1305 has range from 0 to 255 */
 80027ce:	7abb      	ldrb	r3, [r7, #10]
 80027d0:	4619      	mov	r1, r3
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f7ff fe7d 	bl	80024d2 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f7ff feaf 	bl	800253c <u8x8_cad_EndTransfer>
      break;
 80027de:	e001      	b.n	80027e4 <u8x8_d_ssd1305_generic+0xf0>
#endif
    default:
      return 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	e000      	b.n	80027e6 <u8x8_d_ssd1305_generic+0xf2>
  }
  return 1;
 80027e4:	2301      	movs	r3, #1
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3718      	adds	r7, #24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	08010640 	.word	0x08010640
 80027f4:	08010648 	.word	0x08010648

080027f8 <u8x8_d_ssd1305_128x32_noname>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_ssd1305_128x32_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	607b      	str	r3, [r7, #4]
 8002802:	460b      	mov	r3, r1
 8002804:	72fb      	strb	r3, [r7, #11]
 8002806:	4613      	mov	r3, r2
 8002808:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1305_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 800280a:	7aba      	ldrb	r2, [r7, #10]
 800280c:	7af9      	ldrb	r1, [r7, #11]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	68f8      	ldr	r0, [r7, #12]
 8002812:	f7ff ff6f 	bl	80026f4 <u8x8_d_ssd1305_generic>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <u8x8_d_ssd1305_128x32_noname+0x28>
    return 1;
 800281c:	2301      	movs	r3, #1
 800281e:	e032      	b.n	8002886 <u8x8_d_ssd1305_128x32_noname+0x8e>
  
  switch(msg)
 8002820:	7afb      	ldrb	r3, [r7, #11]
 8002822:	2b0d      	cmp	r3, #13
 8002824:	d006      	beq.n	8002834 <u8x8_d_ssd1305_128x32_noname+0x3c>
 8002826:	2b0d      	cmp	r3, #13
 8002828:	dc2a      	bgt.n	8002880 <u8x8_d_ssd1305_128x32_noname+0x88>
 800282a:	2b09      	cmp	r3, #9
 800282c:	d023      	beq.n	8002876 <u8x8_d_ssd1305_128x32_noname+0x7e>
 800282e:	2b0a      	cmp	r3, #10
 8002830:	d019      	beq.n	8002866 <u8x8_d_ssd1305_128x32_noname+0x6e>
 8002832:	e025      	b.n	8002880 <u8x8_d_ssd1305_128x32_noname+0x88>
  {
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 8002834:	7abb      	ldrb	r3, [r7, #10]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <u8x8_d_ssd1305_128x32_noname+0x58>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_flip0_seq);
 800283a:	4915      	ldr	r1, [pc, #84]	; (8002890 <u8x8_d_ssd1305_128x32_noname+0x98>)
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f7ff fe8d 	bl	800255c <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	7c9a      	ldrb	r2, [r3, #18]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 800284e:	e019      	b.n	8002884 <u8x8_d_ssd1305_128x32_noname+0x8c>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_flip1_seq);
 8002850:	4910      	ldr	r1, [pc, #64]	; (8002894 <u8x8_d_ssd1305_128x32_noname+0x9c>)
 8002852:	68f8      	ldr	r0, [r7, #12]
 8002854:	f7ff fe82 	bl	800255c <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	7cda      	ldrb	r2, [r3, #19]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      break;
 8002864:	e00e      	b.n	8002884 <u8x8_d_ssd1305_128x32_noname+0x8c>
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f000 f82e 	bl	80028c8 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_noname_init_seq);    
 800286c:	490a      	ldr	r1, [pc, #40]	; (8002898 <u8x8_d_ssd1305_128x32_noname+0xa0>)
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f7ff fe74 	bl	800255c <u8x8_cad_SendSequence>
      break;
 8002874:	e006      	b.n	8002884 <u8x8_d_ssd1305_128x32_noname+0x8c>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1305_128x32_noname_display_info);
 8002876:	4909      	ldr	r1, [pc, #36]	; (800289c <u8x8_d_ssd1305_128x32_noname+0xa4>)
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 f811 	bl	80028a0 <u8x8_d_helper_display_setup_memory>
      break;
 800287e:	e001      	b.n	8002884 <u8x8_d_ssd1305_128x32_noname+0x8c>
    default:
      return 0;
 8002880:	2300      	movs	r3, #0
 8002882:	e000      	b.n	8002886 <u8x8_d_ssd1305_128x32_noname+0x8e>
  }
  return 1;
 8002884:	2301      	movs	r3, #1
}
 8002886:	4618      	mov	r0, r3
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	08010650 	.word	0x08010650
 8002894:	0801065c 	.word	0x0801065c
 8002898:	08010680 	.word	0x08010680
 800289c:	08010668 	.word	0x08010668

080028a0 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	7c9a      	ldrb	r2, [r3, #18]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80028c8:	b590      	push	{r4, r7, lr}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	695c      	ldr	r4, [r3, #20]
 80028d4:	2300      	movs	r3, #0
 80028d6:	2200      	movs	r2, #0
 80028d8:	2128      	movs	r1, #40	; 0x28
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68dc      	ldr	r4, [r3, #12]
 80028e2:	2300      	movs	r3, #0
 80028e4:	2200      	movs	r2, #0
 80028e6:	2114      	movs	r1, #20
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 80028ec:	2201      	movs	r2, #1
 80028ee:	214b      	movs	r1, #75	; 0x4b
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 f886 	bl	8002a02 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	791b      	ldrb	r3, [r3, #4]
 80028fc:	461a      	mov	r2, r3
 80028fe:	2129      	movs	r1, #41	; 0x29
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 f87e 	bl	8002a02 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8002906:	2200      	movs	r2, #0
 8002908:	214b      	movs	r1, #75	; 0x4b
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f879 	bl	8002a02 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	791b      	ldrb	r3, [r3, #4]
 8002916:	461a      	mov	r2, r3
 8002918:	2129      	movs	r1, #41	; 0x29
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 f871 	bl	8002a02 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002920:	2201      	movs	r2, #1
 8002922:	214b      	movs	r1, #75	; 0x4b
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f86c 	bl	8002a02 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	795b      	ldrb	r3, [r3, #5]
 8002930:	461a      	mov	r2, r3
 8002932:	2129      	movs	r1, #41	; 0x29
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 f864 	bl	8002a02 <u8x8_gpio_call>
}    
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	bd90      	pop	{r4, r7, pc}

08002942 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002942:	b590      	push	{r4, r7, lr}
 8002944:	b085      	sub	sp, #20
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	4608      	mov	r0, r1
 800294c:	4611      	mov	r1, r2
 800294e:	461a      	mov	r2, r3
 8002950:	4603      	mov	r3, r0
 8002952:	70fb      	strb	r3, [r7, #3]
 8002954:	460b      	mov	r3, r1
 8002956:	70bb      	strb	r3, [r7, #2]
 8002958:	4613      	mov	r3, r2
 800295a:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800295c:	78fb      	ldrb	r3, [r7, #3]
 800295e:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8002960:	78bb      	ldrb	r3, [r7, #2]
 8002962:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8002964:	787b      	ldrb	r3, [r7, #1]
 8002966:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8002968:	6a3b      	ldr	r3, [r7, #32]
 800296a:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689c      	ldr	r4, [r3, #8]
 8002970:	f107 0308 	add.w	r3, r7, #8
 8002974:	2201      	movs	r2, #1
 8002976:	210f      	movs	r1, #15
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	47a0      	blx	r4
 800297c:	4603      	mov	r3, r0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	bd90      	pop	{r4, r7, pc}

08002986 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8002986:	b590      	push	{r4, r7, lr}
 8002988:	b083      	sub	sp, #12
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689c      	ldr	r4, [r3, #8]
 8002992:	2300      	movs	r3, #0
 8002994:	2200      	movs	r2, #0
 8002996:	2109      	movs	r1, #9
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	47a0      	blx	r4
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd90      	pop	{r4, r7, pc}

080029a4 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 80029a4:	b590      	push	{r4, r7, lr}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689c      	ldr	r4, [r3, #8]
 80029b0:	2300      	movs	r3, #0
 80029b2:	2200      	movs	r2, #0
 80029b4:	210a      	movs	r1, #10
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd90      	pop	{r4, r7, pc}

080029c2 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 80029c2:	b590      	push	{r4, r7, lr}
 80029c4:	b083      	sub	sp, #12
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
 80029ca:	460b      	mov	r3, r1
 80029cc:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	689c      	ldr	r4, [r3, #8]
 80029d2:	78fa      	ldrb	r2, [r7, #3]
 80029d4:	2300      	movs	r3, #0
 80029d6:	210b      	movs	r1, #11
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	47a0      	blx	r4
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd90      	pop	{r4, r7, pc}

080029e4 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689c      	ldr	r4, [r3, #8]
 80029f0:	2300      	movs	r3, #0
 80029f2:	2200      	movs	r2, #0
 80029f4:	2110      	movs	r1, #16
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	47a0      	blx	r4
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd90      	pop	{r4, r7, pc}

08002a02 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8002a02:	b590      	push	{r4, r7, lr}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
 8002a0a:	460b      	mov	r3, r1
 8002a0c:	70fb      	strb	r3, [r7, #3]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695c      	ldr	r4, [r3, #20]
 8002a16:	78ba      	ldrb	r2, [r7, #2]
 8002a18:	78f9      	ldrb	r1, [r7, #3]
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	47a0      	blx	r4
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd90      	pop	{r4, r7, pc}

08002a28 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	607b      	str	r3, [r7, #4]
 8002a32:	460b      	mov	r3, r1
 8002a34:	72fb      	strb	r3, [r7, #11]
 8002a36:	4613      	mov	r3, r2
 8002a38:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a11      	ldr	r2, [pc, #68]	; (8002aa0 <u8x8_SetupDefaults+0x58>)
 8002a5a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	4a10      	ldr	r2, [pc, #64]	; (8002aa0 <u8x8_SetupDefaults+0x58>)
 8002a60:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a0e      	ldr	r2, [pc, #56]	; (8002aa0 <u8x8_SetupDefaults+0x58>)
 8002a66:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a0d      	ldr	r2, [pc, #52]	; (8002aa0 <u8x8_SetupDefaults+0x58>)
 8002a6c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	22ff      	movs	r2, #255	; 0xff
 8002a88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	22ff      	movs	r2, #255	; 0xff
 8002a90:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	08002a29 	.word	0x08002a29

08002aa4 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
 8002ab0:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f7ff ffc8 	bl	8002a48 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f7ff ff58 	bl	8002986 <u8x8_SetupMemory>
}
 8002ad6:	bf00      	nop
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <synthesize_waves>:

#define OUTPUT_SAMPLES 128
uint16_t output_wave [OUTPUT_SAMPLES];
bool DMAkeysPressed [12];

inline void synthesize_waves(int index){
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
    uint16_t DMAkeys = __atomic_load_n(&keys, __ATOMIC_RELAXED);
 8002ae8:	4b2c      	ldr	r3, [pc, #176]	; (8002b9c <synthesize_waves+0xbc>)
 8002aea:	881b      	ldrh	r3, [r3, #0]
 8002aec:	817b      	strh	r3, [r7, #10]
    for (int k = 0; k < 12; k++) {
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]
 8002af2:	e013      	b.n	8002b1c <synthesize_waves+0x3c>
        DMAkeysPressed[k] = ~DMAkeys & (1 << k);
 8002af4:	897b      	ldrh	r3, [r7, #10]
 8002af6:	43da      	mvns	r2, r3
 8002af8:	2101      	movs	r1, #1
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	fa01 f303 	lsl.w	r3, r1, r3
 8002b00:	4013      	ands	r3, r2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	bf14      	ite	ne
 8002b06:	2301      	movne	r3, #1
 8002b08:	2300      	moveq	r3, #0
 8002b0a:	b2d9      	uxtb	r1, r3
 8002b0c:	4a24      	ldr	r2, [pc, #144]	; (8002ba0 <synthesize_waves+0xc0>)
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	4413      	add	r3, r2
 8002b12:	460a      	mov	r2, r1
 8002b14:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < 12; k++) {
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	3301      	adds	r3, #1
 8002b1a:	617b      	str	r3, [r7, #20]
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	2b0b      	cmp	r3, #11
 8002b20:	dde8      	ble.n	8002af4 <synthesize_waves+0x14>
    }

    uint32_t out = 0;
 8002b22:	2300      	movs	r3, #0
 8002b24:	613b      	str	r3, [r7, #16]

    for (int f = 0; f < 12; f++){
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	e026      	b.n	8002b7a <synthesize_waves+0x9a>
        freq_counts[f] += freq_increments[f];
 8002b2c:	4a1d      	ldr	r2, [pc, #116]	; (8002ba4 <synthesize_waves+0xc4>)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b34:	491c      	ldr	r1, [pc, #112]	; (8002ba8 <synthesize_waves+0xc8>)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	b299      	uxth	r1, r3
 8002b40:	4a18      	ldr	r2, [pc, #96]	; (8002ba4 <synthesize_waves+0xc4>)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        
        out += DMAkeysPressed[f] ? wavetable[freq_counts[f] & 0x0FFF] : 2048;
 8002b48:	4a15      	ldr	r2, [pc, #84]	; (8002ba0 <synthesize_waves+0xc0>)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00a      	beq.n	8002b6a <synthesize_waves+0x8a>
 8002b54:	4a13      	ldr	r2, [pc, #76]	; (8002ba4 <synthesize_waves+0xc4>)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b60:	4a12      	ldr	r2, [pc, #72]	; (8002bac <synthesize_waves+0xcc>)
 8002b62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b66:	461a      	mov	r2, r3
 8002b68:	e001      	b.n	8002b6e <synthesize_waves+0x8e>
 8002b6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	4413      	add	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
    for (int f = 0; f < 12; f++){
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	3301      	adds	r3, #1
 8002b78:	60fb      	str	r3, [r7, #12]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2b0b      	cmp	r3, #11
 8002b7e:	ddd5      	ble.n	8002b2c <synthesize_waves+0x4c>
    }

     output_wave[index] = out >> 3;
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	08db      	lsrs	r3, r3, #3
 8002b84:	b299      	uxth	r1, r3
 8002b86:	4a0a      	ldr	r2, [pc, #40]	; (8002bb0 <synthesize_waves+0xd0>)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8002b8e:	bf00      	nop
 8002b90:	371c      	adds	r7, #28
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	20000000 	.word	0x20000000
 8002ba0:	2000276c 	.word	0x2000276c
 8002ba4:	20002654 	.word	0x20002654
 8002ba8:	2000063c 	.word	0x2000063c
 8002bac:	20000654 	.word	0x20000654
 8002bb0:	2000266c 	.word	0x2000266c

08002bb4 <HAL_DAC_ConvHalfCpltCallbackCh1>:


void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac){
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < OUTPUT_SAMPLES/2; i++) {
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60fb      	str	r3, [r7, #12]
 8002bc0:	e005      	b.n	8002bce <HAL_DAC_ConvHalfCpltCallbackCh1+0x1a>
        synthesize_waves(i);
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f7ff ff8c 	bl	8002ae0 <synthesize_waves>
    for (int i = 0; i < OUTPUT_SAMPLES/2; i++) {
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2b3f      	cmp	r3, #63	; 0x3f
 8002bd2:	ddf6      	ble.n	8002bc2 <HAL_DAC_ConvHalfCpltCallbackCh1+0xe>
    }
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac) {
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b084      	sub	sp, #16
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
    
    for (int i = OUTPUT_SAMPLES/2; i < OUTPUT_SAMPLES; i++) {
 8002be6:	2340      	movs	r3, #64	; 0x40
 8002be8:	60fb      	str	r3, [r7, #12]
 8002bea:	e005      	b.n	8002bf8 <HAL_DAC_ConvCpltCallbackCh1+0x1a>
        synthesize_waves(i);
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f7ff ff77 	bl	8002ae0 <synthesize_waves>
    for (int i = OUTPUT_SAMPLES/2; i < OUTPUT_SAMPLES; i++) {
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2b7f      	cmp	r3, #127	; 0x7f
 8002bfc:	ddf6      	ble.n	8002bec <HAL_DAC_ConvCpltCallbackCh1+0xe>
    }
}
 8002bfe:	bf00      	nop
 8002c00:	bf00      	nop
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b08a      	sub	sp, #40	; 0x28
 8002c0c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

        rotationSteps(dreal, dimag);
 8002c0e:	4986      	ldr	r1, [pc, #536]	; (8002e28 <main+0x220>)
 8002c10:	4886      	ldr	r0, [pc, #536]	; (8002e2c <main+0x224>)
 8002c12:	f000 fdb1 	bl	8003778 <rotationSteps>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c16:	f001 fa8a 	bl	800412e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c1a:	f000 f93f 	bl	8002e9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c1e:	f000 fbb9 	bl	8003394 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c22:	f000 fb99 	bl	8003358 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002c26:	f000 fb67 	bl	80032f8 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8002c2a:	f000 f9fd 	bl	8003028 <MX_CAN1_Init>
  MX_I2C1_Init();
 8002c2e:	f000 fa65 	bl	80030fc <MX_I2C1_Init>
  MX_ADC1_Init();
 8002c32:	f000 f995 	bl	8002f60 <MX_ADC1_Init>
  MX_DAC1_Init();
 8002c36:	f000 fa2f 	bl	8003098 <MX_DAC1_Init>
  MX_TIM6_Init();
 8002c3a:	f000 faf1 	bl	8003220 <MX_TIM6_Init>
  MX_TIM7_Init();
 8002c3e:	f000 fb25 	bl	800328c <MX_TIM7_Init>
  MX_TIM2_Init();
 8002c42:	f000 fa9f 	bl	8003184 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */


    serialPrintln("charIOT-Key-C");
 8002c46:	487a      	ldr	r0, [pc, #488]	; (8002e30 <main+0x228>)
 8002c48:	f000 fc12 	bl	8003470 <serialPrintln>
    char buf [20];


    float increment = 512.0;
 8002c4c:	f04f 4388 	mov.w	r3, #1140850688	; 0x44000000
 8002c50:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < 12; i++){
 8002c52:	2300      	movs	r3, #0
 8002c54:	61bb      	str	r3, [r7, #24]
 8002c56:	e02b      	b.n	8002cb0 <main+0xa8>
        freq_increments[i] = increment;
 8002c58:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c60:	ee17 3a90 	vmov	r3, s15
 8002c64:	b299      	uxth	r1, r3
 8002c66:	4a73      	ldr	r2, [pc, #460]	; (8002e34 <main+0x22c>)
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        increment *= 1.05946;
 8002c6e:	69f8      	ldr	r0, [r7, #28]
 8002c70:	f7fd fc6a 	bl	8000548 <__aeabi_f2d>
 8002c74:	a368      	add	r3, pc, #416	; (adr r3, 8002e18 <main+0x210>)
 8002c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c7a:	f7fd fcbd 	bl	80005f8 <__aeabi_dmul>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	460b      	mov	r3, r1
 8002c82:	4610      	mov	r0, r2
 8002c84:	4619      	mov	r1, r3
 8002c86:	f7fd ffaf 	bl	8000be8 <__aeabi_d2f>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	61fb      	str	r3, [r7, #28]

        sprintf(buf, "%i ", freq_increments[i]);
 8002c8e:	4a69      	ldr	r2, [pc, #420]	; (8002e34 <main+0x22c>)
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c96:	461a      	mov	r2, r3
 8002c98:	463b      	mov	r3, r7
 8002c9a:	4967      	ldr	r1, [pc, #412]	; (8002e38 <main+0x230>)
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f00a fd2d 	bl	800d6fc <siprintf>
        serialPrintln(buf);
 8002ca2:	463b      	mov	r3, r7
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f000 fbe3 	bl	8003470 <serialPrintln>
    for(int i = 0; i < 12; i++){
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	3301      	adds	r3, #1
 8002cae:	61bb      	str	r3, [r7, #24]
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	2b0b      	cmp	r3, #11
 8002cb4:	ddd0      	ble.n	8002c58 <main+0x50>
    }


    //Generate wave tables
    for (int i = 0; i < WAVETABLE_SAMPLES; i++) {
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
 8002cba:	e03f      	b.n	8002d3c <main+0x134>
        wavetable[i] = 2048 + 2048 * sin(2.0 * PI * (float)i / (float) WAVETABLE_SAMPLES);
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	ee07 3a90 	vmov	s15, r3
 8002cc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cc6:	ee17 0a90 	vmov	r0, s15
 8002cca:	f7fd fc3d 	bl	8000548 <__aeabi_f2d>
 8002cce:	a354      	add	r3, pc, #336	; (adr r3, 8002e20 <main+0x218>)
 8002cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd4:	f7fd fc90 	bl	80005f8 <__aeabi_dmul>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	4610      	mov	r0, r2
 8002cde:	4619      	mov	r1, r3
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	4b55      	ldr	r3, [pc, #340]	; (8002e3c <main+0x234>)
 8002ce6:	f7fd fdb1 	bl	800084c <__aeabi_ddiv>
 8002cea:	4602      	mov	r2, r0
 8002cec:	460b      	mov	r3, r1
 8002cee:	ec43 2b17 	vmov	d7, r2, r3
 8002cf2:	eeb0 0a47 	vmov.f32	s0, s14
 8002cf6:	eef0 0a67 	vmov.f32	s1, s15
 8002cfa:	f00b f901 	bl	800df00 <sin>
 8002cfe:	ec51 0b10 	vmov	r0, r1, d0
 8002d02:	f04f 0200 	mov.w	r2, #0
 8002d06:	4b4e      	ldr	r3, [pc, #312]	; (8002e40 <main+0x238>)
 8002d08:	f7fd fc76 	bl	80005f8 <__aeabi_dmul>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	460b      	mov	r3, r1
 8002d10:	4610      	mov	r0, r2
 8002d12:	4619      	mov	r1, r3
 8002d14:	f04f 0200 	mov.w	r2, #0
 8002d18:	4b49      	ldr	r3, [pc, #292]	; (8002e40 <main+0x238>)
 8002d1a:	f7fd fab7 	bl	800028c <__adddf3>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	460b      	mov	r3, r1
 8002d22:	4610      	mov	r0, r2
 8002d24:	4619      	mov	r1, r3
 8002d26:	f7fd ff3f 	bl	8000ba8 <__aeabi_d2uiz>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	b299      	uxth	r1, r3
 8002d2e:	4a45      	ldr	r2, [pc, #276]	; (8002e44 <main+0x23c>)
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < WAVETABLE_SAMPLES; i++) {
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d42:	dbbb      	blt.n	8002cbc <main+0xb4>
        //sprintf(buf, "%i %i ", i, wavetable[i]);
        //serialPrintln(buf);
    }

    serialPrintln("Wavetable gen done");
 8002d44:	4840      	ldr	r0, [pc, #256]	; (8002e48 <main+0x240>)
 8002d46:	f000 fb93 	bl	8003470 <serialPrintln>

    HAL_TIM_Base_Start(&htim2);
 8002d4a:	4840      	ldr	r0, [pc, #256]	; (8002e4c <main+0x244>)
 8002d4c:	f006 f82a 	bl	8008da4 <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start(&htim7);
 8002d50:	483f      	ldr	r0, [pc, #252]	; (8002e50 <main+0x248>)
 8002d52:	f006 f827 	bl	8008da4 <HAL_TIM_Base_Start>

    HAL_TIM_Base_Start_IT(&htim6);
 8002d56:	483f      	ldr	r0, [pc, #252]	; (8002e54 <main+0x24c>)
 8002d58:	f006 f870 	bl	8008e3c <HAL_TIM_Base_Start_IT>


    HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)output_wave, OUTPUT_SAMPLES, DAC_ALIGN_12B_R);
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	9300      	str	r3, [sp, #0]
 8002d60:	2380      	movs	r3, #128	; 0x80
 8002d62:	4a3d      	ldr	r2, [pc, #244]	; (8002e58 <main+0x250>)
 8002d64:	2100      	movs	r1, #0
 8002d66:	483d      	ldr	r0, [pc, #244]	; (8002e5c <main+0x254>)
 8002d68:	f002 fd78 	bl	800585c <HAL_DAC_Start_DMA>
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8002d6c:	2110      	movs	r1, #16
 8002d6e:	483b      	ldr	r0, [pc, #236]	; (8002e5c <main+0x254>)
 8002d70:	f002 fd26 	bl	80057c0 <HAL_DAC_Start>

    setOutMuxBit(DRST_BIT, GPIO_PIN_RESET);
 8002d74:	2304      	movs	r3, #4
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2100      	movs	r1, #0
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 fbb0 	bl	80034e0 <setOutMuxBit>
    delayMicro(2);
 8002d80:	2002      	movs	r0, #2
 8002d82:	f000 fb93 	bl	80034ac <delayMicro>
    setOutMuxBit(DRST_BIT, GPIO_PIN_SET);
 8002d86:	2304      	movs	r3, #4
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f000 fba7 	bl	80034e0 <setOutMuxBit>
    u8g2_Setup_ssd1305_i2c_128x32_noname_f(&u8g2, U8G2_R0, u8x8_byte_i2c,
 8002d92:	4b33      	ldr	r3, [pc, #204]	; (8002e60 <main+0x258>)
 8002d94:	4a33      	ldr	r2, [pc, #204]	; (8002e64 <main+0x25c>)
 8002d96:	4934      	ldr	r1, [pc, #208]	; (8002e68 <main+0x260>)
 8002d98:	4834      	ldr	r0, [pc, #208]	; (8002e6c <main+0x264>)
 8002d9a:	f7fe f9f7 	bl	800118c <u8g2_Setup_ssd1305_i2c_128x32_noname_f>
                u8x8_gpio_and_delay);
    u8g2_InitDisplay(&u8g2);
 8002d9e:	4833      	ldr	r0, [pc, #204]	; (8002e6c <main+0x264>)
 8002da0:	f7ff fe00 	bl	80029a4 <u8x8_InitDisplay>
    u8g2_ClearDisplay(&u8g2);
 8002da4:	4831      	ldr	r0, [pc, #196]	; (8002e6c <main+0x264>)
 8002da6:	f7fe f9cc 	bl	8001142 <u8g2_ClearDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 8002daa:	2100      	movs	r1, #0
 8002dac:	482f      	ldr	r0, [pc, #188]	; (8002e6c <main+0x264>)
 8002dae:	f7ff fe08 	bl	80029c2 <u8x8_SetPowerSave>
    setOutMuxBit(DEN_BIT, GPIO_PIN_SET);
 8002db2:	2303      	movs	r3, #3
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2101      	movs	r1, #1
 8002db8:	4618      	mov	r0, r3
 8002dba:	f000 fb91 	bl	80034e0 <setOutMuxBit>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002dbe:	f007 f925 	bl	800a00c <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of keysMutex */
  keysMutexHandle = osMutexNew(&keysMutex_attributes);
 8002dc2:	482b      	ldr	r0, [pc, #172]	; (8002e70 <main+0x268>)
 8002dc4:	f007 fa19 	bl	800a1fa <osMutexNew>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	4a2a      	ldr	r2, [pc, #168]	; (8002e74 <main+0x26c>)
 8002dcc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
        /* add mutexes, ... */
        osMutexRelease(keysMutexHandle);
 8002dce:	4b29      	ldr	r3, [pc, #164]	; (8002e74 <main+0x26c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f007 fae2 	bl	800a39c <osMutexRelease>
        /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002dd8:	4a27      	ldr	r2, [pc, #156]	; (8002e78 <main+0x270>)
 8002dda:	2100      	movs	r1, #0
 8002ddc:	4827      	ldr	r0, [pc, #156]	; (8002e7c <main+0x274>)
 8002dde:	f007 f95f 	bl	800a0a0 <osThreadNew>
 8002de2:	4603      	mov	r3, r0
 8002de4:	4a26      	ldr	r2, [pc, #152]	; (8002e80 <main+0x278>)
 8002de6:	6013      	str	r3, [r2, #0]

  /* creation of scanKeys */
  scanKeysHandle = osThreadNew(scanKeysTask, NULL, &scanKeys_attributes);
 8002de8:	4a26      	ldr	r2, [pc, #152]	; (8002e84 <main+0x27c>)
 8002dea:	2100      	movs	r1, #0
 8002dec:	4826      	ldr	r0, [pc, #152]	; (8002e88 <main+0x280>)
 8002dee:	f007 f957 	bl	800a0a0 <osThreadNew>
 8002df2:	4603      	mov	r3, r0
 8002df4:	4a25      	ldr	r2, [pc, #148]	; (8002e8c <main+0x284>)
 8002df6:	6013      	str	r3, [r2, #0]

  /* creation of displayUpdate */
  displayUpdateHandle = osThreadNew(displayUpdateTask, NULL, &displayUpdate_attributes);
 8002df8:	4a25      	ldr	r2, [pc, #148]	; (8002e90 <main+0x288>)
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	4825      	ldr	r0, [pc, #148]	; (8002e94 <main+0x28c>)
 8002dfe:	f007 f94f 	bl	800a0a0 <osThreadNew>
 8002e02:	4603      	mov	r3, r0
 8002e04:	4a24      	ldr	r2, [pc, #144]	; (8002e98 <main+0x290>)
 8002e06:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
        /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002e08:	f007 f924 	bl	800a054 <osKernelStart>
 8002e0c:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3720      	adds	r7, #32
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	5436b8fa 	.word	0x5436b8fa
 8002e1c:	3ff0f38c 	.word	0x3ff0f38c
 8002e20:	54442eea 	.word	0x54442eea
 8002e24:	401921fb 	.word	0x401921fb
 8002e28:	2000060c 	.word	0x2000060c
 8002e2c:	200005dc 	.word	0x200005dc
 8002e30:	08010150 	.word	0x08010150
 8002e34:	2000063c 	.word	0x2000063c
 8002e38:	08010160 	.word	0x08010160
 8002e3c:	40b00000 	.word	0x40b00000
 8002e40:	40a00000 	.word	0x40a00000
 8002e44:	20000654 	.word	0x20000654
 8002e48:	08010164 	.word	0x08010164
 8002e4c:	200003d0 	.word	0x200003d0
 8002e50:	20000468 	.word	0x20000468
 8002e54:	2000041c 	.word	0x2000041c
 8002e58:	2000266c 	.word	0x2000266c
 8002e5c:	20000320 	.word	0x20000320
 8002e60:	08003569 	.word	0x08003569
 8002e64:	08003589 	.word	0x08003589
 8002e68:	08010634 	.word	0x08010634
 8002e6c:	20000548 	.word	0x20000548
 8002e70:	08010720 	.word	0x08010720
 8002e74:	20000544 	.word	0x20000544
 8002e78:	080106b4 	.word	0x080106b4
 8002e7c:	08003885 	.word	0x08003885
 8002e80:	20000538 	.word	0x20000538
 8002e84:	080106d8 	.word	0x080106d8
 8002e88:	08003895 	.word	0x08003895
 8002e8c:	2000053c 	.word	0x2000053c
 8002e90:	080106fc 	.word	0x080106fc
 8002e94:	080038e5 	.word	0x080038e5
 8002e98:	20000540 	.word	0x20000540

08002e9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b096      	sub	sp, #88	; 0x58
 8002ea0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ea2:	f107 0314 	add.w	r3, r7, #20
 8002ea6:	2244      	movs	r2, #68	; 0x44
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f00a fb10 	bl	800d4d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002eb0:	463b      	mov	r3, r7
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	605a      	str	r2, [r3, #4]
 8002eb8:	609a      	str	r2, [r3, #8]
 8002eba:	60da      	str	r2, [r3, #12]
 8002ebc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002ebe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002ec2:	f004 fd5f 	bl	8007984 <HAL_PWREx_ControlVoltageScaling>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002ecc:	f000 fd64 	bl	8003998 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002ed0:	f004 fd3a 	bl	8007948 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002ed4:	4b21      	ldr	r3, [pc, #132]	; (8002f5c <SystemClock_Config+0xc0>)
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eda:	4a20      	ldr	r2, [pc, #128]	; (8002f5c <SystemClock_Config+0xc0>)
 8002edc:	f023 0318 	bic.w	r3, r3, #24
 8002ee0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002ee4:	2314      	movs	r3, #20
 8002ee6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002eec:	2301      	movs	r3, #1
 8002eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002ef4:	2360      	movs	r3, #96	; 0x60
 8002ef6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ef8:	2302      	movs	r3, #2
 8002efa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002efc:	2301      	movs	r3, #1
 8002efe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002f00:	2301      	movs	r3, #1
 8002f02:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002f04:	2328      	movs	r3, #40	; 0x28
 8002f06:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002f08:	2307      	movs	r3, #7
 8002f0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f10:	2302      	movs	r3, #2
 8002f12:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f14:	f107 0314 	add.w	r3, r7, #20
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f004 fd89 	bl	8007a30 <HAL_RCC_OscConfig>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002f24:	f000 fd38 	bl	8003998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f28:	230f      	movs	r3, #15
 8002f2a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f30:	2300      	movs	r3, #0
 8002f32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f34:	2300      	movs	r3, #0
 8002f36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002f3c:	463b      	mov	r3, r7
 8002f3e:	2104      	movs	r1, #4
 8002f40:	4618      	mov	r0, r3
 8002f42:	f005 f989 	bl	8008258 <HAL_RCC_ClockConfig>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002f4c:	f000 fd24 	bl	8003998 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002f50:	f005 fdce 	bl	8008af0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002f54:	bf00      	nop
 8002f56:	3758      	adds	r7, #88	; 0x58
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	40021000 	.word	0x40021000

08002f60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f66:	463b      	mov	r3, r7
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	609a      	str	r2, [r3, #8]
 8002f70:	60da      	str	r2, [r3, #12]
 8002f72:	611a      	str	r2, [r3, #16]
 8002f74:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002f76:	4b29      	ldr	r3, [pc, #164]	; (800301c <MX_ADC1_Init+0xbc>)
 8002f78:	4a29      	ldr	r2, [pc, #164]	; (8003020 <MX_ADC1_Init+0xc0>)
 8002f7a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002f7c:	4b27      	ldr	r3, [pc, #156]	; (800301c <MX_ADC1_Init+0xbc>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f82:	4b26      	ldr	r3, [pc, #152]	; (800301c <MX_ADC1_Init+0xbc>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f88:	4b24      	ldr	r3, [pc, #144]	; (800301c <MX_ADC1_Init+0xbc>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002f8e:	4b23      	ldr	r3, [pc, #140]	; (800301c <MX_ADC1_Init+0xbc>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f94:	4b21      	ldr	r3, [pc, #132]	; (800301c <MX_ADC1_Init+0xbc>)
 8002f96:	2204      	movs	r2, #4
 8002f98:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002f9a:	4b20      	ldr	r3, [pc, #128]	; (800301c <MX_ADC1_Init+0xbc>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002fa0:	4b1e      	ldr	r3, [pc, #120]	; (800301c <MX_ADC1_Init+0xbc>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002fa6:	4b1d      	ldr	r3, [pc, #116]	; (800301c <MX_ADC1_Init+0xbc>)
 8002fa8:	2201      	movs	r2, #1
 8002faa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002fac:	4b1b      	ldr	r3, [pc, #108]	; (800301c <MX_ADC1_Init+0xbc>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fb4:	4b19      	ldr	r3, [pc, #100]	; (800301c <MX_ADC1_Init+0xbc>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fba:	4b18      	ldr	r3, [pc, #96]	; (800301c <MX_ADC1_Init+0xbc>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002fc0:	4b16      	ldr	r3, [pc, #88]	; (800301c <MX_ADC1_Init+0xbc>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002fc8:	4b14      	ldr	r3, [pc, #80]	; (800301c <MX_ADC1_Init+0xbc>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002fce:	4b13      	ldr	r3, [pc, #76]	; (800301c <MX_ADC1_Init+0xbc>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fd6:	4811      	ldr	r0, [pc, #68]	; (800301c <MX_ADC1_Init+0xbc>)
 8002fd8:	f001 fa92 	bl	8004500 <HAL_ADC_Init>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002fe2:	f000 fcd9 	bl	8003998 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002fe6:	4b0f      	ldr	r3, [pc, #60]	; (8003024 <MX_ADC1_Init+0xc4>)
 8002fe8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002fea:	2306      	movs	r3, #6
 8002fec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002ff2:	237f      	movs	r3, #127	; 0x7f
 8002ff4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002ff6:	2304      	movs	r3, #4
 8002ff8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ffe:	463b      	mov	r3, r7
 8003000:	4619      	mov	r1, r3
 8003002:	4806      	ldr	r0, [pc, #24]	; (800301c <MX_ADC1_Init+0xbc>)
 8003004:	f001 fbc4 	bl	8004790 <HAL_ADC_ConfigChannel>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800300e:	f000 fcc3 	bl	8003998 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003012:	bf00      	nop
 8003014:	3718      	adds	r7, #24
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20000294 	.word	0x20000294
 8003020:	50040000 	.word	0x50040000
 8003024:	14f00020 	.word	0x14f00020

08003028 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800302c:	4b18      	ldr	r3, [pc, #96]	; (8003090 <MX_CAN1_Init+0x68>)
 800302e:	4a19      	ldr	r2, [pc, #100]	; (8003094 <MX_CAN1_Init+0x6c>)
 8003030:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 40;
 8003032:	4b17      	ldr	r3, [pc, #92]	; (8003090 <MX_CAN1_Init+0x68>)
 8003034:	2228      	movs	r2, #40	; 0x28
 8003036:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003038:	4b15      	ldr	r3, [pc, #84]	; (8003090 <MX_CAN1_Init+0x68>)
 800303a:	2200      	movs	r2, #0
 800303c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800303e:	4b14      	ldr	r3, [pc, #80]	; (8003090 <MX_CAN1_Init+0x68>)
 8003040:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003044:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003046:	4b12      	ldr	r3, [pc, #72]	; (8003090 <MX_CAN1_Init+0x68>)
 8003048:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800304c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800304e:	4b10      	ldr	r3, [pc, #64]	; (8003090 <MX_CAN1_Init+0x68>)
 8003050:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003054:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003056:	4b0e      	ldr	r3, [pc, #56]	; (8003090 <MX_CAN1_Init+0x68>)
 8003058:	2200      	movs	r2, #0
 800305a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800305c:	4b0c      	ldr	r3, [pc, #48]	; (8003090 <MX_CAN1_Init+0x68>)
 800305e:	2200      	movs	r2, #0
 8003060:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8003062:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <MX_CAN1_Init+0x68>)
 8003064:	2201      	movs	r2, #1
 8003066:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8003068:	4b09      	ldr	r3, [pc, #36]	; (8003090 <MX_CAN1_Init+0x68>)
 800306a:	2201      	movs	r2, #1
 800306c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800306e:	4b08      	ldr	r3, [pc, #32]	; (8003090 <MX_CAN1_Init+0x68>)
 8003070:	2200      	movs	r2, #0
 8003072:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8003074:	4b06      	ldr	r3, [pc, #24]	; (8003090 <MX_CAN1_Init+0x68>)
 8003076:	2201      	movs	r2, #1
 8003078:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800307a:	4805      	ldr	r0, [pc, #20]	; (8003090 <MX_CAN1_Init+0x68>)
 800307c:	f001 ff68 	bl	8004f50 <HAL_CAN_Init>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8003086:	f000 fc87 	bl	8003998 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800308a:	bf00      	nop
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	200002f8 	.word	0x200002f8
 8003094:	40006400 	.word	0x40006400

08003098 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b08a      	sub	sp, #40	; 0x28
 800309c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800309e:	1d3b      	adds	r3, r7, #4
 80030a0:	2224      	movs	r2, #36	; 0x24
 80030a2:	2100      	movs	r1, #0
 80030a4:	4618      	mov	r0, r3
 80030a6:	f00a fa13 	bl	800d4d0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80030aa:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <MX_DAC1_Init+0x5c>)
 80030ac:	4a12      	ldr	r2, [pc, #72]	; (80030f8 <MX_DAC1_Init+0x60>)
 80030ae:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80030b0:	4810      	ldr	r0, [pc, #64]	; (80030f4 <MX_DAC1_Init+0x5c>)
 80030b2:	f002 fb63 	bl	800577c <HAL_DAC_Init>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80030bc:	f000 fc6c 	bl	8003998 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80030c0:	2300      	movs	r3, #0
 80030c2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80030c4:	2324      	movs	r3, #36	; 0x24
 80030c6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80030c8:	2300      	movs	r3, #0
 80030ca:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80030cc:	2300      	movs	r3, #0
 80030ce:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80030d0:	2300      	movs	r3, #0
 80030d2:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80030d4:	1d3b      	adds	r3, r7, #4
 80030d6:	2200      	movs	r2, #0
 80030d8:	4619      	mov	r1, r3
 80030da:	4806      	ldr	r0, [pc, #24]	; (80030f4 <MX_DAC1_Init+0x5c>)
 80030dc:	f002 fcf8 	bl	8005ad0 <HAL_DAC_ConfigChannel>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80030e6:	f000 fc57 	bl	8003998 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80030ea:	bf00      	nop
 80030ec:	3728      	adds	r7, #40	; 0x28
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000320 	.word	0x20000320
 80030f8:	40007400 	.word	0x40007400

080030fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003100:	4b1d      	ldr	r3, [pc, #116]	; (8003178 <MX_I2C1_Init+0x7c>)
 8003102:	4a1e      	ldr	r2, [pc, #120]	; (800317c <MX_I2C1_Init+0x80>)
 8003104:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F33;
 8003106:	4b1c      	ldr	r3, [pc, #112]	; (8003178 <MX_I2C1_Init+0x7c>)
 8003108:	4a1d      	ldr	r2, [pc, #116]	; (8003180 <MX_I2C1_Init+0x84>)
 800310a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800310c:	4b1a      	ldr	r3, [pc, #104]	; (8003178 <MX_I2C1_Init+0x7c>)
 800310e:	2200      	movs	r2, #0
 8003110:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003112:	4b19      	ldr	r3, [pc, #100]	; (8003178 <MX_I2C1_Init+0x7c>)
 8003114:	2201      	movs	r2, #1
 8003116:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003118:	4b17      	ldr	r3, [pc, #92]	; (8003178 <MX_I2C1_Init+0x7c>)
 800311a:	2200      	movs	r2, #0
 800311c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800311e:	4b16      	ldr	r3, [pc, #88]	; (8003178 <MX_I2C1_Init+0x7c>)
 8003120:	2200      	movs	r2, #0
 8003122:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003124:	4b14      	ldr	r3, [pc, #80]	; (8003178 <MX_I2C1_Init+0x7c>)
 8003126:	2200      	movs	r2, #0
 8003128:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800312a:	4b13      	ldr	r3, [pc, #76]	; (8003178 <MX_I2C1_Init+0x7c>)
 800312c:	2200      	movs	r2, #0
 800312e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003130:	4b11      	ldr	r3, [pc, #68]	; (8003178 <MX_I2C1_Init+0x7c>)
 8003132:	2200      	movs	r2, #0
 8003134:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003136:	4810      	ldr	r0, [pc, #64]	; (8003178 <MX_I2C1_Init+0x7c>)
 8003138:	f003 fa58 	bl	80065ec <HAL_I2C_Init>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003142:	f000 fc29 	bl	8003998 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003146:	2100      	movs	r1, #0
 8003148:	480b      	ldr	r0, [pc, #44]	; (8003178 <MX_I2C1_Init+0x7c>)
 800314a:	f004 fb45 	bl	80077d8 <HAL_I2CEx_ConfigAnalogFilter>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003154:	f000 fc20 	bl	8003998 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003158:	2100      	movs	r1, #0
 800315a:	4807      	ldr	r0, [pc, #28]	; (8003178 <MX_I2C1_Init+0x7c>)
 800315c:	f004 fb87 	bl	800786e <HAL_I2CEx_ConfigDigitalFilter>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003166:	f000 fc17 	bl	8003998 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 800316a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800316e:	f004 fbcb 	bl	8007908 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003172:	bf00      	nop
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	2000037c 	.word	0x2000037c
 800317c:	40005400 	.word	0x40005400
 8003180:	00300f33 	.word	0x00300f33

08003184 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800318a:	f107 0310 	add.w	r3, r7, #16
 800318e:	2200      	movs	r2, #0
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	605a      	str	r2, [r3, #4]
 8003194:	609a      	str	r2, [r3, #8]
 8003196:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003198:	1d3b      	adds	r3, r7, #4
 800319a:	2200      	movs	r2, #0
 800319c:	601a      	str	r2, [r3, #0]
 800319e:	605a      	str	r2, [r3, #4]
 80031a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80031a2:	4b1e      	ldr	r3, [pc, #120]	; (800321c <MX_TIM2_Init+0x98>)
 80031a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031a8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80031aa:	4b1c      	ldr	r3, [pc, #112]	; (800321c <MX_TIM2_Init+0x98>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031b0:	4b1a      	ldr	r3, [pc, #104]	; (800321c <MX_TIM2_Init+0x98>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF;
 80031b6:	4b19      	ldr	r3, [pc, #100]	; (800321c <MX_TIM2_Init+0x98>)
 80031b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031be:	4b17      	ldr	r3, [pc, #92]	; (800321c <MX_TIM2_Init+0x98>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031c4:	4b15      	ldr	r3, [pc, #84]	; (800321c <MX_TIM2_Init+0x98>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031ca:	4814      	ldr	r0, [pc, #80]	; (800321c <MX_TIM2_Init+0x98>)
 80031cc:	f005 fd92 	bl	8008cf4 <HAL_TIM_Base_Init>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80031d6:	f000 fbdf 	bl	8003998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031e0:	f107 0310 	add.w	r3, r7, #16
 80031e4:	4619      	mov	r1, r3
 80031e6:	480d      	ldr	r0, [pc, #52]	; (800321c <MX_TIM2_Init+0x98>)
 80031e8:	f005 ff9b 	bl	8009122 <HAL_TIM_ConfigClockSource>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80031f2:	f000 fbd1 	bl	8003998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80031f6:	2320      	movs	r3, #32
 80031f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031fa:	2300      	movs	r3, #0
 80031fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031fe:	1d3b      	adds	r3, r7, #4
 8003200:	4619      	mov	r1, r3
 8003202:	4806      	ldr	r0, [pc, #24]	; (800321c <MX_TIM2_Init+0x98>)
 8003204:	f006 f97c 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800320e:	f000 fbc3 	bl	8003998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003212:	bf00      	nop
 8003214:	3720      	adds	r7, #32
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	200003d0 	.word	0x200003d0

08003220 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003226:	1d3b      	adds	r3, r7, #4
 8003228:	2200      	movs	r2, #0
 800322a:	601a      	str	r2, [r3, #0]
 800322c:	605a      	str	r2, [r3, #4]
 800322e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003230:	4b14      	ldr	r3, [pc, #80]	; (8003284 <MX_TIM6_Init+0x64>)
 8003232:	4a15      	ldr	r2, [pc, #84]	; (8003288 <MX_TIM6_Init+0x68>)
 8003234:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8003236:	4b13      	ldr	r3, [pc, #76]	; (8003284 <MX_TIM6_Init+0x64>)
 8003238:	2200      	movs	r2, #0
 800323a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800323c:	4b11      	ldr	r3, [pc, #68]	; (8003284 <MX_TIM6_Init+0x64>)
 800323e:	2200      	movs	r2, #0
 8003240:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 3636-1;
 8003242:	4b10      	ldr	r3, [pc, #64]	; (8003284 <MX_TIM6_Init+0x64>)
 8003244:	f640 6233 	movw	r2, #3635	; 0xe33
 8003248:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800324a:	4b0e      	ldr	r3, [pc, #56]	; (8003284 <MX_TIM6_Init+0x64>)
 800324c:	2200      	movs	r2, #0
 800324e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003250:	480c      	ldr	r0, [pc, #48]	; (8003284 <MX_TIM6_Init+0x64>)
 8003252:	f005 fd4f 	bl	8008cf4 <HAL_TIM_Base_Init>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800325c:	f000 fb9c 	bl	8003998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003260:	2320      	movs	r3, #32
 8003262:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003264:	2300      	movs	r3, #0
 8003266:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003268:	1d3b      	adds	r3, r7, #4
 800326a:	4619      	mov	r1, r3
 800326c:	4805      	ldr	r0, [pc, #20]	; (8003284 <MX_TIM6_Init+0x64>)
 800326e:	f006 f947 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003278:	f000 fb8e 	bl	8003998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800327c:	bf00      	nop
 800327e:	3710      	adds	r7, #16
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	2000041c 	.word	0x2000041c
 8003288:	40001000 	.word	0x40001000

0800328c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003292:	1d3b      	adds	r3, r7, #4
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	605a      	str	r2, [r3, #4]
 800329a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800329c:	4b14      	ldr	r3, [pc, #80]	; (80032f0 <MX_TIM7_Init+0x64>)
 800329e:	4a15      	ldr	r2, [pc, #84]	; (80032f4 <MX_TIM7_Init+0x68>)
 80032a0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 80-1;
 80032a2:	4b13      	ldr	r3, [pc, #76]	; (80032f0 <MX_TIM7_Init+0x64>)
 80032a4:	224f      	movs	r2, #79	; 0x4f
 80032a6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032a8:	4b11      	ldr	r3, [pc, #68]	; (80032f0 <MX_TIM7_Init+0x64>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80032ae:	4b10      	ldr	r3, [pc, #64]	; (80032f0 <MX_TIM7_Init+0x64>)
 80032b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80032b4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032b6:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <MX_TIM7_Init+0x64>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80032bc:	480c      	ldr	r0, [pc, #48]	; (80032f0 <MX_TIM7_Init+0x64>)
 80032be:	f005 fd19 	bl	8008cf4 <HAL_TIM_Base_Init>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80032c8:	f000 fb66 	bl	8003998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032cc:	2300      	movs	r3, #0
 80032ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032d0:	2300      	movs	r3, #0
 80032d2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80032d4:	1d3b      	adds	r3, r7, #4
 80032d6:	4619      	mov	r1, r3
 80032d8:	4805      	ldr	r0, [pc, #20]	; (80032f0 <MX_TIM7_Init+0x64>)
 80032da:	f006 f911 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80032e4:	f000 fb58 	bl	8003998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80032e8:	bf00      	nop
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	20000468 	.word	0x20000468
 80032f4:	40001400 	.word	0x40001400

080032f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80032fc:	4b14      	ldr	r3, [pc, #80]	; (8003350 <MX_USART2_UART_Init+0x58>)
 80032fe:	4a15      	ldr	r2, [pc, #84]	; (8003354 <MX_USART2_UART_Init+0x5c>)
 8003300:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003302:	4b13      	ldr	r3, [pc, #76]	; (8003350 <MX_USART2_UART_Init+0x58>)
 8003304:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003308:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800330a:	4b11      	ldr	r3, [pc, #68]	; (8003350 <MX_USART2_UART_Init+0x58>)
 800330c:	2200      	movs	r2, #0
 800330e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003310:	4b0f      	ldr	r3, [pc, #60]	; (8003350 <MX_USART2_UART_Init+0x58>)
 8003312:	2200      	movs	r2, #0
 8003314:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003316:	4b0e      	ldr	r3, [pc, #56]	; (8003350 <MX_USART2_UART_Init+0x58>)
 8003318:	2200      	movs	r2, #0
 800331a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800331c:	4b0c      	ldr	r3, [pc, #48]	; (8003350 <MX_USART2_UART_Init+0x58>)
 800331e:	220c      	movs	r2, #12
 8003320:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003322:	4b0b      	ldr	r3, [pc, #44]	; (8003350 <MX_USART2_UART_Init+0x58>)
 8003324:	2200      	movs	r2, #0
 8003326:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003328:	4b09      	ldr	r3, [pc, #36]	; (8003350 <MX_USART2_UART_Init+0x58>)
 800332a:	2200      	movs	r2, #0
 800332c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800332e:	4b08      	ldr	r3, [pc, #32]	; (8003350 <MX_USART2_UART_Init+0x58>)
 8003330:	2200      	movs	r2, #0
 8003332:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003334:	4b06      	ldr	r3, [pc, #24]	; (8003350 <MX_USART2_UART_Init+0x58>)
 8003336:	2200      	movs	r2, #0
 8003338:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800333a:	4805      	ldr	r0, [pc, #20]	; (8003350 <MX_USART2_UART_Init+0x58>)
 800333c:	f006 f964 	bl	8009608 <HAL_UART_Init>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003346:	f000 fb27 	bl	8003998 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800334a:	bf00      	nop
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	200004b4 	.word	0x200004b4
 8003354:	40004400 	.word	0x40004400

08003358 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800335e:	4b0c      	ldr	r3, [pc, #48]	; (8003390 <MX_DMA_Init+0x38>)
 8003360:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003362:	4a0b      	ldr	r2, [pc, #44]	; (8003390 <MX_DMA_Init+0x38>)
 8003364:	f043 0301 	orr.w	r3, r3, #1
 8003368:	6493      	str	r3, [r2, #72]	; 0x48
 800336a:	4b09      	ldr	r3, [pc, #36]	; (8003390 <MX_DMA_Init+0x38>)
 800336c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	607b      	str	r3, [r7, #4]
 8003374:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8003376:	2200      	movs	r2, #0
 8003378:	2105      	movs	r1, #5
 800337a:	200d      	movs	r0, #13
 800337c:	f002 f9d4 	bl	8005728 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003380:	200d      	movs	r0, #13
 8003382:	f002 f9ed 	bl	8005760 <HAL_NVIC_EnableIRQ>

}
 8003386:	bf00      	nop
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40021000 	.word	0x40021000

08003394 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b088      	sub	sp, #32
 8003398:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800339a:	f107 030c 	add.w	r3, r7, #12
 800339e:	2200      	movs	r2, #0
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	605a      	str	r2, [r3, #4]
 80033a4:	609a      	str	r2, [r3, #8]
 80033a6:	60da      	str	r2, [r3, #12]
 80033a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033aa:	4b2f      	ldr	r3, [pc, #188]	; (8003468 <MX_GPIO_Init+0xd4>)
 80033ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ae:	4a2e      	ldr	r2, [pc, #184]	; (8003468 <MX_GPIO_Init+0xd4>)
 80033b0:	f043 0304 	orr.w	r3, r3, #4
 80033b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033b6:	4b2c      	ldr	r3, [pc, #176]	; (8003468 <MX_GPIO_Init+0xd4>)
 80033b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ba:	f003 0304 	and.w	r3, r3, #4
 80033be:	60bb      	str	r3, [r7, #8]
 80033c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c2:	4b29      	ldr	r3, [pc, #164]	; (8003468 <MX_GPIO_Init+0xd4>)
 80033c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033c6:	4a28      	ldr	r2, [pc, #160]	; (8003468 <MX_GPIO_Init+0xd4>)
 80033c8:	f043 0301 	orr.w	r3, r3, #1
 80033cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033ce:	4b26      	ldr	r3, [pc, #152]	; (8003468 <MX_GPIO_Init+0xd4>)
 80033d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	607b      	str	r3, [r7, #4]
 80033d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033da:	4b23      	ldr	r3, [pc, #140]	; (8003468 <MX_GPIO_Init+0xd4>)
 80033dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033de:	4a22      	ldr	r2, [pc, #136]	; (8003468 <MX_GPIO_Init+0xd4>)
 80033e0:	f043 0302 	orr.w	r3, r3, #2
 80033e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033e6:	4b20      	ldr	r3, [pc, #128]	; (8003468 <MX_GPIO_Init+0xd4>)
 80033e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	603b      	str	r3, [r7, #0]
 80033f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 80033f2:	2200      	movs	r2, #0
 80033f4:	2140      	movs	r1, #64	; 0x40
 80033f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80033fa:	f003 f8df 	bl	80065bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RA0_Pin|RA1_Pin|LED_BUILTIN_Pin|RA2_Pin
 80033fe:	2200      	movs	r2, #0
 8003400:	213b      	movs	r1, #59	; 0x3b
 8003402:	481a      	ldr	r0, [pc, #104]	; (800346c <MX_GPIO_Init+0xd8>)
 8003404:	f003 f8da 	bl	80065bc <HAL_GPIO_WritePin>
                          |OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : C0_Pin C2_Pin C1_Pin C3_Pin */
  GPIO_InitStruct.Pin = C0_Pin|C2_Pin|C1_Pin|C3_Pin;
 8003408:	f44f 7362 	mov.w	r3, #904	; 0x388
 800340c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800340e:	2300      	movs	r3, #0
 8003410:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003416:	f107 030c 	add.w	r3, r7, #12
 800341a:	4619      	mov	r1, r3
 800341c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003420:	f002 ff4a 	bl	80062b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : REN_Pin */
  GPIO_InitStruct.Pin = REN_Pin;
 8003424:	2340      	movs	r3, #64	; 0x40
 8003426:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003428:	2301      	movs	r3, #1
 800342a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003430:	2300      	movs	r3, #0
 8003432:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(REN_GPIO_Port, &GPIO_InitStruct);
 8003434:	f107 030c 	add.w	r3, r7, #12
 8003438:	4619      	mov	r1, r3
 800343a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800343e:	f002 ff3b 	bl	80062b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RA0_Pin RA1_Pin LED_BUILTIN_Pin RA2_Pin
                           OUT_Pin */
  GPIO_InitStruct.Pin = RA0_Pin|RA1_Pin|LED_BUILTIN_Pin|RA2_Pin
 8003442:	233b      	movs	r3, #59	; 0x3b
 8003444:	60fb      	str	r3, [r7, #12]
                          |OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003446:	2301      	movs	r3, #1
 8003448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344a:	2300      	movs	r3, #0
 800344c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800344e:	2300      	movs	r3, #0
 8003450:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003452:	f107 030c 	add.w	r3, r7, #12
 8003456:	4619      	mov	r1, r3
 8003458:	4804      	ldr	r0, [pc, #16]	; (800346c <MX_GPIO_Init+0xd8>)
 800345a:	f002 ff2d 	bl	80062b8 <HAL_GPIO_Init>

}
 800345e:	bf00      	nop
 8003460:	3720      	adds	r7, #32
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	40021000 	.word	0x40021000
 800346c:	48000400 	.word	0x48000400

08003470 <serialPrintln>:

void serialPrint(char val[]) {
	HAL_UART_Transmit(&huart2, (uint8_t*) val, strlen(val), 10);
}

void serialPrintln(char val[]) {
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]

	HAL_UART_Transmit(&huart2, (uint8_t*) val, strlen(val), 10);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f7fc fea9 	bl	80001d0 <strlen>
 800347e:	4603      	mov	r3, r0
 8003480:	b29a      	uxth	r2, r3
 8003482:	230a      	movs	r3, #10
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	4808      	ldr	r0, [pc, #32]	; (80034a8 <serialPrintln+0x38>)
 8003488:	f006 f90c 	bl	80096a4 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 800348c:	f640 230d 	movw	r3, #2573	; 0xa0d
 8003490:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, (uint8_t*) newline, 2, 10);
 8003492:	f107 010c 	add.w	r1, r7, #12
 8003496:	230a      	movs	r3, #10
 8003498:	2202      	movs	r2, #2
 800349a:	4803      	ldr	r0, [pc, #12]	; (80034a8 <serialPrintln+0x38>)
 800349c:	f006 f902 	bl	80096a4 <HAL_UART_Transmit>

}
 80034a0:	bf00      	nop
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	200004b4 	.word	0x200004b4

080034ac <delayMicro>:

void delayMicro(uint16_t us) {
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	4603      	mov	r3, r0
 80034b4:	80fb      	strh	r3, [r7, #6]

	htim7.Instance->CNT = 0;
 80034b6:	4b09      	ldr	r3, [pc, #36]	; (80034dc <delayMicro+0x30>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2200      	movs	r2, #0
 80034bc:	625a      	str	r2, [r3, #36]	; 0x24
	while (htim7.Instance->CNT < us)
 80034be:	bf00      	nop
 80034c0:	4b06      	ldr	r3, [pc, #24]	; (80034dc <delayMicro+0x30>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034c6:	88fb      	ldrh	r3, [r7, #6]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d3f9      	bcc.n	80034c0 <delayMicro+0x14>
		;

}
 80034cc:	bf00      	nop
 80034ce:	bf00      	nop
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	20000468 	.word	0x20000468

080034e0 <setOutMuxBit>:

void setOutMuxBit(const uint8_t bitIdx, const bool value) {
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	4603      	mov	r3, r0
 80034e8:	460a      	mov	r2, r1
 80034ea:	71fb      	strb	r3, [r7, #7]
 80034ec:	4613      	mov	r3, r2
 80034ee:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 80034f0:	2200      	movs	r2, #0
 80034f2:	2140      	movs	r1, #64	; 0x40
 80034f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034f8:	f003 f860 	bl	80065bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA0_GPIO_Port, RA0_Pin, bitIdx & 0x01);
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	b2db      	uxtb	r3, r3
 8003504:	461a      	mov	r2, r3
 8003506:	2101      	movs	r1, #1
 8003508:	4816      	ldr	r0, [pc, #88]	; (8003564 <setOutMuxBit+0x84>)
 800350a:	f003 f857 	bl	80065bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA1_GPIO_Port, RA1_Pin, bitIdx & 0x02);
 800350e:	79fb      	ldrb	r3, [r7, #7]
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	b2db      	uxtb	r3, r3
 8003516:	461a      	mov	r2, r3
 8003518:	2102      	movs	r1, #2
 800351a:	4812      	ldr	r0, [pc, #72]	; (8003564 <setOutMuxBit+0x84>)
 800351c:	f003 f84e 	bl	80065bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA2_GPIO_Port, RA2_Pin, bitIdx & 0x04);
 8003520:	79fb      	ldrb	r3, [r7, #7]
 8003522:	f003 0304 	and.w	r3, r3, #4
 8003526:	b2db      	uxtb	r3, r3
 8003528:	461a      	mov	r2, r3
 800352a:	2110      	movs	r1, #16
 800352c:	480d      	ldr	r0, [pc, #52]	; (8003564 <setOutMuxBit+0x84>)
 800352e:	f003 f845 	bl	80065bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, value);
 8003532:	79bb      	ldrb	r3, [r7, #6]
 8003534:	461a      	mov	r2, r3
 8003536:	2120      	movs	r1, #32
 8003538:	480a      	ldr	r0, [pc, #40]	; (8003564 <setOutMuxBit+0x84>)
 800353a:	f003 f83f 	bl	80065bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_SET);
 800353e:	2201      	movs	r2, #1
 8003540:	2140      	movs	r1, #64	; 0x40
 8003542:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003546:	f003 f839 	bl	80065bc <HAL_GPIO_WritePin>
	delayMicro(2);
 800354a:	2002      	movs	r0, #2
 800354c:	f7ff ffae 	bl	80034ac <delayMicro>
	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 8003550:	2200      	movs	r2, #0
 8003552:	2140      	movs	r1, #64	; 0x40
 8003554:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003558:	f003 f830 	bl	80065bc <HAL_GPIO_WritePin>

}
 800355c:	bf00      	nop
 800355e:	3708      	adds	r7, #8
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	48000400 	.word	0x48000400

08003568 <u8x8_gpio_and_delay>:

uint8_t u8x8_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	607b      	str	r3, [r7, #4]
 8003572:	460b      	mov	r3, r1
 8003574:	72fb      	strb	r3, [r7, #11]
 8003576:	4613      	mov	r3, r2
 8003578:	72bb      	strb	r3, [r7, #10]

	return 1;
 800357a:	2301      	movs	r3, #1

}
 800357c:	4618      	mov	r0, r3
 800357e:	3714      	adds	r7, #20
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <u8x8_byte_i2c>:

uint8_t u8x8_byte_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8003588:	b580      	push	{r7, lr}
 800358a:	b088      	sub	sp, #32
 800358c:	af02      	add	r7, sp, #8
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	607b      	str	r3, [r7, #4]
 8003592:	460b      	mov	r3, r1
 8003594:	72fb      	strb	r3, [r7, #11]
 8003596:	4613      	mov	r3, r2
 8003598:	72bb      	strb	r3, [r7, #10]

	static uint8_t buffer[32];
	static uint8_t buf_idx;
	uint8_t *data;

	switch (msg) {
 800359a:	7afb      	ldrb	r3, [r7, #11]
 800359c:	3b14      	subs	r3, #20
 800359e:	2b0c      	cmp	r3, #12
 80035a0:	d847      	bhi.n	8003632 <u8x8_byte_i2c+0xaa>
 80035a2:	a201      	add	r2, pc, #4	; (adr r2, 80035a8 <u8x8_byte_i2c+0x20>)
 80035a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a8:	08003637 	.word	0x08003637
 80035ac:	08003633 	.word	0x08003633
 80035b0:	08003633 	.word	0x08003633
 80035b4:	080035dd 	.word	0x080035dd
 80035b8:	0800360d 	.word	0x0800360d
 80035bc:	08003615 	.word	0x08003615
 80035c0:	08003633 	.word	0x08003633
 80035c4:	08003633 	.word	0x08003633
 80035c8:	08003633 	.word	0x08003633
 80035cc:	08003633 	.word	0x08003633
 80035d0:	08003633 	.word	0x08003633
 80035d4:	08003633 	.word	0x08003633
 80035d8:	08003637 	.word	0x08003637
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t*) arg_ptr;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	617b      	str	r3, [r7, #20]
		while (arg_int > 0) {
 80035e0:	e010      	b.n	8003604 <u8x8_byte_i2c+0x7c>
			buffer[buf_idx++] = *data;
 80035e2:	4b18      	ldr	r3, [pc, #96]	; (8003644 <u8x8_byte_i2c+0xbc>)
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	1c5a      	adds	r2, r3, #1
 80035e8:	b2d1      	uxtb	r1, r2
 80035ea:	4a16      	ldr	r2, [pc, #88]	; (8003644 <u8x8_byte_i2c+0xbc>)
 80035ec:	7011      	strb	r1, [r2, #0]
 80035ee:	461a      	mov	r2, r3
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	7819      	ldrb	r1, [r3, #0]
 80035f4:	4b14      	ldr	r3, [pc, #80]	; (8003648 <u8x8_byte_i2c+0xc0>)
 80035f6:	5499      	strb	r1, [r3, r2]
			data++;
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	3301      	adds	r3, #1
 80035fc:	617b      	str	r3, [r7, #20]
			arg_int--;
 80035fe:	7abb      	ldrb	r3, [r7, #10]
 8003600:	3b01      	subs	r3, #1
 8003602:	72bb      	strb	r3, [r7, #10]
		while (arg_int > 0) {
 8003604:	7abb      	ldrb	r3, [r7, #10]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1eb      	bne.n	80035e2 <u8x8_byte_i2c+0x5a>
		}
		break;
 800360a:	e015      	b.n	8003638 <u8x8_byte_i2c+0xb0>
	case U8X8_MSG_BYTE_INIT:
		break;
	case U8X8_MSG_BYTE_SET_DC:
		break;
	case U8X8_MSG_BYTE_START_TRANSFER:
		buf_idx = 0;
 800360c:	4b0d      	ldr	r3, [pc, #52]	; (8003644 <u8x8_byte_i2c+0xbc>)
 800360e:	2200      	movs	r2, #0
 8003610:	701a      	strb	r2, [r3, #0]
		break;
 8003612:	e011      	b.n	8003638 <u8x8_byte_i2c+0xb0>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_I2C_Master_Transmit(&hi2c1, u8x8_GetI2CAddress(u8x8),
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800361a:	b299      	uxth	r1, r3
 800361c:	4b09      	ldr	r3, [pc, #36]	; (8003644 <u8x8_byte_i2c+0xbc>)
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	b29b      	uxth	r3, r3
 8003622:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003626:	9200      	str	r2, [sp, #0]
 8003628:	4a07      	ldr	r2, [pc, #28]	; (8003648 <u8x8_byte_i2c+0xc0>)
 800362a:	4808      	ldr	r0, [pc, #32]	; (800364c <u8x8_byte_i2c+0xc4>)
 800362c:	f003 f86e 	bl	800670c <HAL_I2C_Master_Transmit>
				(uint8_t*) buffer, buf_idx, HAL_MAX_DELAY);
		break;
 8003630:	e002      	b.n	8003638 <u8x8_byte_i2c+0xb0>
	default:
		return 0;
 8003632:	2300      	movs	r3, #0
 8003634:	e001      	b.n	800363a <u8x8_byte_i2c+0xb2>
		break;
 8003636:	bf00      	nop
	}

	return 1;
 8003638:	2301      	movs	r3, #1

}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	20002778 	.word	0x20002778
 8003648:	2000277c 	.word	0x2000277c
 800364c:	2000037c 	.word	0x2000037c

08003650 <setRow>:

void setRow(uint8_t rowIdx) {
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 800365a:	2200      	movs	r2, #0
 800365c:	2140      	movs	r1, #64	; 0x40
 800365e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003662:	f002 ffab 	bl	80065bc <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RA0_GPIO_Port, RA0_Pin, rowIdx & 0x01);
 8003666:	79fb      	ldrb	r3, [r7, #7]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	b2db      	uxtb	r3, r3
 800366e:	461a      	mov	r2, r3
 8003670:	2101      	movs	r1, #1
 8003672:	480f      	ldr	r0, [pc, #60]	; (80036b0 <setRow+0x60>)
 8003674:	f002 ffa2 	bl	80065bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA1_GPIO_Port, RA1_Pin, rowIdx & 0x02);
 8003678:	79fb      	ldrb	r3, [r7, #7]
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	b2db      	uxtb	r3, r3
 8003680:	461a      	mov	r2, r3
 8003682:	2102      	movs	r1, #2
 8003684:	480a      	ldr	r0, [pc, #40]	; (80036b0 <setRow+0x60>)
 8003686:	f002 ff99 	bl	80065bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA2_GPIO_Port, RA2_Pin, rowIdx & 0x04);
 800368a:	79fb      	ldrb	r3, [r7, #7]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	b2db      	uxtb	r3, r3
 8003692:	461a      	mov	r2, r3
 8003694:	2110      	movs	r1, #16
 8003696:	4806      	ldr	r0, [pc, #24]	; (80036b0 <setRow+0x60>)
 8003698:	f002 ff90 	bl	80065bc <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_SET);
 800369c:	2201      	movs	r2, #1
 800369e:	2140      	movs	r1, #64	; 0x40
 80036a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036a4:	f002 ff8a 	bl	80065bc <HAL_GPIO_WritePin>

}
 80036a8:	bf00      	nop
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	48000400 	.word	0x48000400

080036b4 <readCols>:

uint8_t readCols() {
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0

	uint8_t C0_val = HAL_GPIO_ReadPin(C0_GPIO_Port, C0_Pin);
 80036ba:	2108      	movs	r1, #8
 80036bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036c0:	f002 ff64 	bl	800658c <HAL_GPIO_ReadPin>
 80036c4:	4603      	mov	r3, r0
 80036c6:	71fb      	strb	r3, [r7, #7]
	uint8_t C1_val = HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin);
 80036c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036d0:	f002 ff5c 	bl	800658c <HAL_GPIO_ReadPin>
 80036d4:	4603      	mov	r3, r0
 80036d6:	71bb      	strb	r3, [r7, #6]
	uint8_t C2_val = HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin);
 80036d8:	2180      	movs	r1, #128	; 0x80
 80036da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036de:	f002 ff55 	bl	800658c <HAL_GPIO_ReadPin>
 80036e2:	4603      	mov	r3, r0
 80036e4:	717b      	strb	r3, [r7, #5]
	uint8_t C3_val = HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin);
 80036e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036ee:	f002 ff4d 	bl	800658c <HAL_GPIO_ReadPin>
 80036f2:	4603      	mov	r3, r0
 80036f4:	713b      	strb	r3, [r7, #4]

	return (C3_val << 3) | (C2_val << 2) | (C1_val << 1) | C0_val;
 80036f6:	793b      	ldrb	r3, [r7, #4]
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	b25a      	sxtb	r2, r3
 80036fc:	797b      	ldrb	r3, [r7, #5]
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	b25b      	sxtb	r3, r3
 8003702:	4313      	orrs	r3, r2
 8003704:	b25a      	sxtb	r2, r3
 8003706:	79bb      	ldrb	r3, [r7, #6]
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	b25b      	sxtb	r3, r3
 800370c:	4313      	orrs	r3, r2
 800370e:	b25a      	sxtb	r2, r3
 8003710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003714:	4313      	orrs	r3, r2
 8003716:	b25b      	sxtb	r3, r3
 8003718:	b2db      	uxtb	r3, r3

}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <readKeys>:

uint16_t readKeys() {
 8003722:	b580      	push	{r7, lr}
 8003724:	b082      	sub	sp, #8
 8003726:	af00      	add	r7, sp, #0

	uint16_t keysRead = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	80fb      	strh	r3, [r7, #6]

	for (int i = 0; i <= 2; i++) {
 800372c:	2300      	movs	r3, #0
 800372e:	603b      	str	r3, [r7, #0]
 8003730:	e018      	b.n	8003764 <readKeys+0x42>

		setRow(i);
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	b2db      	uxtb	r3, r3
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff ff8a 	bl	8003650 <setRow>
		delayMicro(5);
 800373c:	2005      	movs	r0, #5
 800373e:	f7ff feb5 	bl	80034ac <delayMicro>
		keysRead |= readCols() << (4 * i);
 8003742:	f7ff ffb7 	bl	80036b4 <readCols>
 8003746:	4603      	mov	r3, r0
 8003748:	461a      	mov	r2, r3
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	fa02 f303 	lsl.w	r3, r2, r3
 8003752:	b21a      	sxth	r2, r3
 8003754:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003758:	4313      	orrs	r3, r2
 800375a:	b21b      	sxth	r3, r3
 800375c:	80fb      	strh	r3, [r7, #6]
	for (int i = 0; i <= 2; i++) {
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	3301      	adds	r3, #1
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	2b02      	cmp	r3, #2
 8003768:	dde3      	ble.n	8003732 <readKeys+0x10>

	}

	return keysRead;
 800376a:	88fb      	ldrh	r3, [r7, #6]

}
 800376c:	4618      	mov	r0, r3
 800376e:	3708      	adds	r7, #8
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	0000      	movs	r0, r0
	...

08003778 <rotationSteps>:

void rotationSteps(float *dreal, float *dimag) {
 8003778:	b5b0      	push	{r4, r5, r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]

	float phi;

	for (int i = 0; i < 12; i++) {
 8003782:	2300      	movs	r3, #0
 8003784:	60fb      	str	r3, [r7, #12]
 8003786:	e067      	b.n	8003858 <rotationSteps+0xe0>

		phi = 2 * M_PI * fA * pow(2, (i - 9) / 12.0) / fs;
 8003788:	4b3b      	ldr	r3, [pc, #236]	; (8003878 <rotationSteps+0x100>)
 800378a:	4618      	mov	r0, r3
 800378c:	f7fc fedc 	bl	8000548 <__aeabi_f2d>
 8003790:	a335      	add	r3, pc, #212	; (adr r3, 8003868 <rotationSteps+0xf0>)
 8003792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003796:	f7fc ff2f 	bl	80005f8 <__aeabi_dmul>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4614      	mov	r4, r2
 80037a0:	461d      	mov	r5, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	3b09      	subs	r3, #9
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fc febc 	bl	8000524 <__aeabi_i2d>
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	4b32      	ldr	r3, [pc, #200]	; (800387c <rotationSteps+0x104>)
 80037b2:	f7fd f84b 	bl	800084c <__aeabi_ddiv>
 80037b6:	4602      	mov	r2, r0
 80037b8:	460b      	mov	r3, r1
 80037ba:	ec43 2b17 	vmov	d7, r2, r3
 80037be:	eeb0 1a47 	vmov.f32	s2, s14
 80037c2:	eef0 1a67 	vmov.f32	s3, s15
 80037c6:	ed9f 0b2a 	vldr	d0, [pc, #168]	; 8003870 <rotationSteps+0xf8>
 80037ca:	f00a fbe1 	bl	800df90 <pow>
 80037ce:	ec53 2b10 	vmov	r2, r3, d0
 80037d2:	4620      	mov	r0, r4
 80037d4:	4629      	mov	r1, r5
 80037d6:	f7fc ff0f 	bl	80005f8 <__aeabi_dmul>
 80037da:	4602      	mov	r2, r0
 80037dc:	460b      	mov	r3, r1
 80037de:	4614      	mov	r4, r2
 80037e0:	461d      	mov	r5, r3
 80037e2:	4b27      	ldr	r3, [pc, #156]	; (8003880 <rotationSteps+0x108>)
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7fc feaf 	bl	8000548 <__aeabi_f2d>
 80037ea:	4602      	mov	r2, r0
 80037ec:	460b      	mov	r3, r1
 80037ee:	4620      	mov	r0, r4
 80037f0:	4629      	mov	r1, r5
 80037f2:	f7fd f82b 	bl	800084c <__aeabi_ddiv>
 80037f6:	4602      	mov	r2, r0
 80037f8:	460b      	mov	r3, r1
 80037fa:	4610      	mov	r0, r2
 80037fc:	4619      	mov	r1, r3
 80037fe:	f7fd f9f3 	bl	8000be8 <__aeabi_d2f>
 8003802:	4603      	mov	r3, r0
 8003804:	60bb      	str	r3, [r7, #8]
		dreal[i] = cos(phi);
 8003806:	68b8      	ldr	r0, [r7, #8]
 8003808:	f7fc fe9e 	bl	8000548 <__aeabi_f2d>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	ec43 2b10 	vmov	d0, r2, r3
 8003814:	f00a fb2c 	bl	800de70 <cos>
 8003818:	ec51 0b10 	vmov	r0, r1, d0
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	18d4      	adds	r4, r2, r3
 8003824:	f7fd f9e0 	bl	8000be8 <__aeabi_d2f>
 8003828:	4603      	mov	r3, r0
 800382a:	6023      	str	r3, [r4, #0]
		dimag[i] = sin(phi);
 800382c:	68b8      	ldr	r0, [r7, #8]
 800382e:	f7fc fe8b 	bl	8000548 <__aeabi_f2d>
 8003832:	4602      	mov	r2, r0
 8003834:	460b      	mov	r3, r1
 8003836:	ec43 2b10 	vmov	d0, r2, r3
 800383a:	f00a fb61 	bl	800df00 <sin>
 800383e:	ec51 0b10 	vmov	r0, r1, d0
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	18d4      	adds	r4, r2, r3
 800384a:	f7fd f9cd 	bl	8000be8 <__aeabi_d2f>
 800384e:	4603      	mov	r3, r0
 8003850:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < 12; i++) {
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	3301      	adds	r3, #1
 8003856:	60fb      	str	r3, [r7, #12]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2b0b      	cmp	r3, #11
 800385c:	dd94      	ble.n	8003788 <rotationSteps+0x10>

	}

}
 800385e:	bf00      	nop
 8003860:	bf00      	nop
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bdb0      	pop	{r4, r5, r7, pc}
 8003868:	54442d18 	.word	0x54442d18
 800386c:	401921fb 	.word	0x401921fb
 8003870:	00000000 	.word	0x00000000
 8003874:	40000000 	.word	0x40000000
 8003878:	43dc0000 	.word	0x43dc0000
 800387c:	40280000 	.word	0x40280000
 8003880:	46abe000 	.word	0x46abe000

08003884 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 800388c:	2001      	movs	r0, #1
 800388e:	f006 fc99 	bl	800a1c4 <osDelay>
 8003892:	e7fb      	b.n	800388c <StartDefaultTask+0x8>

08003894 <scanKeysTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_scanKeysTask */
void scanKeysTask(void *argument)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b086      	sub	sp, #24
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN scanKeysTask */

	const TickType_t xFrequency = 50 / portTICK_PERIOD_MS;
 800389c:	2332      	movs	r3, #50	; 0x32
 800389e:	617b      	str	r3, [r7, #20]
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80038a0:	f008 f928 	bl	800baf4 <xTaskGetTickCount>
 80038a4:	4603      	mov	r3, r0
 80038a6:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for (;;) {

		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80038a8:	f107 030c 	add.w	r3, r7, #12
 80038ac:	6979      	ldr	r1, [r7, #20]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f007 ff52 	bl	800b758 <vTaskDelayUntil>

		uint16_t localKeys = readKeys();
 80038b4:	f7ff ff35 	bl	8003722 <readKeys>
 80038b8:	4603      	mov	r3, r0
 80038ba:	827b      	strh	r3, [r7, #18]

		osMutexAcquire(keysMutexHandle, osWaitForever);
 80038bc:	4b07      	ldr	r3, [pc, #28]	; (80038dc <scanKeysTask+0x48>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80038c4:	4618      	mov	r0, r3
 80038c6:	f006 fd1e 	bl	800a306 <osMutexAcquire>

		__atomic_store_n(&keys, localKeys, __ATOMIC_RELAXED);
 80038ca:	4a05      	ldr	r2, [pc, #20]	; (80038e0 <scanKeysTask+0x4c>)
 80038cc:	8a7b      	ldrh	r3, [r7, #18]
 80038ce:	8013      	strh	r3, [r2, #0]

		osMutexRelease(keysMutexHandle);
 80038d0:	4b02      	ldr	r3, [pc, #8]	; (80038dc <scanKeysTask+0x48>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f006 fd61 	bl	800a39c <osMutexRelease>
	for (;;) {
 80038da:	e7e5      	b.n	80038a8 <scanKeysTask+0x14>
 80038dc:	20000544 	.word	0x20000544
 80038e0:	20000000 	.word	0x20000000

080038e4 <displayUpdateTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_displayUpdateTask */
void displayUpdateTask(void *argument)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b086      	sub	sp, #24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN displayUpdateTask */

    const TickType_t xFrequency = 100 / portTICK_PERIOD_MS;
 80038ec:	2364      	movs	r3, #100	; 0x64
 80038ee:	617b      	str	r3, [r7, #20]
    TickType_t xLastWakeTime = xTaskGetTickCount();
 80038f0:	f008 f900 	bl	800baf4 <xTaskGetTickCount>
 80038f4:	4603      	mov	r3, r0
 80038f6:	60fb      	str	r3, [r7, #12]

    /* Infinite loop */
    for (;;) {
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80038f8:	f107 030c 	add.w	r3, r7, #12
 80038fc:	6979      	ldr	r1, [r7, #20]
 80038fe:	4618      	mov	r0, r3
 8003900:	f007 ff2a 	bl	800b758 <vTaskDelayUntil>

        osMutexAcquire(keysMutexHandle, osWaitForever);
 8003904:	4b15      	ldr	r3, [pc, #84]	; (800395c <displayUpdateTask+0x78>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800390c:	4618      	mov	r0, r3
 800390e:	f006 fcfa 	bl	800a306 <osMutexAcquire>

        uint16_t localKeys = __atomic_load_n(&keys, __ATOMIC_RELAXED);
 8003912:	4b13      	ldr	r3, [pc, #76]	; (8003960 <displayUpdateTask+0x7c>)
 8003914:	881b      	ldrh	r3, [r3, #0]
 8003916:	827b      	strh	r3, [r7, #18]

        osMutexRelease(keysMutexHandle);
 8003918:	4b10      	ldr	r3, [pc, #64]	; (800395c <displayUpdateTask+0x78>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4618      	mov	r0, r3
 800391e:	f006 fd3d 	bl	800a39c <osMutexRelease>

        u8g2_ClearBuffer(&u8g2);
 8003922:	4810      	ldr	r0, [pc, #64]	; (8003964 <displayUpdateTask+0x80>)
 8003924:	f7fd fb32 	bl	8000f8c <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8003928:	490f      	ldr	r1, [pc, #60]	; (8003968 <displayUpdateTask+0x84>)
 800392a:	480e      	ldr	r0, [pc, #56]	; (8003964 <displayUpdateTask+0x80>)
 800392c:	f7fe f9de 	bl	8001cec <u8g2_SetFont>

        if (localKeys == 0x0FFF) {
 8003930:	8a7b      	ldrh	r3, [r7, #18]
 8003932:	f640 72ff 	movw	r2, #4095	; 0xfff
 8003936:	4293      	cmp	r3, r2
 8003938:	d106      	bne.n	8003948 <displayUpdateTask+0x64>
                u8g2_DrawStr(&u8g2, 2, 20, "- ^_^ -");
 800393a:	4b0c      	ldr	r3, [pc, #48]	; (800396c <displayUpdateTask+0x88>)
 800393c:	2214      	movs	r2, #20
 800393e:	2102      	movs	r1, #2
 8003940:	4808      	ldr	r0, [pc, #32]	; (8003964 <displayUpdateTask+0x80>)
 8003942:	f7fe f931 	bl	8001ba8 <u8g2_DrawStr>
 8003946:	e005      	b.n	8003954 <displayUpdateTask+0x70>
        } else {
                u8g2_DrawStr(&u8g2, 2, 20, "- ^0^ -");
 8003948:	4b09      	ldr	r3, [pc, #36]	; (8003970 <displayUpdateTask+0x8c>)
 800394a:	2214      	movs	r2, #20
 800394c:	2102      	movs	r1, #2
 800394e:	4805      	ldr	r0, [pc, #20]	; (8003964 <displayUpdateTask+0x80>)
 8003950:	f7fe f92a 	bl	8001ba8 <u8g2_DrawStr>
        }

        u8g2_SendBuffer(&u8g2);
 8003954:	4803      	ldr	r0, [pc, #12]	; (8003964 <displayUpdateTask+0x80>)
 8003956:	f7fd fb8c 	bl	8001072 <u8g2_SendBuffer>
    for (;;) {
 800395a:	e7cd      	b.n	80038f8 <displayUpdateTask+0x14>
 800395c:	20000544 	.word	0x20000544
 8003960:	20000000 	.word	0x20000000
 8003964:	20000548 	.word	0x20000548
 8003968:	080101a4 	.word	0x080101a4
 800396c:	08010178 	.word	0x08010178
 8003970:	08010180 	.word	0x08010180

08003974 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]

	}
        */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a04      	ldr	r2, [pc, #16]	; (8003994 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d101      	bne.n	800398a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003986:	f000 fbeb 	bl	8004160 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800398a:	bf00      	nop
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40014400 	.word	0x40014400

08003998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800399c:	b672      	cpsid	i
}
 800399e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80039a0:	e7fe      	b.n	80039a0 <Error_Handler+0x8>
	...

080039a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039aa:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <HAL_MspInit+0x4c>)
 80039ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ae:	4a10      	ldr	r2, [pc, #64]	; (80039f0 <HAL_MspInit+0x4c>)
 80039b0:	f043 0301 	orr.w	r3, r3, #1
 80039b4:	6613      	str	r3, [r2, #96]	; 0x60
 80039b6:	4b0e      	ldr	r3, [pc, #56]	; (80039f0 <HAL_MspInit+0x4c>)
 80039b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	607b      	str	r3, [r7, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039c2:	4b0b      	ldr	r3, [pc, #44]	; (80039f0 <HAL_MspInit+0x4c>)
 80039c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039c6:	4a0a      	ldr	r2, [pc, #40]	; (80039f0 <HAL_MspInit+0x4c>)
 80039c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039cc:	6593      	str	r3, [r2, #88]	; 0x58
 80039ce:	4b08      	ldr	r3, [pc, #32]	; (80039f0 <HAL_MspInit+0x4c>)
 80039d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039d6:	603b      	str	r3, [r7, #0]
 80039d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80039da:	2200      	movs	r2, #0
 80039dc:	210f      	movs	r1, #15
 80039de:	f06f 0001 	mvn.w	r0, #1
 80039e2:	f001 fea1 	bl	8005728 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039e6:	bf00      	nop
 80039e8:	3708      	adds	r7, #8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40021000 	.word	0x40021000

080039f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b09e      	sub	sp, #120	; 0x78
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039fc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	609a      	str	r2, [r3, #8]
 8003a08:	60da      	str	r2, [r3, #12]
 8003a0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a0c:	f107 0310 	add.w	r3, r7, #16
 8003a10:	2254      	movs	r2, #84	; 0x54
 8003a12:	2100      	movs	r1, #0
 8003a14:	4618      	mov	r0, r3
 8003a16:	f009 fd5b 	bl	800d4d0 <memset>
  if(hadc->Instance==ADC1)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a25      	ldr	r2, [pc, #148]	; (8003ab4 <HAL_ADC_MspInit+0xc0>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d143      	bne.n	8003aac <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003a24:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a28:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003a2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003a2e:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003a30:	2301      	movs	r3, #1
 8003a32:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003a34:	2301      	movs	r3, #1
 8003a36:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8003a38:	2310      	movs	r3, #16
 8003a3a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003a3c:	2307      	movs	r3, #7
 8003a3e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003a40:	2302      	movs	r3, #2
 8003a42:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003a44:	2302      	movs	r3, #2
 8003a46:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8003a48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a4e:	f107 0310 	add.w	r3, r7, #16
 8003a52:	4618      	mov	r0, r3
 8003a54:	f004 fe56 	bl	8008704 <HAL_RCCEx_PeriphCLKConfig>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8003a5e:	f7ff ff9b 	bl	8003998 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003a62:	4b15      	ldr	r3, [pc, #84]	; (8003ab8 <HAL_ADC_MspInit+0xc4>)
 8003a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a66:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <HAL_ADC_MspInit+0xc4>)
 8003a68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a6e:	4b12      	ldr	r3, [pc, #72]	; (8003ab8 <HAL_ADC_MspInit+0xc4>)
 8003a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a76:	60fb      	str	r3, [r7, #12]
 8003a78:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a7a:	4b0f      	ldr	r3, [pc, #60]	; (8003ab8 <HAL_ADC_MspInit+0xc4>)
 8003a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a7e:	4a0e      	ldr	r2, [pc, #56]	; (8003ab8 <HAL_ADC_MspInit+0xc4>)
 8003a80:	f043 0301 	orr.w	r3, r3, #1
 8003a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a86:	4b0c      	ldr	r3, [pc, #48]	; (8003ab8 <HAL_ADC_MspInit+0xc4>)
 8003a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	60bb      	str	r3, [r7, #8]
 8003a90:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = JOYY_Pin|JOYX_Pin;
 8003a92:	2303      	movs	r3, #3
 8003a94:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003a96:	230b      	movs	r3, #11
 8003a98:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a9e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003aa8:	f002 fc06 	bl	80062b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003aac:	bf00      	nop
 8003aae:	3778      	adds	r7, #120	; 0x78
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	50040000 	.word	0x50040000
 8003ab8:	40021000 	.word	0x40021000

08003abc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08a      	sub	sp, #40	; 0x28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac4:	f107 0314 	add.w	r3, r7, #20
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	605a      	str	r2, [r3, #4]
 8003ace:	609a      	str	r2, [r3, #8]
 8003ad0:	60da      	str	r2, [r3, #12]
 8003ad2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a29      	ldr	r2, [pc, #164]	; (8003b80 <HAL_CAN_MspInit+0xc4>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d14b      	bne.n	8003b76 <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003ade:	4b29      	ldr	r3, [pc, #164]	; (8003b84 <HAL_CAN_MspInit+0xc8>)
 8003ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ae2:	4a28      	ldr	r2, [pc, #160]	; (8003b84 <HAL_CAN_MspInit+0xc8>)
 8003ae4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ae8:	6593      	str	r3, [r2, #88]	; 0x58
 8003aea:	4b26      	ldr	r3, [pc, #152]	; (8003b84 <HAL_CAN_MspInit+0xc8>)
 8003aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003af6:	4b23      	ldr	r3, [pc, #140]	; (8003b84 <HAL_CAN_MspInit+0xc8>)
 8003af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afa:	4a22      	ldr	r2, [pc, #136]	; (8003b84 <HAL_CAN_MspInit+0xc8>)
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b02:	4b20      	ldr	r3, [pc, #128]	; (8003b84 <HAL_CAN_MspInit+0xc8>)
 8003b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003b0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b14:	2302      	movs	r3, #2
 8003b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003b20:	2309      	movs	r3, #9
 8003b22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b24:	f107 0314 	add.w	r3, r7, #20
 8003b28:	4619      	mov	r1, r3
 8003b2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b2e:	f002 fbc3 	bl	80062b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b38:	2302      	movs	r3, #2
 8003b3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003b40:	2301      	movs	r3, #1
 8003b42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003b44:	2309      	movs	r3, #9
 8003b46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b48:	f107 0314 	add.w	r3, r7, #20
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b52:	f002 fbb1 	bl	80062b8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8003b56:	2200      	movs	r2, #0
 8003b58:	2105      	movs	r1, #5
 8003b5a:	2013      	movs	r0, #19
 8003b5c:	f001 fde4 	bl	8005728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8003b60:	2013      	movs	r0, #19
 8003b62:	f001 fdfd 	bl	8005760 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8003b66:	2200      	movs	r2, #0
 8003b68:	2105      	movs	r1, #5
 8003b6a:	2014      	movs	r0, #20
 8003b6c:	f001 fddc 	bl	8005728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003b70:	2014      	movs	r0, #20
 8003b72:	f001 fdf5 	bl	8005760 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003b76:	bf00      	nop
 8003b78:	3728      	adds	r7, #40	; 0x28
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40006400 	.word	0x40006400
 8003b84:	40021000 	.word	0x40021000

08003b88 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b08a      	sub	sp, #40	; 0x28
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b90:	f107 0314 	add.w	r3, r7, #20
 8003b94:	2200      	movs	r2, #0
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	605a      	str	r2, [r3, #4]
 8003b9a:	609a      	str	r2, [r3, #8]
 8003b9c:	60da      	str	r2, [r3, #12]
 8003b9e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a2f      	ldr	r2, [pc, #188]	; (8003c64 <HAL_DAC_MspInit+0xdc>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d158      	bne.n	8003c5c <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003baa:	4b2f      	ldr	r3, [pc, #188]	; (8003c68 <HAL_DAC_MspInit+0xe0>)
 8003bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bae:	4a2e      	ldr	r2, [pc, #184]	; (8003c68 <HAL_DAC_MspInit+0xe0>)
 8003bb0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003bb4:	6593      	str	r3, [r2, #88]	; 0x58
 8003bb6:	4b2c      	ldr	r3, [pc, #176]	; (8003c68 <HAL_DAC_MspInit+0xe0>)
 8003bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bbe:	613b      	str	r3, [r7, #16]
 8003bc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc2:	4b29      	ldr	r3, [pc, #164]	; (8003c68 <HAL_DAC_MspInit+0xe0>)
 8003bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bc6:	4a28      	ldr	r2, [pc, #160]	; (8003c68 <HAL_DAC_MspInit+0xe0>)
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003bce:	4b26      	ldr	r3, [pc, #152]	; (8003c68 <HAL_DAC_MspInit+0xe0>)
 8003bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	60fb      	str	r3, [r7, #12]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = OUTR_Pin|OUTL_Pin;
 8003bda:	2330      	movs	r3, #48	; 0x30
 8003bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bde:	2303      	movs	r3, #3
 8003be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be2:	2300      	movs	r3, #0
 8003be4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be6:	f107 0314 	add.w	r3, r7, #20
 8003bea:	4619      	mov	r1, r3
 8003bec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bf0:	f002 fb62 	bl	80062b8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8003bf4:	4b1d      	ldr	r3, [pc, #116]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003bf6:	4a1e      	ldr	r2, [pc, #120]	; (8003c70 <HAL_DAC_MspInit+0xe8>)
 8003bf8:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8003bfa:	4b1c      	ldr	r3, [pc, #112]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003bfc:	2206      	movs	r2, #6
 8003bfe:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c00:	4b1a      	ldr	r3, [pc, #104]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c02:	2210      	movs	r2, #16
 8003c04:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c06:	4b19      	ldr	r3, [pc, #100]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003c0c:	4b17      	ldr	r3, [pc, #92]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c0e:	2280      	movs	r2, #128	; 0x80
 8003c10:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003c12:	4b16      	ldr	r3, [pc, #88]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c18:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003c1a:	4b14      	ldr	r3, [pc, #80]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c20:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8003c22:	4b12      	ldr	r3, [pc, #72]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c24:	2220      	movs	r2, #32
 8003c26:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003c28:	4b10      	ldr	r3, [pc, #64]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c2e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8003c30:	480e      	ldr	r0, [pc, #56]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c32:	f002 f8fb 	bl	8005e2c <HAL_DMA_Init>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8003c3c:	f7ff feac 	bl	8003998 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4a0a      	ldr	r2, [pc, #40]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c44:	609a      	str	r2, [r3, #8]
 8003c46:	4a09      	ldr	r2, [pc, #36]	; (8003c6c <HAL_DAC_MspInit+0xe4>)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2105      	movs	r1, #5
 8003c50:	2036      	movs	r0, #54	; 0x36
 8003c52:	f001 fd69 	bl	8005728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c56:	2036      	movs	r0, #54	; 0x36
 8003c58:	f001 fd82 	bl	8005760 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003c5c:	bf00      	nop
 8003c5e:	3728      	adds	r7, #40	; 0x28
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40007400 	.word	0x40007400
 8003c68:	40021000 	.word	0x40021000
 8003c6c:	20000334 	.word	0x20000334
 8003c70:	40020030 	.word	0x40020030

08003c74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b09e      	sub	sp, #120	; 0x78
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c7c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]
 8003c84:	605a      	str	r2, [r3, #4]
 8003c86:	609a      	str	r2, [r3, #8]
 8003c88:	60da      	str	r2, [r3, #12]
 8003c8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c8c:	f107 0310 	add.w	r3, r7, #16
 8003c90:	2254      	movs	r2, #84	; 0x54
 8003c92:	2100      	movs	r1, #0
 8003c94:	4618      	mov	r0, r3
 8003c96:	f009 fc1b 	bl	800d4d0 <memset>
  if(hi2c->Instance==I2C1)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a26      	ldr	r2, [pc, #152]	; (8003d38 <HAL_I2C_MspInit+0xc4>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d145      	bne.n	8003d30 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003ca4:	2340      	movs	r3, #64	; 0x40
 8003ca6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cac:	f107 0310 	add.w	r3, r7, #16
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f004 fd27 	bl	8008704 <HAL_RCCEx_PeriphCLKConfig>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003cbc:	f7ff fe6c 	bl	8003998 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cc0:	4b1e      	ldr	r3, [pc, #120]	; (8003d3c <HAL_I2C_MspInit+0xc8>)
 8003cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cc4:	4a1d      	ldr	r2, [pc, #116]	; (8003d3c <HAL_I2C_MspInit+0xc8>)
 8003cc6:	f043 0302 	orr.w	r3, r3, #2
 8003cca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ccc:	4b1b      	ldr	r3, [pc, #108]	; (8003d3c <HAL_I2C_MspInit+0xc8>)
 8003cce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003cd8:	23c0      	movs	r3, #192	; 0xc0
 8003cda:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003cdc:	2312      	movs	r3, #18
 8003cde:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ce8:	2304      	movs	r3, #4
 8003cea:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	4813      	ldr	r0, [pc, #76]	; (8003d40 <HAL_I2C_MspInit+0xcc>)
 8003cf4:	f002 fae0 	bl	80062b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003cf8:	4b10      	ldr	r3, [pc, #64]	; (8003d3c <HAL_I2C_MspInit+0xc8>)
 8003cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cfc:	4a0f      	ldr	r2, [pc, #60]	; (8003d3c <HAL_I2C_MspInit+0xc8>)
 8003cfe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003d02:	6593      	str	r3, [r2, #88]	; 0x58
 8003d04:	4b0d      	ldr	r3, [pc, #52]	; (8003d3c <HAL_I2C_MspInit+0xc8>)
 8003d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d0c:	60bb      	str	r3, [r7, #8]
 8003d0e:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8003d10:	2200      	movs	r2, #0
 8003d12:	2105      	movs	r1, #5
 8003d14:	201f      	movs	r0, #31
 8003d16:	f001 fd07 	bl	8005728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003d1a:	201f      	movs	r0, #31
 8003d1c:	f001 fd20 	bl	8005760 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8003d20:	2200      	movs	r2, #0
 8003d22:	2105      	movs	r1, #5
 8003d24:	2020      	movs	r0, #32
 8003d26:	f001 fcff 	bl	8005728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003d2a:	2020      	movs	r0, #32
 8003d2c:	f001 fd18 	bl	8005760 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003d30:	bf00      	nop
 8003d32:	3778      	adds	r7, #120	; 0x78
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40005400 	.word	0x40005400
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	48000400 	.word	0x48000400

08003d44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d54:	d10c      	bne.n	8003d70 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d56:	4b1e      	ldr	r3, [pc, #120]	; (8003dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8003d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d5a:	4a1d      	ldr	r2, [pc, #116]	; (8003dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8003d5c:	f043 0301 	orr.w	r3, r3, #1
 8003d60:	6593      	str	r3, [r2, #88]	; 0x58
 8003d62:	4b1b      	ldr	r3, [pc, #108]	; (8003dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8003d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003d6e:	e02a      	b.n	8003dc6 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a17      	ldr	r2, [pc, #92]	; (8003dd4 <HAL_TIM_Base_MspInit+0x90>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d114      	bne.n	8003da4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003d7a:	4b15      	ldr	r3, [pc, #84]	; (8003dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8003d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d7e:	4a14      	ldr	r2, [pc, #80]	; (8003dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8003d80:	f043 0310 	orr.w	r3, r3, #16
 8003d84:	6593      	str	r3, [r2, #88]	; 0x58
 8003d86:	4b12      	ldr	r3, [pc, #72]	; (8003dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8003d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d8a:	f003 0310 	and.w	r3, r3, #16
 8003d8e:	613b      	str	r3, [r7, #16]
 8003d90:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003d92:	2200      	movs	r2, #0
 8003d94:	2105      	movs	r1, #5
 8003d96:	2036      	movs	r0, #54	; 0x36
 8003d98:	f001 fcc6 	bl	8005728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003d9c:	2036      	movs	r0, #54	; 0x36
 8003d9e:	f001 fcdf 	bl	8005760 <HAL_NVIC_EnableIRQ>
}
 8003da2:	e010      	b.n	8003dc6 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM7)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a0b      	ldr	r2, [pc, #44]	; (8003dd8 <HAL_TIM_Base_MspInit+0x94>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d10b      	bne.n	8003dc6 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003dae:	4b08      	ldr	r3, [pc, #32]	; (8003dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8003db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db2:	4a07      	ldr	r2, [pc, #28]	; (8003dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8003db4:	f043 0320 	orr.w	r3, r3, #32
 8003db8:	6593      	str	r3, [r2, #88]	; 0x58
 8003dba:	4b05      	ldr	r3, [pc, #20]	; (8003dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8003dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dbe:	f003 0320 	and.w	r3, r3, #32
 8003dc2:	60fb      	str	r3, [r7, #12]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
}
 8003dc6:	bf00      	nop
 8003dc8:	3718      	adds	r7, #24
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	40001000 	.word	0x40001000
 8003dd8:	40001400 	.word	0x40001400

08003ddc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b09e      	sub	sp, #120	; 0x78
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003de8:	2200      	movs	r2, #0
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	605a      	str	r2, [r3, #4]
 8003dee:	609a      	str	r2, [r3, #8]
 8003df0:	60da      	str	r2, [r3, #12]
 8003df2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003df4:	f107 0310 	add.w	r3, r7, #16
 8003df8:	2254      	movs	r2, #84	; 0x54
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f009 fb67 	bl	800d4d0 <memset>
  if(huart->Instance==USART2)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a28      	ldr	r2, [pc, #160]	; (8003ea8 <HAL_UART_MspInit+0xcc>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d148      	bne.n	8003e9e <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003e10:	2300      	movs	r3, #0
 8003e12:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e14:	f107 0310 	add.w	r3, r7, #16
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f004 fc73 	bl	8008704 <HAL_RCCEx_PeriphCLKConfig>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d001      	beq.n	8003e28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003e24:	f7ff fdb8 	bl	8003998 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e28:	4b20      	ldr	r3, [pc, #128]	; (8003eac <HAL_UART_MspInit+0xd0>)
 8003e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2c:	4a1f      	ldr	r2, [pc, #124]	; (8003eac <HAL_UART_MspInit+0xd0>)
 8003e2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e32:	6593      	str	r3, [r2, #88]	; 0x58
 8003e34:	4b1d      	ldr	r3, [pc, #116]	; (8003eac <HAL_UART_MspInit+0xd0>)
 8003e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e3c:	60fb      	str	r3, [r7, #12]
 8003e3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e40:	4b1a      	ldr	r3, [pc, #104]	; (8003eac <HAL_UART_MspInit+0xd0>)
 8003e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e44:	4a19      	ldr	r2, [pc, #100]	; (8003eac <HAL_UART_MspInit+0xd0>)
 8003e46:	f043 0301 	orr.w	r3, r3, #1
 8003e4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e4c:	4b17      	ldr	r3, [pc, #92]	; (8003eac <HAL_UART_MspInit+0xd0>)
 8003e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003e58:	2304      	movs	r3, #4
 8003e5a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e60:	2300      	movs	r3, #0
 8003e62:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e64:	2303      	movs	r3, #3
 8003e66:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003e68:	2307      	movs	r3, #7
 8003e6a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e6c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003e70:	4619      	mov	r1, r3
 8003e72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e76:	f002 fa1f 	bl	80062b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003e7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e7e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e80:	2302      	movs	r3, #2
 8003e82:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e84:	2300      	movs	r3, #0
 8003e86:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e90:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003e94:	4619      	mov	r1, r3
 8003e96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e9a:	f002 fa0d 	bl	80062b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003e9e:	bf00      	nop
 8003ea0:	3778      	adds	r7, #120	; 0x78
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40004400 	.word	0x40004400
 8003eac:	40021000 	.word	0x40021000

08003eb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b08c      	sub	sp, #48	; 0x30
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8003ebe:	4b2e      	ldr	r3, [pc, #184]	; (8003f78 <HAL_InitTick+0xc8>)
 8003ec0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ec2:	4a2d      	ldr	r2, [pc, #180]	; (8003f78 <HAL_InitTick+0xc8>)
 8003ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ec8:	6613      	str	r3, [r2, #96]	; 0x60
 8003eca:	4b2b      	ldr	r3, [pc, #172]	; (8003f78 <HAL_InitTick+0xc8>)
 8003ecc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed2:	60bb      	str	r3, [r7, #8]
 8003ed4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003ed6:	f107 020c 	add.w	r2, r7, #12
 8003eda:	f107 0310 	add.w	r3, r7, #16
 8003ede:	4611      	mov	r1, r2
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f004 fb7d 	bl	80085e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003ee6:	f004 fb65 	bl	80085b4 <HAL_RCC_GetPCLK2Freq>
 8003eea:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eee:	4a23      	ldr	r2, [pc, #140]	; (8003f7c <HAL_InitTick+0xcc>)
 8003ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef4:	0c9b      	lsrs	r3, r3, #18
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8003efa:	4b21      	ldr	r3, [pc, #132]	; (8003f80 <HAL_InitTick+0xd0>)
 8003efc:	4a21      	ldr	r2, [pc, #132]	; (8003f84 <HAL_InitTick+0xd4>)
 8003efe:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8003f00:	4b1f      	ldr	r3, [pc, #124]	; (8003f80 <HAL_InitTick+0xd0>)
 8003f02:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003f06:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8003f08:	4a1d      	ldr	r2, [pc, #116]	; (8003f80 <HAL_InitTick+0xd0>)
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0c:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8003f0e:	4b1c      	ldr	r3, [pc, #112]	; (8003f80 <HAL_InitTick+0xd0>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f14:	4b1a      	ldr	r3, [pc, #104]	; (8003f80 <HAL_InitTick+0xd0>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f1a:	4b19      	ldr	r3, [pc, #100]	; (8003f80 <HAL_InitTick+0xd0>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 8003f20:	4817      	ldr	r0, [pc, #92]	; (8003f80 <HAL_InitTick+0xd0>)
 8003f22:	f004 fee7 	bl	8008cf4 <HAL_TIM_Base_Init>
 8003f26:	4603      	mov	r3, r0
 8003f28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8003f2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d11b      	bne.n	8003f6c <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 8003f34:	4812      	ldr	r0, [pc, #72]	; (8003f80 <HAL_InitTick+0xd0>)
 8003f36:	f004 ff81 	bl	8008e3c <HAL_TIM_Base_Start_IT>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8003f40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d111      	bne.n	8003f6c <HAL_InitTick+0xbc>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003f48:	2019      	movs	r0, #25
 8003f4a:	f001 fc09 	bl	8005760 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2b0f      	cmp	r3, #15
 8003f52:	d808      	bhi.n	8003f66 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8003f54:	2200      	movs	r2, #0
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	2019      	movs	r0, #25
 8003f5a:	f001 fbe5 	bl	8005728 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f5e:	4a0a      	ldr	r2, [pc, #40]	; (8003f88 <HAL_InitTick+0xd8>)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6013      	str	r3, [r2, #0]
 8003f64:	e002      	b.n	8003f6c <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003f6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3730      	adds	r7, #48	; 0x30
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	431bde83 	.word	0x431bde83
 8003f80:	2000279c 	.word	0x2000279c
 8003f84:	40014400 	.word	0x40014400
 8003f88:	20000008 	.word	0x20000008

08003f8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003f90:	e7fe      	b.n	8003f90 <NMI_Handler+0x4>

08003f92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f92:	b480      	push	{r7}
 8003f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f96:	e7fe      	b.n	8003f96 <HardFault_Handler+0x4>

08003f98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f9c:	e7fe      	b.n	8003f9c <MemManage_Handler+0x4>

08003f9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003fa2:	e7fe      	b.n	8003fa2 <BusFault_Handler+0x4>

08003fa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003fa8:	e7fe      	b.n	8003fa8 <UsageFault_Handler+0x4>

08003faa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003faa:	b480      	push	{r7}
 8003fac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003fae:	bf00      	nop
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8003fbc:	4802      	ldr	r0, [pc, #8]	; (8003fc8 <DMA1_Channel3_IRQHandler+0x10>)
 8003fbe:	f002 f88e 	bl	80060de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003fc2:	bf00      	nop
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	20000334 	.word	0x20000334

08003fcc <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003fd0:	4802      	ldr	r0, [pc, #8]	; (8003fdc <CAN1_TX_IRQHandler+0x10>)
 8003fd2:	f001 f8b8 	bl	8005146 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003fd6:	bf00      	nop
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	200002f8 	.word	0x200002f8

08003fe0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003fe4:	4802      	ldr	r0, [pc, #8]	; (8003ff0 <CAN1_RX0_IRQHandler+0x10>)
 8003fe6:	f001 f8ae 	bl	8005146 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003fea:	bf00      	nop
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	200002f8 	.word	0x200002f8

08003ff4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003ff8:	4802      	ldr	r0, [pc, #8]	; (8004004 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8003ffa:	f004 ff73 	bl	8008ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003ffe:	bf00      	nop
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	2000279c 	.word	0x2000279c

08004008 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800400c:	4802      	ldr	r0, [pc, #8]	; (8004018 <I2C1_EV_IRQHandler+0x10>)
 800400e:	f002 fc71 	bl	80068f4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004012:	bf00      	nop
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	2000037c 	.word	0x2000037c

0800401c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004020:	4802      	ldr	r0, [pc, #8]	; (800402c <I2C1_ER_IRQHandler+0x10>)
 8004022:	f002 fc81 	bl	8006928 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004026:	bf00      	nop
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	2000037c 	.word	0x2000037c

08004030 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004034:	4803      	ldr	r0, [pc, #12]	; (8004044 <TIM6_DAC_IRQHandler+0x14>)
 8004036:	f004 ff55 	bl	8008ee4 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 800403a:	4803      	ldr	r0, [pc, #12]	; (8004048 <TIM6_DAC_IRQHandler+0x18>)
 800403c:	f001 fcda 	bl	80059f4 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004040:	bf00      	nop
 8004042:	bd80      	pop	{r7, pc}
 8004044:	2000041c 	.word	0x2000041c
 8004048:	20000320 	.word	0x20000320

0800404c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004054:	4a14      	ldr	r2, [pc, #80]	; (80040a8 <_sbrk+0x5c>)
 8004056:	4b15      	ldr	r3, [pc, #84]	; (80040ac <_sbrk+0x60>)
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004060:	4b13      	ldr	r3, [pc, #76]	; (80040b0 <_sbrk+0x64>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d102      	bne.n	800406e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004068:	4b11      	ldr	r3, [pc, #68]	; (80040b0 <_sbrk+0x64>)
 800406a:	4a12      	ldr	r2, [pc, #72]	; (80040b4 <_sbrk+0x68>)
 800406c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800406e:	4b10      	ldr	r3, [pc, #64]	; (80040b0 <_sbrk+0x64>)
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4413      	add	r3, r2
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	429a      	cmp	r2, r3
 800407a:	d207      	bcs.n	800408c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800407c:	f009 f9ee 	bl	800d45c <__errno>
 8004080:	4603      	mov	r3, r0
 8004082:	220c      	movs	r2, #12
 8004084:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004086:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800408a:	e009      	b.n	80040a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800408c:	4b08      	ldr	r3, [pc, #32]	; (80040b0 <_sbrk+0x64>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004092:	4b07      	ldr	r3, [pc, #28]	; (80040b0 <_sbrk+0x64>)
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4413      	add	r3, r2
 800409a:	4a05      	ldr	r2, [pc, #20]	; (80040b0 <_sbrk+0x64>)
 800409c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800409e:	68fb      	ldr	r3, [r7, #12]
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3718      	adds	r7, #24
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	20010000 	.word	0x20010000
 80040ac:	00000400 	.word	0x00000400
 80040b0:	200027e8 	.word	0x200027e8
 80040b4:	20003ec8 	.word	0x20003ec8

080040b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80040bc:	4b06      	ldr	r3, [pc, #24]	; (80040d8 <SystemInit+0x20>)
 80040be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c2:	4a05      	ldr	r2, [pc, #20]	; (80040d8 <SystemInit+0x20>)
 80040c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80040cc:	bf00      	nop
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	e000ed00 	.word	0xe000ed00

080040dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80040dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004114 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80040e0:	f7ff ffea 	bl	80040b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040e4:	480c      	ldr	r0, [pc, #48]	; (8004118 <LoopForever+0x6>)
  ldr r1, =_edata
 80040e6:	490d      	ldr	r1, [pc, #52]	; (800411c <LoopForever+0xa>)
  ldr r2, =_sidata
 80040e8:	4a0d      	ldr	r2, [pc, #52]	; (8004120 <LoopForever+0xe>)
  movs r3, #0
 80040ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040ec:	e002      	b.n	80040f4 <LoopCopyDataInit>

080040ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040f2:	3304      	adds	r3, #4

080040f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040f8:	d3f9      	bcc.n	80040ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040fa:	4a0a      	ldr	r2, [pc, #40]	; (8004124 <LoopForever+0x12>)
  ldr r4, =_ebss
 80040fc:	4c0a      	ldr	r4, [pc, #40]	; (8004128 <LoopForever+0x16>)
  movs r3, #0
 80040fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004100:	e001      	b.n	8004106 <LoopFillZerobss>

08004102 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004102:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004104:	3204      	adds	r2, #4

08004106 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004106:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004108:	d3fb      	bcc.n	8004102 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800410a:	f009 f9ad 	bl	800d468 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800410e:	f7fe fd7b 	bl	8002c08 <main>

08004112 <LoopForever>:

LoopForever:
    b LoopForever
 8004112:	e7fe      	b.n	8004112 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004114:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8004118:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800411c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8004120:	080109f8 	.word	0x080109f8
  ldr r2, =_sbss
 8004124:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8004128:	20003ec8 	.word	0x20003ec8

0800412c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800412c:	e7fe      	b.n	800412c <ADC1_IRQHandler>

0800412e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b082      	sub	sp, #8
 8004132:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004134:	2300      	movs	r3, #0
 8004136:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004138:	2003      	movs	r0, #3
 800413a:	f001 faea 	bl	8005712 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800413e:	200f      	movs	r0, #15
 8004140:	f7ff feb6 	bl	8003eb0 <HAL_InitTick>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	71fb      	strb	r3, [r7, #7]
 800414e:	e001      	b.n	8004154 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004150:	f7ff fc28 	bl	80039a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004154:	79fb      	ldrb	r3, [r7, #7]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
	...

08004160 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004164:	4b06      	ldr	r3, [pc, #24]	; (8004180 <HAL_IncTick+0x20>)
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	461a      	mov	r2, r3
 800416a:	4b06      	ldr	r3, [pc, #24]	; (8004184 <HAL_IncTick+0x24>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4413      	add	r3, r2
 8004170:	4a04      	ldr	r2, [pc, #16]	; (8004184 <HAL_IncTick+0x24>)
 8004172:	6013      	str	r3, [r2, #0]
}
 8004174:	bf00      	nop
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	2000000c 	.word	0x2000000c
 8004184:	200027ec 	.word	0x200027ec

08004188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  return uwTick;
 800418c:	4b03      	ldr	r3, [pc, #12]	; (800419c <HAL_GetTick+0x14>)
 800418e:	681b      	ldr	r3, [r3, #0]
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	200027ec 	.word	0x200027ec

080041a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041a8:	f7ff ffee 	bl	8004188 <HAL_GetTick>
 80041ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041b8:	d005      	beq.n	80041c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80041ba:	4b0a      	ldr	r3, [pc, #40]	; (80041e4 <HAL_Delay+0x44>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	461a      	mov	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	4413      	add	r3, r2
 80041c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80041c6:	bf00      	nop
 80041c8:	f7ff ffde 	bl	8004188 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d8f7      	bhi.n	80041c8 <HAL_Delay+0x28>
  {
  }
}
 80041d8:	bf00      	nop
 80041da:	bf00      	nop
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	2000000c 	.word	0x2000000c

080041e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	431a      	orrs	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	609a      	str	r2, [r3, #8]
}
 8004202:	bf00      	nop
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800420e:	b480      	push	{r7}
 8004210:	b083      	sub	sp, #12
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
 8004216:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	431a      	orrs	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	609a      	str	r2, [r3, #8]
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004244:	4618      	mov	r0, r3
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004250:	b480      	push	{r7}
 8004252:	b087      	sub	sp, #28
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
 800425c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	3360      	adds	r3, #96	; 0x60
 8004262:	461a      	mov	r2, r3
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	4413      	add	r3, r2
 800426a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4b08      	ldr	r3, [pc, #32]	; (8004294 <LL_ADC_SetOffset+0x44>)
 8004272:	4013      	ands	r3, r2
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800427a:	683a      	ldr	r2, [r7, #0]
 800427c:	430a      	orrs	r2, r1
 800427e:	4313      	orrs	r3, r2
 8004280:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004288:	bf00      	nop
 800428a:	371c      	adds	r7, #28
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	03fff000 	.word	0x03fff000

08004298 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	3360      	adds	r3, #96	; 0x60
 80042a6:	461a      	mov	r2, r3
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	4413      	add	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3714      	adds	r7, #20
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b087      	sub	sp, #28
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	3360      	adds	r3, #96	; 0x60
 80042d4:	461a      	mov	r2, r3
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	431a      	orrs	r2, r3
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80042ee:	bf00      	nop
 80042f0:	371c      	adds	r7, #28
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr

080042fa <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80042fa:	b480      	push	{r7}
 80042fc:	b087      	sub	sp, #28
 80042fe:	af00      	add	r7, sp, #0
 8004300:	60f8      	str	r0, [r7, #12]
 8004302:	60b9      	str	r1, [r7, #8]
 8004304:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	3330      	adds	r3, #48	; 0x30
 800430a:	461a      	mov	r2, r3
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	0a1b      	lsrs	r3, r3, #8
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	f003 030c 	and.w	r3, r3, #12
 8004316:	4413      	add	r3, r2
 8004318:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	f003 031f 	and.w	r3, r3, #31
 8004324:	211f      	movs	r1, #31
 8004326:	fa01 f303 	lsl.w	r3, r1, r3
 800432a:	43db      	mvns	r3, r3
 800432c:	401a      	ands	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	0e9b      	lsrs	r3, r3, #26
 8004332:	f003 011f 	and.w	r1, r3, #31
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	f003 031f 	and.w	r3, r3, #31
 800433c:	fa01 f303 	lsl.w	r3, r1, r3
 8004340:	431a      	orrs	r2, r3
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004346:	bf00      	nop
 8004348:	371c      	adds	r7, #28
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr

08004352 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004352:	b480      	push	{r7}
 8004354:	b087      	sub	sp, #28
 8004356:	af00      	add	r7, sp, #0
 8004358:	60f8      	str	r0, [r7, #12]
 800435a:	60b9      	str	r1, [r7, #8]
 800435c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	3314      	adds	r3, #20
 8004362:	461a      	mov	r2, r3
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	0e5b      	lsrs	r3, r3, #25
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	f003 0304 	and.w	r3, r3, #4
 800436e:	4413      	add	r3, r2
 8004370:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	0d1b      	lsrs	r3, r3, #20
 800437a:	f003 031f 	and.w	r3, r3, #31
 800437e:	2107      	movs	r1, #7
 8004380:	fa01 f303 	lsl.w	r3, r1, r3
 8004384:	43db      	mvns	r3, r3
 8004386:	401a      	ands	r2, r3
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	0d1b      	lsrs	r3, r3, #20
 800438c:	f003 031f 	and.w	r3, r3, #31
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	fa01 f303 	lsl.w	r3, r1, r3
 8004396:	431a      	orrs	r2, r3
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800439c:	bf00      	nop
 800439e:	371c      	adds	r7, #28
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b085      	sub	sp, #20
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043c0:	43db      	mvns	r3, r3
 80043c2:	401a      	ands	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f003 0318 	and.w	r3, r3, #24
 80043ca:	4908      	ldr	r1, [pc, #32]	; (80043ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80043cc:	40d9      	lsrs	r1, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	400b      	ands	r3, r1
 80043d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043d6:	431a      	orrs	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80043de:	bf00      	nop
 80043e0:	3714      	adds	r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	0007ffff 	.word	0x0007ffff

080043f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004400:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6093      	str	r3, [r2, #8]
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004424:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004428:	d101      	bne.n	800442e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800442a:	2301      	movs	r3, #1
 800442c:	e000      	b.n	8004430 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800444c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004450:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004474:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004478:	d101      	bne.n	800447e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800447a:	2301      	movs	r3, #1
 800447c:	e000      	b.n	8004480 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f003 0301 	and.w	r3, r3, #1
 800449c:	2b01      	cmp	r3, #1
 800449e:	d101      	bne.n	80044a4 <LL_ADC_IsEnabled+0x18>
 80044a0:	2301      	movs	r3, #1
 80044a2:	e000      	b.n	80044a6 <LL_ADC_IsEnabled+0x1a>
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80044b2:	b480      	push	{r7}
 80044b4:	b083      	sub	sp, #12
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	d101      	bne.n	80044ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80044c6:	2301      	movs	r3, #1
 80044c8:	e000      	b.n	80044cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80044ca:	2300      	movs	r3, #0
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f003 0308 	and.w	r3, r3, #8
 80044e8:	2b08      	cmp	r3, #8
 80044ea:	d101      	bne.n	80044f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80044ec:	2301      	movs	r3, #1
 80044ee:	e000      	b.n	80044f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	370c      	adds	r7, #12
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
	...

08004500 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004508:	2300      	movs	r3, #0
 800450a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800450c:	2300      	movs	r3, #0
 800450e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e12c      	b.n	8004774 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004524:	2b00      	cmp	r3, #0
 8004526:	d109      	bne.n	800453c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f7ff fa63 	bl	80039f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4618      	mov	r0, r3
 8004542:	f7ff ff67 	bl	8004414 <LL_ADC_IsDeepPowerDownEnabled>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d004      	beq.n	8004556 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff ff4d 	bl	80043f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4618      	mov	r0, r3
 800455c:	f7ff ff82 	bl	8004464 <LL_ADC_IsInternalRegulatorEnabled>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d115      	bne.n	8004592 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4618      	mov	r0, r3
 800456c:	f7ff ff66 	bl	800443c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004570:	4b82      	ldr	r3, [pc, #520]	; (800477c <HAL_ADC_Init+0x27c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	099b      	lsrs	r3, r3, #6
 8004576:	4a82      	ldr	r2, [pc, #520]	; (8004780 <HAL_ADC_Init+0x280>)
 8004578:	fba2 2303 	umull	r2, r3, r2, r3
 800457c:	099b      	lsrs	r3, r3, #6
 800457e:	3301      	adds	r3, #1
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004584:	e002      	b.n	800458c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	3b01      	subs	r3, #1
 800458a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1f9      	bne.n	8004586 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4618      	mov	r0, r3
 8004598:	f7ff ff64 	bl	8004464 <LL_ADC_IsInternalRegulatorEnabled>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10d      	bne.n	80045be <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a6:	f043 0210 	orr.w	r2, r3, #16
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b2:	f043 0201 	orr.w	r2, r3, #1
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7ff ff75 	bl	80044b2 <LL_ADC_REG_IsConversionOngoing>
 80045c8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ce:	f003 0310 	and.w	r3, r3, #16
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	f040 80c5 	bne.w	8004762 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f040 80c1 	bne.w	8004762 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045e4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80045e8:	f043 0202 	orr.w	r2, r3, #2
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4618      	mov	r0, r3
 80045f6:	f7ff ff49 	bl	800448c <LL_ADC_IsEnabled>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10b      	bne.n	8004618 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004600:	4860      	ldr	r0, [pc, #384]	; (8004784 <HAL_ADC_Init+0x284>)
 8004602:	f7ff ff43 	bl	800448c <LL_ADC_IsEnabled>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d105      	bne.n	8004618 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	4619      	mov	r1, r3
 8004612:	485d      	ldr	r0, [pc, #372]	; (8004788 <HAL_ADC_Init+0x288>)
 8004614:	f7ff fde8 	bl	80041e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	7e5b      	ldrb	r3, [r3, #25]
 800461c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004622:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004628:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800462e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004636:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004638:	4313      	orrs	r3, r2
 800463a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d106      	bne.n	8004654 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464a:	3b01      	subs	r3, #1
 800464c:	045b      	lsls	r3, r3, #17
 800464e:	69ba      	ldr	r2, [r7, #24]
 8004650:	4313      	orrs	r3, r2
 8004652:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004658:	2b00      	cmp	r3, #0
 800465a:	d009      	beq.n	8004670 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004660:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004668:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800466a:	69ba      	ldr	r2, [r7, #24]
 800466c:	4313      	orrs	r3, r2
 800466e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68da      	ldr	r2, [r3, #12]
 8004676:	4b45      	ldr	r3, [pc, #276]	; (800478c <HAL_ADC_Init+0x28c>)
 8004678:	4013      	ands	r3, r2
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	6812      	ldr	r2, [r2, #0]
 800467e:	69b9      	ldr	r1, [r7, #24]
 8004680:	430b      	orrs	r3, r1
 8004682:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4618      	mov	r0, r3
 800468a:	f7ff ff12 	bl	80044b2 <LL_ADC_REG_IsConversionOngoing>
 800468e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f7ff ff1f 	bl	80044d8 <LL_ADC_INJ_IsConversionOngoing>
 800469a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d13d      	bne.n	800471e <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d13a      	bne.n	800471e <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80046ac:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80046b4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80046b6:	4313      	orrs	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046c4:	f023 0302 	bic.w	r3, r3, #2
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6812      	ldr	r2, [r2, #0]
 80046cc:	69b9      	ldr	r1, [r7, #24]
 80046ce:	430b      	orrs	r3, r1
 80046d0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d118      	bne.n	800470e <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80046e6:	f023 0304 	bic.w	r3, r3, #4
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80046f2:	4311      	orrs	r1, r2
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80046f8:	4311      	orrs	r1, r2
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80046fe:	430a      	orrs	r2, r1
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0201 	orr.w	r2, r2, #1
 800470a:	611a      	str	r2, [r3, #16]
 800470c:	e007      	b.n	800471e <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	691a      	ldr	r2, [r3, #16]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 0201 	bic.w	r2, r2, #1
 800471c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d10c      	bne.n	8004740 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472c:	f023 010f 	bic.w	r1, r3, #15
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	69db      	ldr	r3, [r3, #28]
 8004734:	1e5a      	subs	r2, r3, #1
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	430a      	orrs	r2, r1
 800473c:	631a      	str	r2, [r3, #48]	; 0x30
 800473e:	e007      	b.n	8004750 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 020f 	bic.w	r2, r2, #15
 800474e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004754:	f023 0303 	bic.w	r3, r3, #3
 8004758:	f043 0201 	orr.w	r2, r3, #1
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	655a      	str	r2, [r3, #84]	; 0x54
 8004760:	e007      	b.n	8004772 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004766:	f043 0210 	orr.w	r2, r3, #16
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004772:	7ffb      	ldrb	r3, [r7, #31]
}
 8004774:	4618      	mov	r0, r3
 8004776:	3720      	adds	r7, #32
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	20000004 	.word	0x20000004
 8004780:	053e2d63 	.word	0x053e2d63
 8004784:	50040000 	.word	0x50040000
 8004788:	50040300 	.word	0x50040300
 800478c:	fff0c007 	.word	0xfff0c007

08004790 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b0b6      	sub	sp, #216	; 0xd8
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800479a:	2300      	movs	r3, #0
 800479c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80047a0:	2300      	movs	r3, #0
 80047a2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d101      	bne.n	80047b2 <HAL_ADC_ConfigChannel+0x22>
 80047ae:	2302      	movs	r3, #2
 80047b0:	e3b9      	b.n	8004f26 <HAL_ADC_ConfigChannel+0x796>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4618      	mov	r0, r3
 80047c0:	f7ff fe77 	bl	80044b2 <LL_ADC_REG_IsConversionOngoing>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	f040 839e 	bne.w	8004f08 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	2b05      	cmp	r3, #5
 80047d2:	d824      	bhi.n	800481e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	3b02      	subs	r3, #2
 80047da:	2b03      	cmp	r3, #3
 80047dc:	d81b      	bhi.n	8004816 <HAL_ADC_ConfigChannel+0x86>
 80047de:	a201      	add	r2, pc, #4	; (adr r2, 80047e4 <HAL_ADC_ConfigChannel+0x54>)
 80047e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e4:	080047f5 	.word	0x080047f5
 80047e8:	080047fd 	.word	0x080047fd
 80047ec:	08004805 	.word	0x08004805
 80047f0:	0800480d 	.word	0x0800480d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	220c      	movs	r2, #12
 80047f8:	605a      	str	r2, [r3, #4]
          break;
 80047fa:	e011      	b.n	8004820 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	2212      	movs	r2, #18
 8004800:	605a      	str	r2, [r3, #4]
          break;
 8004802:	e00d      	b.n	8004820 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	2218      	movs	r2, #24
 8004808:	605a      	str	r2, [r3, #4]
          break;
 800480a:	e009      	b.n	8004820 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004812:	605a      	str	r2, [r3, #4]
          break;
 8004814:	e004      	b.n	8004820 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2206      	movs	r2, #6
 800481a:	605a      	str	r2, [r3, #4]
          break;
 800481c:	e000      	b.n	8004820 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800481e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6818      	ldr	r0, [r3, #0]
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	6859      	ldr	r1, [r3, #4]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	461a      	mov	r2, r3
 800482e:	f7ff fd64 	bl	80042fa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4618      	mov	r0, r3
 8004838:	f7ff fe3b 	bl	80044b2 <LL_ADC_REG_IsConversionOngoing>
 800483c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff fe47 	bl	80044d8 <LL_ADC_INJ_IsConversionOngoing>
 800484a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800484e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004852:	2b00      	cmp	r3, #0
 8004854:	f040 81a6 	bne.w	8004ba4 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004858:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800485c:	2b00      	cmp	r3, #0
 800485e:	f040 81a1 	bne.w	8004ba4 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6818      	ldr	r0, [r3, #0]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	6819      	ldr	r1, [r3, #0]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	461a      	mov	r2, r3
 8004870:	f7ff fd6f 	bl	8004352 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	695a      	ldr	r2, [r3, #20]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	08db      	lsrs	r3, r3, #3
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	005b      	lsls	r3, r3, #1
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	2b04      	cmp	r3, #4
 8004894:	d00a      	beq.n	80048ac <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6818      	ldr	r0, [r3, #0]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6919      	ldr	r1, [r3, #16]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80048a6:	f7ff fcd3 	bl	8004250 <LL_ADC_SetOffset>
 80048aa:	e17b      	b.n	8004ba4 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2100      	movs	r1, #0
 80048b2:	4618      	mov	r0, r3
 80048b4:	f7ff fcf0 	bl	8004298 <LL_ADC_GetOffsetChannel>
 80048b8:	4603      	mov	r3, r0
 80048ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d10a      	bne.n	80048d8 <HAL_ADC_ConfigChannel+0x148>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2100      	movs	r1, #0
 80048c8:	4618      	mov	r0, r3
 80048ca:	f7ff fce5 	bl	8004298 <LL_ADC_GetOffsetChannel>
 80048ce:	4603      	mov	r3, r0
 80048d0:	0e9b      	lsrs	r3, r3, #26
 80048d2:	f003 021f 	and.w	r2, r3, #31
 80048d6:	e01e      	b.n	8004916 <HAL_ADC_ConfigChannel+0x186>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2100      	movs	r1, #0
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff fcda 	bl	8004298 <LL_ADC_GetOffsetChannel>
 80048e4:	4603      	mov	r3, r0
 80048e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80048ee:	fa93 f3a3 	rbit	r3, r3
 80048f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80048f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80048fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80048fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8004906:	2320      	movs	r3, #32
 8004908:	e004      	b.n	8004914 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800490a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800490e:	fab3 f383 	clz	r3, r3
 8004912:	b2db      	uxtb	r3, r3
 8004914:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800491e:	2b00      	cmp	r3, #0
 8004920:	d105      	bne.n	800492e <HAL_ADC_ConfigChannel+0x19e>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	0e9b      	lsrs	r3, r3, #26
 8004928:	f003 031f 	and.w	r3, r3, #31
 800492c:	e018      	b.n	8004960 <HAL_ADC_ConfigChannel+0x1d0>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004936:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800493a:	fa93 f3a3 	rbit	r3, r3
 800493e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004946:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800494a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8004952:	2320      	movs	r3, #32
 8004954:	e004      	b.n	8004960 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8004956:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800495a:	fab3 f383 	clz	r3, r3
 800495e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004960:	429a      	cmp	r2, r3
 8004962:	d106      	bne.n	8004972 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2200      	movs	r2, #0
 800496a:	2100      	movs	r1, #0
 800496c:	4618      	mov	r0, r3
 800496e:	f7ff fca9 	bl	80042c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2101      	movs	r1, #1
 8004978:	4618      	mov	r0, r3
 800497a:	f7ff fc8d 	bl	8004298 <LL_ADC_GetOffsetChannel>
 800497e:	4603      	mov	r3, r0
 8004980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10a      	bne.n	800499e <HAL_ADC_ConfigChannel+0x20e>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2101      	movs	r1, #1
 800498e:	4618      	mov	r0, r3
 8004990:	f7ff fc82 	bl	8004298 <LL_ADC_GetOffsetChannel>
 8004994:	4603      	mov	r3, r0
 8004996:	0e9b      	lsrs	r3, r3, #26
 8004998:	f003 021f 	and.w	r2, r3, #31
 800499c:	e01e      	b.n	80049dc <HAL_ADC_ConfigChannel+0x24c>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2101      	movs	r1, #1
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7ff fc77 	bl	8004298 <LL_ADC_GetOffsetChannel>
 80049aa:	4603      	mov	r3, r0
 80049ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80049b4:	fa93 f3a3 	rbit	r3, r3
 80049b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80049bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80049c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80049c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80049cc:	2320      	movs	r3, #32
 80049ce:	e004      	b.n	80049da <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80049d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80049d4:	fab3 f383 	clz	r3, r3
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d105      	bne.n	80049f4 <HAL_ADC_ConfigChannel+0x264>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	0e9b      	lsrs	r3, r3, #26
 80049ee:	f003 031f 	and.w	r3, r3, #31
 80049f2:	e018      	b.n	8004a26 <HAL_ADC_ConfigChannel+0x296>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a00:	fa93 f3a3 	rbit	r3, r3
 8004a04:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004a08:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004a0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004a10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d101      	bne.n	8004a1c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8004a18:	2320      	movs	r3, #32
 8004a1a:	e004      	b.n	8004a26 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8004a1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a20:	fab3 f383 	clz	r3, r3
 8004a24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d106      	bne.n	8004a38 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2101      	movs	r1, #1
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7ff fc46 	bl	80042c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2102      	movs	r1, #2
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7ff fc2a 	bl	8004298 <LL_ADC_GetOffsetChannel>
 8004a44:	4603      	mov	r3, r0
 8004a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d10a      	bne.n	8004a64 <HAL_ADC_ConfigChannel+0x2d4>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2102      	movs	r1, #2
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7ff fc1f 	bl	8004298 <LL_ADC_GetOffsetChannel>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	0e9b      	lsrs	r3, r3, #26
 8004a5e:	f003 021f 	and.w	r2, r3, #31
 8004a62:	e01e      	b.n	8004aa2 <HAL_ADC_ConfigChannel+0x312>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2102      	movs	r1, #2
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff fc14 	bl	8004298 <LL_ADC_GetOffsetChannel>
 8004a70:	4603      	mov	r3, r0
 8004a72:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a7a:	fa93 f3a3 	rbit	r3, r3
 8004a7e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004a82:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004a8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8004a92:	2320      	movs	r3, #32
 8004a94:	e004      	b.n	8004aa0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004a96:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a9a:	fab3 f383 	clz	r3, r3
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d105      	bne.n	8004aba <HAL_ADC_ConfigChannel+0x32a>
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	0e9b      	lsrs	r3, r3, #26
 8004ab4:	f003 031f 	and.w	r3, r3, #31
 8004ab8:	e016      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0x358>
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ac6:	fa93 f3a3 	rbit	r3, r3
 8004aca:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004acc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ace:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004ad2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8004ada:	2320      	movs	r3, #32
 8004adc:	e004      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8004ade:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ae2:	fab3 f383 	clz	r3, r3
 8004ae6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d106      	bne.n	8004afa <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2200      	movs	r2, #0
 8004af2:	2102      	movs	r1, #2
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7ff fbe5 	bl	80042c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2103      	movs	r1, #3
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7ff fbc9 	bl	8004298 <LL_ADC_GetOffsetChannel>
 8004b06:	4603      	mov	r3, r0
 8004b08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10a      	bne.n	8004b26 <HAL_ADC_ConfigChannel+0x396>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2103      	movs	r1, #3
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7ff fbbe 	bl	8004298 <LL_ADC_GetOffsetChannel>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	0e9b      	lsrs	r3, r3, #26
 8004b20:	f003 021f 	and.w	r2, r3, #31
 8004b24:	e017      	b.n	8004b56 <HAL_ADC_ConfigChannel+0x3c6>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2103      	movs	r1, #3
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7ff fbb3 	bl	8004298 <LL_ADC_GetOffsetChannel>
 8004b32:	4603      	mov	r3, r0
 8004b34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b38:	fa93 f3a3 	rbit	r3, r3
 8004b3c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004b3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b40:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004b42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d101      	bne.n	8004b4c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8004b48:	2320      	movs	r3, #32
 8004b4a:	e003      	b.n	8004b54 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8004b4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b4e:	fab3 f383 	clz	r3, r3
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d105      	bne.n	8004b6e <HAL_ADC_ConfigChannel+0x3de>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	0e9b      	lsrs	r3, r3, #26
 8004b68:	f003 031f 	and.w	r3, r3, #31
 8004b6c:	e011      	b.n	8004b92 <HAL_ADC_ConfigChannel+0x402>
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b76:	fa93 f3a3 	rbit	r3, r3
 8004b7a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004b7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b7e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8004b86:	2320      	movs	r3, #32
 8004b88:	e003      	b.n	8004b92 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8004b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b8c:	fab3 f383 	clz	r3, r3
 8004b90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d106      	bne.n	8004ba4 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	2103      	movs	r1, #3
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7ff fb90 	bl	80042c4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f7ff fc6f 	bl	800448c <LL_ADC_IsEnabled>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f040 813f 	bne.w	8004e34 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6818      	ldr	r0, [r3, #0]
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	6819      	ldr	r1, [r3, #0]
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	f7ff fbf0 	bl	80043a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	4a8e      	ldr	r2, [pc, #568]	; (8004e08 <HAL_ADC_ConfigChannel+0x678>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	f040 8130 	bne.w	8004e34 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d10b      	bne.n	8004bfc <HAL_ADC_ConfigChannel+0x46c>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	0e9b      	lsrs	r3, r3, #26
 8004bea:	3301      	adds	r3, #1
 8004bec:	f003 031f 	and.w	r3, r3, #31
 8004bf0:	2b09      	cmp	r3, #9
 8004bf2:	bf94      	ite	ls
 8004bf4:	2301      	movls	r3, #1
 8004bf6:	2300      	movhi	r3, #0
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	e019      	b.n	8004c30 <HAL_ADC_ConfigChannel+0x4a0>
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c04:	fa93 f3a3 	rbit	r3, r3
 8004c08:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004c0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c0c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004c0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d101      	bne.n	8004c18 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004c14:	2320      	movs	r3, #32
 8004c16:	e003      	b.n	8004c20 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004c18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c1a:	fab3 f383 	clz	r3, r3
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	3301      	adds	r3, #1
 8004c22:	f003 031f 	and.w	r3, r3, #31
 8004c26:	2b09      	cmp	r3, #9
 8004c28:	bf94      	ite	ls
 8004c2a:	2301      	movls	r3, #1
 8004c2c:	2300      	movhi	r3, #0
 8004c2e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d079      	beq.n	8004d28 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d107      	bne.n	8004c50 <HAL_ADC_ConfigChannel+0x4c0>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	0e9b      	lsrs	r3, r3, #26
 8004c46:	3301      	adds	r3, #1
 8004c48:	069b      	lsls	r3, r3, #26
 8004c4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c4e:	e015      	b.n	8004c7c <HAL_ADC_ConfigChannel+0x4ec>
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c58:	fa93 f3a3 	rbit	r3, r3
 8004c5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004c5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c60:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004c62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8004c68:	2320      	movs	r3, #32
 8004c6a:	e003      	b.n	8004c74 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8004c6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c6e:	fab3 f383 	clz	r3, r3
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	3301      	adds	r3, #1
 8004c76:	069b      	lsls	r3, r3, #26
 8004c78:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d109      	bne.n	8004c9c <HAL_ADC_ConfigChannel+0x50c>
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	0e9b      	lsrs	r3, r3, #26
 8004c8e:	3301      	adds	r3, #1
 8004c90:	f003 031f 	and.w	r3, r3, #31
 8004c94:	2101      	movs	r1, #1
 8004c96:	fa01 f303 	lsl.w	r3, r1, r3
 8004c9a:	e017      	b.n	8004ccc <HAL_ADC_ConfigChannel+0x53c>
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ca4:	fa93 f3a3 	rbit	r3, r3
 8004ca8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004caa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cac:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004cae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d101      	bne.n	8004cb8 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8004cb4:	2320      	movs	r3, #32
 8004cb6:	e003      	b.n	8004cc0 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8004cb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cba:	fab3 f383 	clz	r3, r3
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	f003 031f 	and.w	r3, r3, #31
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004ccc:	ea42 0103 	orr.w	r1, r2, r3
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d10a      	bne.n	8004cf2 <HAL_ADC_ConfigChannel+0x562>
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	0e9b      	lsrs	r3, r3, #26
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	f003 021f 	and.w	r2, r3, #31
 8004ce8:	4613      	mov	r3, r2
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	4413      	add	r3, r2
 8004cee:	051b      	lsls	r3, r3, #20
 8004cf0:	e018      	b.n	8004d24 <HAL_ADC_ConfigChannel+0x594>
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cfa:	fa93 f3a3 	rbit	r3, r3
 8004cfe:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d02:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8004d0a:	2320      	movs	r3, #32
 8004d0c:	e003      	b.n	8004d16 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8004d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d10:	fab3 f383 	clz	r3, r3
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	3301      	adds	r3, #1
 8004d18:	f003 021f 	and.w	r2, r3, #31
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	005b      	lsls	r3, r3, #1
 8004d20:	4413      	add	r3, r2
 8004d22:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d24:	430b      	orrs	r3, r1
 8004d26:	e080      	b.n	8004e2a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d107      	bne.n	8004d44 <HAL_ADC_ConfigChannel+0x5b4>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	0e9b      	lsrs	r3, r3, #26
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	069b      	lsls	r3, r3, #26
 8004d3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004d42:	e015      	b.n	8004d70 <HAL_ADC_ConfigChannel+0x5e0>
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4c:	fa93 f3a3 	rbit	r3, r3
 8004d50:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d54:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d101      	bne.n	8004d60 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8004d5c:	2320      	movs	r3, #32
 8004d5e:	e003      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8004d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d62:	fab3 f383 	clz	r3, r3
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	3301      	adds	r3, #1
 8004d6a:	069b      	lsls	r3, r3, #26
 8004d6c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d109      	bne.n	8004d90 <HAL_ADC_ConfigChannel+0x600>
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	0e9b      	lsrs	r3, r3, #26
 8004d82:	3301      	adds	r3, #1
 8004d84:	f003 031f 	and.w	r3, r3, #31
 8004d88:	2101      	movs	r1, #1
 8004d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d8e:	e017      	b.n	8004dc0 <HAL_ADC_ConfigChannel+0x630>
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d96:	6a3b      	ldr	r3, [r7, #32]
 8004d98:	fa93 f3a3 	rbit	r3, r3
 8004d9c:	61fb      	str	r3, [r7, #28]
  return result;
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8004da8:	2320      	movs	r3, #32
 8004daa:	e003      	b.n	8004db4 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dae:	fab3 f383 	clz	r3, r3
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	3301      	adds	r3, #1
 8004db6:	f003 031f 	and.w	r3, r3, #31
 8004dba:	2101      	movs	r1, #1
 8004dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8004dc0:	ea42 0103 	orr.w	r1, r2, r3
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10d      	bne.n	8004dec <HAL_ADC_ConfigChannel+0x65c>
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	0e9b      	lsrs	r3, r3, #26
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	f003 021f 	and.w	r2, r3, #31
 8004ddc:	4613      	mov	r3, r2
 8004dde:	005b      	lsls	r3, r3, #1
 8004de0:	4413      	add	r3, r2
 8004de2:	3b1e      	subs	r3, #30
 8004de4:	051b      	lsls	r3, r3, #20
 8004de6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004dea:	e01d      	b.n	8004e28 <HAL_ADC_ConfigChannel+0x698>
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	fa93 f3a3 	rbit	r3, r3
 8004df8:	613b      	str	r3, [r7, #16]
  return result;
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d103      	bne.n	8004e0c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004e04:	2320      	movs	r3, #32
 8004e06:	e005      	b.n	8004e14 <HAL_ADC_ConfigChannel+0x684>
 8004e08:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	fab3 f383 	clz	r3, r3
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	3301      	adds	r3, #1
 8004e16:	f003 021f 	and.w	r2, r3, #31
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	4413      	add	r3, r2
 8004e20:	3b1e      	subs	r3, #30
 8004e22:	051b      	lsls	r3, r3, #20
 8004e24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e28:	430b      	orrs	r3, r1
 8004e2a:	683a      	ldr	r2, [r7, #0]
 8004e2c:	6892      	ldr	r2, [r2, #8]
 8004e2e:	4619      	mov	r1, r3
 8004e30:	f7ff fa8f 	bl	8004352 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	4b3d      	ldr	r3, [pc, #244]	; (8004f30 <HAL_ADC_ConfigChannel+0x7a0>)
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d06c      	beq.n	8004f1a <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e40:	483c      	ldr	r0, [pc, #240]	; (8004f34 <HAL_ADC_ConfigChannel+0x7a4>)
 8004e42:	f7ff f9f7 	bl	8004234 <LL_ADC_GetCommonPathInternalCh>
 8004e46:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a3a      	ldr	r2, [pc, #232]	; (8004f38 <HAL_ADC_ConfigChannel+0x7a8>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d127      	bne.n	8004ea4 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004e54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d121      	bne.n	8004ea4 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a35      	ldr	r2, [pc, #212]	; (8004f3c <HAL_ADC_ConfigChannel+0x7ac>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d157      	bne.n	8004f1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004e72:	4619      	mov	r1, r3
 8004e74:	482f      	ldr	r0, [pc, #188]	; (8004f34 <HAL_ADC_ConfigChannel+0x7a4>)
 8004e76:	f7ff f9ca 	bl	800420e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e7a:	4b31      	ldr	r3, [pc, #196]	; (8004f40 <HAL_ADC_ConfigChannel+0x7b0>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	099b      	lsrs	r3, r3, #6
 8004e80:	4a30      	ldr	r2, [pc, #192]	; (8004f44 <HAL_ADC_ConfigChannel+0x7b4>)
 8004e82:	fba2 2303 	umull	r2, r3, r2, r3
 8004e86:	099b      	lsrs	r3, r3, #6
 8004e88:	1c5a      	adds	r2, r3, #1
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	005b      	lsls	r3, r3, #1
 8004e8e:	4413      	add	r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e94:	e002      	b.n	8004e9c <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	3b01      	subs	r3, #1
 8004e9a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1f9      	bne.n	8004e96 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ea2:	e03a      	b.n	8004f1a <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a27      	ldr	r2, [pc, #156]	; (8004f48 <HAL_ADC_ConfigChannel+0x7b8>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d113      	bne.n	8004ed6 <HAL_ADC_ConfigChannel+0x746>
 8004eae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004eb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10d      	bne.n	8004ed6 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a1f      	ldr	r2, [pc, #124]	; (8004f3c <HAL_ADC_ConfigChannel+0x7ac>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d12a      	bne.n	8004f1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ec4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004ec8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4819      	ldr	r0, [pc, #100]	; (8004f34 <HAL_ADC_ConfigChannel+0x7a4>)
 8004ed0:	f7ff f99d 	bl	800420e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ed4:	e021      	b.n	8004f1a <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a1c      	ldr	r2, [pc, #112]	; (8004f4c <HAL_ADC_ConfigChannel+0x7bc>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d11c      	bne.n	8004f1a <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ee0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004ee4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d116      	bne.n	8004f1a <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a12      	ldr	r2, [pc, #72]	; (8004f3c <HAL_ADC_ConfigChannel+0x7ac>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d111      	bne.n	8004f1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ef6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004efa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004efe:	4619      	mov	r1, r3
 8004f00:	480c      	ldr	r0, [pc, #48]	; (8004f34 <HAL_ADC_ConfigChannel+0x7a4>)
 8004f02:	f7ff f984 	bl	800420e <LL_ADC_SetCommonPathInternalCh>
 8004f06:	e008      	b.n	8004f1a <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0c:	f043 0220 	orr.w	r2, r3, #32
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004f22:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	37d8      	adds	r7, #216	; 0xd8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	80080000 	.word	0x80080000
 8004f34:	50040300 	.word	0x50040300
 8004f38:	c7520000 	.word	0xc7520000
 8004f3c:	50040000 	.word	0x50040000
 8004f40:	20000004 	.word	0x20000004
 8004f44:	053e2d63 	.word	0x053e2d63
 8004f48:	cb840000 	.word	0xcb840000
 8004f4c:	80000001 	.word	0x80000001

08004f50 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e0ed      	b.n	800513e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d102      	bne.n	8004f74 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7fe fda4 	bl	8003abc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f042 0201 	orr.w	r2, r2, #1
 8004f82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f84:	f7ff f900 	bl	8004188 <HAL_GetTick>
 8004f88:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004f8a:	e012      	b.n	8004fb2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004f8c:	f7ff f8fc 	bl	8004188 <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	2b0a      	cmp	r3, #10
 8004f98:	d90b      	bls.n	8004fb2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2205      	movs	r2, #5
 8004faa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e0c5      	b.n	800513e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d0e5      	beq.n	8004f8c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f022 0202 	bic.w	r2, r2, #2
 8004fce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fd0:	f7ff f8da 	bl	8004188 <HAL_GetTick>
 8004fd4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004fd6:	e012      	b.n	8004ffe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004fd8:	f7ff f8d6 	bl	8004188 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b0a      	cmp	r3, #10
 8004fe4:	d90b      	bls.n	8004ffe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2205      	movs	r2, #5
 8004ff6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e09f      	b.n	800513e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1e5      	bne.n	8004fd8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	7e1b      	ldrb	r3, [r3, #24]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d108      	bne.n	8005026 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005022:	601a      	str	r2, [r3, #0]
 8005024:	e007      	b.n	8005036 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005034:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	7e5b      	ldrb	r3, [r3, #25]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d108      	bne.n	8005050 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800504c:	601a      	str	r2, [r3, #0]
 800504e:	e007      	b.n	8005060 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800505e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	7e9b      	ldrb	r3, [r3, #26]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d108      	bne.n	800507a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f042 0220 	orr.w	r2, r2, #32
 8005076:	601a      	str	r2, [r3, #0]
 8005078:	e007      	b.n	800508a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f022 0220 	bic.w	r2, r2, #32
 8005088:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	7edb      	ldrb	r3, [r3, #27]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d108      	bne.n	80050a4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f022 0210 	bic.w	r2, r2, #16
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	e007      	b.n	80050b4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0210 	orr.w	r2, r2, #16
 80050b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	7f1b      	ldrb	r3, [r3, #28]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d108      	bne.n	80050ce <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0208 	orr.w	r2, r2, #8
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	e007      	b.n	80050de <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 0208 	bic.w	r2, r2, #8
 80050dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	7f5b      	ldrb	r3, [r3, #29]
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d108      	bne.n	80050f8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f042 0204 	orr.w	r2, r2, #4
 80050f4:	601a      	str	r2, [r3, #0]
 80050f6:	e007      	b.n	8005108 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 0204 	bic.w	r2, r2, #4
 8005106:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	431a      	orrs	r2, r3
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	ea42 0103 	orr.w	r1, r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	1e5a      	subs	r2, r3, #1
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	430a      	orrs	r2, r1
 800512c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b08a      	sub	sp, #40	; 0x28
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800514e:	2300      	movs	r3, #0
 8005150:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	695b      	ldr	r3, [r3, #20]
 8005158:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	f003 0301 	and.w	r3, r3, #1
 8005188:	2b00      	cmp	r3, #0
 800518a:	d07c      	beq.n	8005286 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	d023      	beq.n	80051de <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2201      	movs	r2, #1
 800519c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d003      	beq.n	80051b0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 f983 	bl	80054b4 <HAL_CAN_TxMailbox0CompleteCallback>
 80051ae:	e016      	b.n	80051de <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	f003 0304 	and.w	r3, r3, #4
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d004      	beq.n	80051c4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80051ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80051c0:	627b      	str	r3, [r7, #36]	; 0x24
 80051c2:	e00c      	b.n	80051de <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d004      	beq.n	80051d8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80051ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80051d4:	627b      	str	r3, [r7, #36]	; 0x24
 80051d6:	e002      	b.n	80051de <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 f989 	bl	80054f0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d024      	beq.n	8005232 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051f0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f000 f963 	bl	80054c8 <HAL_CAN_TxMailbox1CompleteCallback>
 8005202:	e016      	b.n	8005232 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800520a:	2b00      	cmp	r3, #0
 800520c:	d004      	beq.n	8005218 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800520e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005210:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005214:	627b      	str	r3, [r7, #36]	; 0x24
 8005216:	e00c      	b.n	8005232 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800521e:	2b00      	cmp	r3, #0
 8005220:	d004      	beq.n	800522c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005224:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005228:	627b      	str	r3, [r7, #36]	; 0x24
 800522a:	e002      	b.n	8005232 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 f969 	bl	8005504 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d024      	beq.n	8005286 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005244:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f943 	bl	80054dc <HAL_CAN_TxMailbox2CompleteCallback>
 8005256:	e016      	b.n	8005286 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d004      	beq.n	800526c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005264:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005268:	627b      	str	r3, [r7, #36]	; 0x24
 800526a:	e00c      	b.n	8005286 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800526c:	69bb      	ldr	r3, [r7, #24]
 800526e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d004      	beq.n	8005280 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800527c:	627b      	str	r3, [r7, #36]	; 0x24
 800527e:	e002      	b.n	8005286 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 f949 	bl	8005518 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005286:	6a3b      	ldr	r3, [r7, #32]
 8005288:	f003 0308 	and.w	r3, r3, #8
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00c      	beq.n	80052aa <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f003 0310 	and.w	r3, r3, #16
 8005296:	2b00      	cmp	r3, #0
 8005298:	d007      	beq.n	80052aa <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800529a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052a0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2210      	movs	r2, #16
 80052a8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	f003 0304 	and.w	r3, r3, #4
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00b      	beq.n	80052cc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	f003 0308 	and.w	r3, r3, #8
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d006      	beq.n	80052cc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2208      	movs	r2, #8
 80052c4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 f93a 	bl	8005540 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80052cc:	6a3b      	ldr	r3, [r7, #32]
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d009      	beq.n	80052ea <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	f003 0303 	and.w	r3, r3, #3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d002      	beq.n	80052ea <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f921 	bl	800552c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80052ea:	6a3b      	ldr	r3, [r7, #32]
 80052ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00c      	beq.n	800530e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	f003 0310 	and.w	r3, r3, #16
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d007      	beq.n	800530e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80052fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005300:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005304:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2210      	movs	r2, #16
 800530c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800530e:	6a3b      	ldr	r3, [r7, #32]
 8005310:	f003 0320 	and.w	r3, r3, #32
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00b      	beq.n	8005330 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	f003 0308 	and.w	r3, r3, #8
 800531e:	2b00      	cmp	r3, #0
 8005320:	d006      	beq.n	8005330 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2208      	movs	r2, #8
 8005328:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f91c 	bl	8005568 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005330:	6a3b      	ldr	r3, [r7, #32]
 8005332:	f003 0310 	and.w	r3, r3, #16
 8005336:	2b00      	cmp	r3, #0
 8005338:	d009      	beq.n	800534e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	f003 0303 	and.w	r3, r3, #3
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f903 	bl	8005554 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800534e:	6a3b      	ldr	r3, [r7, #32]
 8005350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00b      	beq.n	8005370 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	f003 0310 	and.w	r3, r3, #16
 800535e:	2b00      	cmp	r3, #0
 8005360:	d006      	beq.n	8005370 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2210      	movs	r2, #16
 8005368:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 f906 	bl	800557c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00b      	beq.n	8005392 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	f003 0308 	and.w	r3, r3, #8
 8005380:	2b00      	cmp	r3, #0
 8005382:	d006      	beq.n	8005392 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2208      	movs	r2, #8
 800538a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f8ff 	bl	8005590 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d07b      	beq.n	8005494 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	f003 0304 	and.w	r3, r3, #4
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d072      	beq.n	800548c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80053a6:	6a3b      	ldr	r3, [r7, #32]
 80053a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d008      	beq.n	80053c2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80053ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053bc:	f043 0301 	orr.w	r3, r3, #1
 80053c0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80053c2:	6a3b      	ldr	r3, [r7, #32]
 80053c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d008      	beq.n	80053de <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d003      	beq.n	80053de <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80053d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d8:	f043 0302 	orr.w	r3, r3, #2
 80053dc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d008      	beq.n	80053fa <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d003      	beq.n	80053fa <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80053f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f4:	f043 0304 	orr.w	r3, r3, #4
 80053f8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80053fa:	6a3b      	ldr	r3, [r7, #32]
 80053fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005400:	2b00      	cmp	r3, #0
 8005402:	d043      	beq.n	800548c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800540a:	2b00      	cmp	r3, #0
 800540c:	d03e      	beq.n	800548c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005414:	2b60      	cmp	r3, #96	; 0x60
 8005416:	d02b      	beq.n	8005470 <HAL_CAN_IRQHandler+0x32a>
 8005418:	2b60      	cmp	r3, #96	; 0x60
 800541a:	d82e      	bhi.n	800547a <HAL_CAN_IRQHandler+0x334>
 800541c:	2b50      	cmp	r3, #80	; 0x50
 800541e:	d022      	beq.n	8005466 <HAL_CAN_IRQHandler+0x320>
 8005420:	2b50      	cmp	r3, #80	; 0x50
 8005422:	d82a      	bhi.n	800547a <HAL_CAN_IRQHandler+0x334>
 8005424:	2b40      	cmp	r3, #64	; 0x40
 8005426:	d019      	beq.n	800545c <HAL_CAN_IRQHandler+0x316>
 8005428:	2b40      	cmp	r3, #64	; 0x40
 800542a:	d826      	bhi.n	800547a <HAL_CAN_IRQHandler+0x334>
 800542c:	2b30      	cmp	r3, #48	; 0x30
 800542e:	d010      	beq.n	8005452 <HAL_CAN_IRQHandler+0x30c>
 8005430:	2b30      	cmp	r3, #48	; 0x30
 8005432:	d822      	bhi.n	800547a <HAL_CAN_IRQHandler+0x334>
 8005434:	2b10      	cmp	r3, #16
 8005436:	d002      	beq.n	800543e <HAL_CAN_IRQHandler+0x2f8>
 8005438:	2b20      	cmp	r3, #32
 800543a:	d005      	beq.n	8005448 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800543c:	e01d      	b.n	800547a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800543e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005440:	f043 0308 	orr.w	r3, r3, #8
 8005444:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005446:	e019      	b.n	800547c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544a:	f043 0310 	orr.w	r3, r3, #16
 800544e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005450:	e014      	b.n	800547c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005454:	f043 0320 	orr.w	r3, r3, #32
 8005458:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800545a:	e00f      	b.n	800547c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800545c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005462:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005464:	e00a      	b.n	800547c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800546c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800546e:	e005      	b.n	800547c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005472:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005476:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005478:	e000      	b.n	800547c <HAL_CAN_IRQHandler+0x336>
            break;
 800547a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699a      	ldr	r2, [r3, #24]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800548a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2204      	movs	r2, #4
 8005492:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005496:	2b00      	cmp	r3, #0
 8005498:	d008      	beq.n	80054ac <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800549e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a0:	431a      	orrs	r2, r3
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f87c 	bl	80055a4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80054ac:	bf00      	nop
 80054ae:	3728      	adds	r7, #40	; 0x28
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8005534:	bf00      	nop
 8005536:	370c      	adds	r7, #12
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr

08005540 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f003 0307 	and.w	r3, r3, #7
 80055c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055c8:	4b0c      	ldr	r3, [pc, #48]	; (80055fc <__NVIC_SetPriorityGrouping+0x44>)
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055ce:	68ba      	ldr	r2, [r7, #8]
 80055d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055d4:	4013      	ands	r3, r2
 80055d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80055e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80055e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055ea:	4a04      	ldr	r2, [pc, #16]	; (80055fc <__NVIC_SetPriorityGrouping+0x44>)
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	60d3      	str	r3, [r2, #12]
}
 80055f0:	bf00      	nop
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr
 80055fc:	e000ed00 	.word	0xe000ed00

08005600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005600:	b480      	push	{r7}
 8005602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005604:	4b04      	ldr	r3, [pc, #16]	; (8005618 <__NVIC_GetPriorityGrouping+0x18>)
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	0a1b      	lsrs	r3, r3, #8
 800560a:	f003 0307 	and.w	r3, r3, #7
}
 800560e:	4618      	mov	r0, r3
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr
 8005618:	e000ed00 	.word	0xe000ed00

0800561c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800561c:	b480      	push	{r7}
 800561e:	b083      	sub	sp, #12
 8005620:	af00      	add	r7, sp, #0
 8005622:	4603      	mov	r3, r0
 8005624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800562a:	2b00      	cmp	r3, #0
 800562c:	db0b      	blt.n	8005646 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800562e:	79fb      	ldrb	r3, [r7, #7]
 8005630:	f003 021f 	and.w	r2, r3, #31
 8005634:	4907      	ldr	r1, [pc, #28]	; (8005654 <__NVIC_EnableIRQ+0x38>)
 8005636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800563a:	095b      	lsrs	r3, r3, #5
 800563c:	2001      	movs	r0, #1
 800563e:	fa00 f202 	lsl.w	r2, r0, r2
 8005642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005646:	bf00      	nop
 8005648:	370c      	adds	r7, #12
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	e000e100 	.word	0xe000e100

08005658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	4603      	mov	r3, r0
 8005660:	6039      	str	r1, [r7, #0]
 8005662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005668:	2b00      	cmp	r3, #0
 800566a:	db0a      	blt.n	8005682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	b2da      	uxtb	r2, r3
 8005670:	490c      	ldr	r1, [pc, #48]	; (80056a4 <__NVIC_SetPriority+0x4c>)
 8005672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005676:	0112      	lsls	r2, r2, #4
 8005678:	b2d2      	uxtb	r2, r2
 800567a:	440b      	add	r3, r1
 800567c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005680:	e00a      	b.n	8005698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	b2da      	uxtb	r2, r3
 8005686:	4908      	ldr	r1, [pc, #32]	; (80056a8 <__NVIC_SetPriority+0x50>)
 8005688:	79fb      	ldrb	r3, [r7, #7]
 800568a:	f003 030f 	and.w	r3, r3, #15
 800568e:	3b04      	subs	r3, #4
 8005690:	0112      	lsls	r2, r2, #4
 8005692:	b2d2      	uxtb	r2, r2
 8005694:	440b      	add	r3, r1
 8005696:	761a      	strb	r2, [r3, #24]
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr
 80056a4:	e000e100 	.word	0xe000e100
 80056a8:	e000ed00 	.word	0xe000ed00

080056ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b089      	sub	sp, #36	; 0x24
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f003 0307 	and.w	r3, r3, #7
 80056be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	f1c3 0307 	rsb	r3, r3, #7
 80056c6:	2b04      	cmp	r3, #4
 80056c8:	bf28      	it	cs
 80056ca:	2304      	movcs	r3, #4
 80056cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	3304      	adds	r3, #4
 80056d2:	2b06      	cmp	r3, #6
 80056d4:	d902      	bls.n	80056dc <NVIC_EncodePriority+0x30>
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	3b03      	subs	r3, #3
 80056da:	e000      	b.n	80056de <NVIC_EncodePriority+0x32>
 80056dc:	2300      	movs	r3, #0
 80056de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ea:	43da      	mvns	r2, r3
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	401a      	ands	r2, r3
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	fa01 f303 	lsl.w	r3, r1, r3
 80056fe:	43d9      	mvns	r1, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005704:	4313      	orrs	r3, r2
         );
}
 8005706:	4618      	mov	r0, r3
 8005708:	3724      	adds	r7, #36	; 0x24
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr

08005712 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b082      	sub	sp, #8
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f7ff ff4c 	bl	80055b8 <__NVIC_SetPriorityGrouping>
}
 8005720:	bf00      	nop
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b086      	sub	sp, #24
 800572c:	af00      	add	r7, sp, #0
 800572e:	4603      	mov	r3, r0
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	607a      	str	r2, [r7, #4]
 8005734:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005736:	2300      	movs	r3, #0
 8005738:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800573a:	f7ff ff61 	bl	8005600 <__NVIC_GetPriorityGrouping>
 800573e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	68b9      	ldr	r1, [r7, #8]
 8005744:	6978      	ldr	r0, [r7, #20]
 8005746:	f7ff ffb1 	bl	80056ac <NVIC_EncodePriority>
 800574a:	4602      	mov	r2, r0
 800574c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005750:	4611      	mov	r1, r2
 8005752:	4618      	mov	r0, r3
 8005754:	f7ff ff80 	bl	8005658 <__NVIC_SetPriority>
}
 8005758:	bf00      	nop
 800575a:	3718      	adds	r7, #24
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	4603      	mov	r3, r0
 8005768:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800576a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800576e:	4618      	mov	r0, r3
 8005770:	f7ff ff54 	bl	800561c <__NVIC_EnableIRQ>
}
 8005774:	bf00      	nop
 8005776:	3708      	adds	r7, #8
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b082      	sub	sp, #8
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d101      	bne.n	800578e <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e014      	b.n	80057b8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	791b      	ldrb	r3, [r3, #4]
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	d105      	bne.n	80057a4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7fe f9f2 	bl	8003b88 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3708      	adds	r7, #8
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	795b      	ldrb	r3, [r3, #5]
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d101      	bne.n	80057d6 <HAL_DAC_Start+0x16>
 80057d2:	2302      	movs	r3, #2
 80057d4:	e03b      	b.n	800584e <HAL_DAC_Start+0x8e>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2202      	movs	r2, #2
 80057e0:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	6819      	ldr	r1, [r3, #0]
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	f003 0310 	and.w	r3, r3, #16
 80057ee:	2201      	movs	r2, #1
 80057f0:	409a      	lsls	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d10f      	bne.n	8005820 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800580a:	2b04      	cmp	r3, #4
 800580c:	d118      	bne.n	8005840 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f042 0201 	orr.w	r2, r2, #1
 800581c:	605a      	str	r2, [r3, #4]
 800581e:	e00f      	b.n	8005840 <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800582a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800582e:	d107      	bne.n	8005840 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685a      	ldr	r2, [r3, #4]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 0202 	orr.w	r2, r2, #2
 800583e:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	370c      	adds	r7, #12
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
	...

0800585c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
 8005868:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	795b      	ldrb	r3, [r3, #5]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d101      	bne.n	800587a <HAL_DAC_Start_DMA+0x1e>
 8005876:	2302      	movs	r3, #2
 8005878:	e0ab      	b.n	80059d2 <HAL_DAC_Start_DMA+0x176>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2201      	movs	r2, #1
 800587e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2202      	movs	r2, #2
 8005884:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d12f      	bne.n	80058ec <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	4a52      	ldr	r2, [pc, #328]	; (80059dc <HAL_DAC_Start_DMA+0x180>)
 8005892:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	4a51      	ldr	r2, [pc, #324]	; (80059e0 <HAL_DAC_Start_DMA+0x184>)
 800589a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	4a50      	ldr	r2, [pc, #320]	; (80059e4 <HAL_DAC_Start_DMA+0x188>)
 80058a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058b2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80058b4:	6a3b      	ldr	r3, [r7, #32]
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d013      	beq.n	80058e2 <HAL_DAC_Start_DMA+0x86>
 80058ba:	6a3b      	ldr	r3, [r7, #32]
 80058bc:	2b08      	cmp	r3, #8
 80058be:	d845      	bhi.n	800594c <HAL_DAC_Start_DMA+0xf0>
 80058c0:	6a3b      	ldr	r3, [r7, #32]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d003      	beq.n	80058ce <HAL_DAC_Start_DMA+0x72>
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	2b04      	cmp	r3, #4
 80058ca:	d005      	beq.n	80058d8 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80058cc:	e03e      	b.n	800594c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	3308      	adds	r3, #8
 80058d4:	613b      	str	r3, [r7, #16]
        break;
 80058d6:	e03c      	b.n	8005952 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	330c      	adds	r3, #12
 80058de:	613b      	str	r3, [r7, #16]
        break;
 80058e0:	e037      	b.n	8005952 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	3310      	adds	r3, #16
 80058e8:	613b      	str	r3, [r7, #16]
        break;
 80058ea:	e032      	b.n	8005952 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	4a3d      	ldr	r2, [pc, #244]	; (80059e8 <HAL_DAC_Start_DMA+0x18c>)
 80058f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	4a3c      	ldr	r2, [pc, #240]	; (80059ec <HAL_DAC_Start_DMA+0x190>)
 80058fa:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	4a3b      	ldr	r2, [pc, #236]	; (80059f0 <HAL_DAC_Start_DMA+0x194>)
 8005902:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005912:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	2b08      	cmp	r3, #8
 8005918:	d013      	beq.n	8005942 <HAL_DAC_Start_DMA+0xe6>
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	2b08      	cmp	r3, #8
 800591e:	d817      	bhi.n	8005950 <HAL_DAC_Start_DMA+0xf4>
 8005920:	6a3b      	ldr	r3, [r7, #32]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <HAL_DAC_Start_DMA+0xd2>
 8005926:	6a3b      	ldr	r3, [r7, #32]
 8005928:	2b04      	cmp	r3, #4
 800592a:	d005      	beq.n	8005938 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800592c:	e010      	b.n	8005950 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	3314      	adds	r3, #20
 8005934:	613b      	str	r3, [r7, #16]
        break;
 8005936:	e00c      	b.n	8005952 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	3318      	adds	r3, #24
 800593e:	613b      	str	r3, [r7, #16]
        break;
 8005940:	e007      	b.n	8005952 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	331c      	adds	r3, #28
 8005948:	613b      	str	r3, [r7, #16]
        break;
 800594a:	e002      	b.n	8005952 <HAL_DAC_Start_DMA+0xf6>
        break;
 800594c:	bf00      	nop
 800594e:	e000      	b.n	8005952 <HAL_DAC_Start_DMA+0xf6>
        break;
 8005950:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d111      	bne.n	800597c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005966:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6898      	ldr	r0, [r3, #8]
 800596c:	6879      	ldr	r1, [r7, #4]
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	693a      	ldr	r2, [r7, #16]
 8005972:	f000 fb13 	bl	8005f9c <HAL_DMA_Start_IT>
 8005976:	4603      	mov	r3, r0
 8005978:	75fb      	strb	r3, [r7, #23]
 800597a:	e010      	b.n	800599e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800598a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	68d8      	ldr	r0, [r3, #12]
 8005990:	6879      	ldr	r1, [r7, #4]
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	f000 fb01 	bl	8005f9c <HAL_DMA_Start_IT>
 800599a:	4603      	mov	r3, r0
 800599c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80059a4:	7dfb      	ldrb	r3, [r7, #23]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10c      	bne.n	80059c4 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6819      	ldr	r1, [r3, #0]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	f003 0310 	and.w	r3, r3, #16
 80059b6:	2201      	movs	r2, #1
 80059b8:	409a      	lsls	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	430a      	orrs	r2, r1
 80059c0:	601a      	str	r2, [r3, #0]
 80059c2:	e005      	b.n	80059d0 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	f043 0204 	orr.w	r2, r3, #4
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80059d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3718      	adds	r7, #24
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	08005d05 	.word	0x08005d05
 80059e0:	08005d27 	.word	0x08005d27
 80059e4:	08005d43 	.word	0x08005d43
 80059e8:	08005dc1 	.word	0x08005dc1
 80059ec:	08005de3 	.word	0x08005de3
 80059f0:	08005dff 	.word	0x08005dff

080059f4 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b082      	sub	sp, #8
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a0a:	d120      	bne.n	8005a4e <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a1a:	d118      	bne.n	8005a4e <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2204      	movs	r2, #4
 8005a20:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	f043 0201 	orr.w	r2, r3, #1
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a36:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a46:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 f837 	bl	8005abc <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a5c:	d120      	bne.n	8005aa0 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a6c:	d118      	bne.n	8005aa0 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2204      	movs	r2, #4
 8005a72:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	f043 0202 	orr.w	r2, r3, #2
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005a88:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005a98:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f986 	bl	8005dac <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8005aa0:	bf00      	nop
 8005aa2:	3708      	adds	r7, #8
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8005ab0:	bf00      	nop
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005ac4:	bf00      	nop
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b088      	sub	sp, #32
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8005adc:	2300      	movs	r3, #0
 8005ade:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	795b      	ldrb	r3, [r3, #5]
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d101      	bne.n	8005aec <HAL_DAC_ConfigChannel+0x1c>
 8005ae8:	2302      	movs	r3, #2
 8005aea:	e107      	b.n	8005cfc <HAL_DAC_ConfigChannel+0x22c>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2201      	movs	r2, #1
 8005af0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2202      	movs	r2, #2
 8005af6:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	d174      	bne.n	8005bea <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005b00:	f7fe fb42 	bl	8004188 <HAL_GetTick>
 8005b04:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d134      	bne.n	8005b76 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b0c:	e011      	b.n	8005b32 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b0e:	f7fe fb3b 	bl	8004188 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d90a      	bls.n	8005b32 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	f043 0208 	orr.w	r2, r3, #8
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2203      	movs	r2, #3
 8005b2c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e0e4      	b.n	8005cfc <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d1e6      	bne.n	8005b0e <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8005b40:	2001      	movs	r0, #1
 8005b42:	f7fe fb2d 	bl	80041a0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68ba      	ldr	r2, [r7, #8]
 8005b4c:	6992      	ldr	r2, [r2, #24]
 8005b4e:	641a      	str	r2, [r3, #64]	; 0x40
 8005b50:	e01e      	b.n	8005b90 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b52:	f7fe fb19 	bl	8004188 <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d90a      	bls.n	8005b76 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	f043 0208 	orr.w	r2, r3, #8
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2203      	movs	r2, #3
 8005b70:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e0c2      	b.n	8005cfc <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	dbe8      	blt.n	8005b52 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8005b80:	2001      	movs	r0, #1
 8005b82:	f7fe fb0d 	bl	80041a0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	6992      	ldr	r2, [r2, #24]
 8005b8e:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f003 0310 	and.w	r3, r3, #16
 8005b9c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba4:	43db      	mvns	r3, r3
 8005ba6:	ea02 0103 	and.w	r1, r2, r3
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	69da      	ldr	r2, [r3, #28]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f003 0310 	and.w	r3, r3, #16
 8005bb4:	409a      	lsls	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f003 0310 	and.w	r3, r3, #16
 8005bca:	21ff      	movs	r1, #255	; 0xff
 8005bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	ea02 0103 	and.w	r1, r2, r3
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	6a1a      	ldr	r2, [r3, #32]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f003 0310 	and.w	r3, r3, #16
 8005be0:	409a      	lsls	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d11d      	bne.n	8005c2e <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf8:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f003 0310 	and.w	r3, r3, #16
 8005c00:	221f      	movs	r2, #31
 8005c02:	fa02 f303 	lsl.w	r3, r2, r3
 8005c06:	43db      	mvns	r3, r3
 8005c08:	69ba      	ldr	r2, [r7, #24]
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f003 0310 	and.w	r3, r3, #16
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c20:	69ba      	ldr	r2, [r7, #24]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	69ba      	ldr	r2, [r7, #24]
 8005c2c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c34:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f003 0310 	and.w	r3, r3, #16
 8005c3c:	2207      	movs	r2, #7
 8005c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c42:	43db      	mvns	r3, r3
 8005c44:	69ba      	ldr	r2, [r7, #24]
 8005c46:	4013      	ands	r3, r2
 8005c48:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	431a      	orrs	r2, r3
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f003 0310 	and.w	r3, r3, #16
 8005c62:	697a      	ldr	r2, [r7, #20]
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	69ba      	ldr	r2, [r7, #24]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	69ba      	ldr	r2, [r7, #24]
 8005c74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6819      	ldr	r1, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f003 0310 	and.w	r3, r3, #16
 8005c82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005c86:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8a:	43da      	mvns	r2, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	400a      	ands	r2, r1
 8005c92:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f003 0310 	and.w	r3, r3, #16
 8005ca2:	f640 72fc 	movw	r2, #4092	; 0xffc
 8005ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8005caa:	43db      	mvns	r3, r3
 8005cac:	69ba      	ldr	r2, [r7, #24]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f003 0310 	and.w	r3, r3, #16
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc4:	69ba      	ldr	r2, [r7, #24]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	69ba      	ldr	r2, [r7, #24]
 8005cd0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	6819      	ldr	r1, [r3, #0]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f003 0310 	and.w	r3, r3, #16
 8005cde:	22c0      	movs	r2, #192	; 0xc0
 8005ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce4:	43da      	mvns	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	400a      	ands	r2, r1
 8005cec:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005cfa:	2300      	movs	r3, #0
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3720      	adds	r7, #32
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d10:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f7fc ff63 	bl	8002bde <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	711a      	strb	r2, [r3, #4]
}
 8005d1e:	bf00      	nop
 8005d20:	3710      	adds	r7, #16
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b084      	sub	sp, #16
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d32:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005d34:	68f8      	ldr	r0, [r7, #12]
 8005d36:	f7fc ff3d 	bl	8002bb4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005d3a:	bf00      	nop
 8005d3c:	3710      	adds	r7, #16
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b084      	sub	sp, #16
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d4e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	f043 0204 	orr.w	r2, r3, #4
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f7ff fea3 	bl	8005aa8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2201      	movs	r2, #1
 8005d66:	711a      	strb	r2, [r3, #4]
}
 8005d68:	bf00      	nop
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005db4:	bf00      	nop
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dcc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f7ff ffce 	bl	8005d70 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	711a      	strb	r2, [r3, #4]
}
 8005dda:	bf00      	nop
 8005ddc:	3710      	adds	r7, #16
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b084      	sub	sp, #16
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dee:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f7ff ffc7 	bl	8005d84 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005df6:	bf00      	nop
 8005df8:	3710      	adds	r7, #16
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}

08005dfe <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005dfe:	b580      	push	{r7, lr}
 8005e00:	b084      	sub	sp, #16
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	f043 0204 	orr.w	r2, r3, #4
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f7ff ffbd 	bl	8005d98 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2201      	movs	r2, #1
 8005e22:	711a      	strb	r2, [r3, #4]
}
 8005e24:	bf00      	nop
 8005e26:	3710      	adds	r7, #16
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e098      	b.n	8005f70 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	461a      	mov	r2, r3
 8005e44:	4b4d      	ldr	r3, [pc, #308]	; (8005f7c <HAL_DMA_Init+0x150>)
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d80f      	bhi.n	8005e6a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	461a      	mov	r2, r3
 8005e50:	4b4b      	ldr	r3, [pc, #300]	; (8005f80 <HAL_DMA_Init+0x154>)
 8005e52:	4413      	add	r3, r2
 8005e54:	4a4b      	ldr	r2, [pc, #300]	; (8005f84 <HAL_DMA_Init+0x158>)
 8005e56:	fba2 2303 	umull	r2, r3, r2, r3
 8005e5a:	091b      	lsrs	r3, r3, #4
 8005e5c:	009a      	lsls	r2, r3, #2
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a48      	ldr	r2, [pc, #288]	; (8005f88 <HAL_DMA_Init+0x15c>)
 8005e66:	641a      	str	r2, [r3, #64]	; 0x40
 8005e68:	e00e      	b.n	8005e88 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	461a      	mov	r2, r3
 8005e70:	4b46      	ldr	r3, [pc, #280]	; (8005f8c <HAL_DMA_Init+0x160>)
 8005e72:	4413      	add	r3, r2
 8005e74:	4a43      	ldr	r2, [pc, #268]	; (8005f84 <HAL_DMA_Init+0x158>)
 8005e76:	fba2 2303 	umull	r2, r3, r2, r3
 8005e7a:	091b      	lsrs	r3, r3, #4
 8005e7c:	009a      	lsls	r2, r3, #2
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a42      	ldr	r2, [pc, #264]	; (8005f90 <HAL_DMA_Init+0x164>)
 8005e86:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ea2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005eac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005eb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ec4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ee2:	d039      	beq.n	8005f58 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee8:	4a27      	ldr	r2, [pc, #156]	; (8005f88 <HAL_DMA_Init+0x15c>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d11a      	bne.n	8005f24 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005eee:	4b29      	ldr	r3, [pc, #164]	; (8005f94 <HAL_DMA_Init+0x168>)
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ef6:	f003 031c 	and.w	r3, r3, #28
 8005efa:	210f      	movs	r1, #15
 8005efc:	fa01 f303 	lsl.w	r3, r1, r3
 8005f00:	43db      	mvns	r3, r3
 8005f02:	4924      	ldr	r1, [pc, #144]	; (8005f94 <HAL_DMA_Init+0x168>)
 8005f04:	4013      	ands	r3, r2
 8005f06:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005f08:	4b22      	ldr	r3, [pc, #136]	; (8005f94 <HAL_DMA_Init+0x168>)
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6859      	ldr	r1, [r3, #4]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f14:	f003 031c 	and.w	r3, r3, #28
 8005f18:	fa01 f303 	lsl.w	r3, r1, r3
 8005f1c:	491d      	ldr	r1, [pc, #116]	; (8005f94 <HAL_DMA_Init+0x168>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	600b      	str	r3, [r1, #0]
 8005f22:	e019      	b.n	8005f58 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005f24:	4b1c      	ldr	r3, [pc, #112]	; (8005f98 <HAL_DMA_Init+0x16c>)
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f2c:	f003 031c 	and.w	r3, r3, #28
 8005f30:	210f      	movs	r1, #15
 8005f32:	fa01 f303 	lsl.w	r3, r1, r3
 8005f36:	43db      	mvns	r3, r3
 8005f38:	4917      	ldr	r1, [pc, #92]	; (8005f98 <HAL_DMA_Init+0x16c>)
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005f3e:	4b16      	ldr	r3, [pc, #88]	; (8005f98 <HAL_DMA_Init+0x16c>)
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6859      	ldr	r1, [r3, #4]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f4a:	f003 031c 	and.w	r3, r3, #28
 8005f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f52:	4911      	ldr	r1, [pc, #68]	; (8005f98 <HAL_DMA_Init+0x16c>)
 8005f54:	4313      	orrs	r3, r2
 8005f56:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr
 8005f7c:	40020407 	.word	0x40020407
 8005f80:	bffdfff8 	.word	0xbffdfff8
 8005f84:	cccccccd 	.word	0xcccccccd
 8005f88:	40020000 	.word	0x40020000
 8005f8c:	bffdfbf8 	.word	0xbffdfbf8
 8005f90:	40020400 	.word	0x40020400
 8005f94:	400200a8 	.word	0x400200a8
 8005f98:	400204a8 	.word	0x400204a8

08005f9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b086      	sub	sp, #24
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
 8005fa8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005faa:	2300      	movs	r3, #0
 8005fac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d101      	bne.n	8005fbc <HAL_DMA_Start_IT+0x20>
 8005fb8:	2302      	movs	r3, #2
 8005fba:	e04b      	b.n	8006054 <HAL_DMA_Start_IT+0xb8>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d13a      	bne.n	8006046 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f022 0201 	bic.w	r2, r2, #1
 8005fec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	68b9      	ldr	r1, [r7, #8]
 8005ff4:	68f8      	ldr	r0, [r7, #12]
 8005ff6:	f000 f92f 	bl	8006258 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d008      	beq.n	8006014 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f042 020e 	orr.w	r2, r2, #14
 8006010:	601a      	str	r2, [r3, #0]
 8006012:	e00f      	b.n	8006034 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f022 0204 	bic.w	r2, r2, #4
 8006022:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f042 020a 	orr.w	r2, r2, #10
 8006032:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f042 0201 	orr.w	r2, r2, #1
 8006042:	601a      	str	r2, [r3, #0]
 8006044:	e005      	b.n	8006052 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800604e:	2302      	movs	r3, #2
 8006050:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006052:	7dfb      	ldrb	r3, [r7, #23]
}
 8006054:	4618      	mov	r0, r3
 8006056:	3718      	adds	r7, #24
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b084      	sub	sp, #16
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006064:	2300      	movs	r3, #0
 8006066:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800606e:	b2db      	uxtb	r3, r3
 8006070:	2b02      	cmp	r3, #2
 8006072:	d005      	beq.n	8006080 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2204      	movs	r2, #4
 8006078:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	73fb      	strb	r3, [r7, #15]
 800607e:	e029      	b.n	80060d4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f022 020e 	bic.w	r2, r2, #14
 800608e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0201 	bic.w	r2, r2, #1
 800609e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060a4:	f003 021c 	and.w	r2, r3, #28
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ac:	2101      	movs	r1, #1
 80060ae:	fa01 f202 	lsl.w	r2, r1, r2
 80060b2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d003      	beq.n	80060d4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	4798      	blx	r3
    }
  }
  return status;
 80060d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80060de:	b580      	push	{r7, lr}
 80060e0:	b084      	sub	sp, #16
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060fa:	f003 031c 	and.w	r3, r3, #28
 80060fe:	2204      	movs	r2, #4
 8006100:	409a      	lsls	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	4013      	ands	r3, r2
 8006106:	2b00      	cmp	r3, #0
 8006108:	d026      	beq.n	8006158 <HAL_DMA_IRQHandler+0x7a>
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	f003 0304 	and.w	r3, r3, #4
 8006110:	2b00      	cmp	r3, #0
 8006112:	d021      	beq.n	8006158 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 0320 	and.w	r3, r3, #32
 800611e:	2b00      	cmp	r3, #0
 8006120:	d107      	bne.n	8006132 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f022 0204 	bic.w	r2, r2, #4
 8006130:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006136:	f003 021c 	and.w	r2, r3, #28
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613e:	2104      	movs	r1, #4
 8006140:	fa01 f202 	lsl.w	r2, r1, r2
 8006144:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800614a:	2b00      	cmp	r3, #0
 800614c:	d071      	beq.n	8006232 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8006156:	e06c      	b.n	8006232 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800615c:	f003 031c 	and.w	r3, r3, #28
 8006160:	2202      	movs	r2, #2
 8006162:	409a      	lsls	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	4013      	ands	r3, r2
 8006168:	2b00      	cmp	r3, #0
 800616a:	d02e      	beq.n	80061ca <HAL_DMA_IRQHandler+0xec>
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	f003 0302 	and.w	r3, r3, #2
 8006172:	2b00      	cmp	r3, #0
 8006174:	d029      	beq.n	80061ca <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0320 	and.w	r3, r3, #32
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10b      	bne.n	800619c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f022 020a 	bic.w	r2, r2, #10
 8006192:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061a0:	f003 021c 	and.w	r2, r3, #28
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a8:	2102      	movs	r1, #2
 80061aa:	fa01 f202 	lsl.w	r2, r1, r2
 80061ae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d038      	beq.n	8006232 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80061c8:	e033      	b.n	8006232 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ce:	f003 031c 	and.w	r3, r3, #28
 80061d2:	2208      	movs	r2, #8
 80061d4:	409a      	lsls	r2, r3
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	4013      	ands	r3, r2
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d02a      	beq.n	8006234 <HAL_DMA_IRQHandler+0x156>
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	f003 0308 	and.w	r3, r3, #8
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d025      	beq.n	8006234 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f022 020e 	bic.w	r2, r2, #14
 80061f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061fc:	f003 021c 	and.w	r2, r3, #28
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006204:	2101      	movs	r1, #1
 8006206:	fa01 f202 	lsl.w	r2, r1, r2
 800620a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006226:	2b00      	cmp	r3, #0
 8006228:	d004      	beq.n	8006234 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006232:	bf00      	nop
 8006234:	bf00      	nop
}
 8006236:	3710      	adds	r7, #16
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800623c:	b480      	push	{r7}
 800623e:	b083      	sub	sp, #12
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800624a:	b2db      	uxtb	r3, r3
}
 800624c:	4618      	mov	r0, r3
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	607a      	str	r2, [r7, #4]
 8006264:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800626a:	f003 021c 	and.w	r2, r3, #28
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006272:	2101      	movs	r1, #1
 8006274:	fa01 f202 	lsl.w	r2, r1, r2
 8006278:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	683a      	ldr	r2, [r7, #0]
 8006280:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	2b10      	cmp	r3, #16
 8006288:	d108      	bne.n	800629c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68ba      	ldr	r2, [r7, #8]
 8006298:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800629a:	e007      	b.n	80062ac <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	60da      	str	r2, [r3, #12]
}
 80062ac:	bf00      	nop
 80062ae:	3714      	adds	r7, #20
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b087      	sub	sp, #28
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80062c2:	2300      	movs	r3, #0
 80062c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80062c6:	e148      	b.n	800655a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	2101      	movs	r1, #1
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	fa01 f303 	lsl.w	r3, r1, r3
 80062d4:	4013      	ands	r3, r2
 80062d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 813a 	beq.w	8006554 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f003 0303 	and.w	r3, r3, #3
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d005      	beq.n	80062f8 <HAL_GPIO_Init+0x40>
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	f003 0303 	and.w	r3, r3, #3
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d130      	bne.n	800635a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	005b      	lsls	r3, r3, #1
 8006302:	2203      	movs	r2, #3
 8006304:	fa02 f303 	lsl.w	r3, r2, r3
 8006308:	43db      	mvns	r3, r3
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	4013      	ands	r3, r2
 800630e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	68da      	ldr	r2, [r3, #12]
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	005b      	lsls	r3, r3, #1
 8006318:	fa02 f303 	lsl.w	r3, r2, r3
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	4313      	orrs	r3, r2
 8006320:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	693a      	ldr	r2, [r7, #16]
 8006326:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800632e:	2201      	movs	r2, #1
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	fa02 f303 	lsl.w	r3, r2, r3
 8006336:	43db      	mvns	r3, r3
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	4013      	ands	r3, r2
 800633c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	091b      	lsrs	r3, r3, #4
 8006344:	f003 0201 	and.w	r2, r3, #1
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	fa02 f303 	lsl.w	r3, r2, r3
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	4313      	orrs	r3, r2
 8006352:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	f003 0303 	and.w	r3, r3, #3
 8006362:	2b03      	cmp	r3, #3
 8006364:	d017      	beq.n	8006396 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	005b      	lsls	r3, r3, #1
 8006370:	2203      	movs	r2, #3
 8006372:	fa02 f303 	lsl.w	r3, r2, r3
 8006376:	43db      	mvns	r3, r3
 8006378:	693a      	ldr	r2, [r7, #16]
 800637a:	4013      	ands	r3, r2
 800637c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	689a      	ldr	r2, [r3, #8]
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	005b      	lsls	r3, r3, #1
 8006386:	fa02 f303 	lsl.w	r3, r2, r3
 800638a:	693a      	ldr	r2, [r7, #16]
 800638c:	4313      	orrs	r3, r2
 800638e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	693a      	ldr	r2, [r7, #16]
 8006394:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	f003 0303 	and.w	r3, r3, #3
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d123      	bne.n	80063ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	08da      	lsrs	r2, r3, #3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	3208      	adds	r2, #8
 80063aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f003 0307 	and.w	r3, r3, #7
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	220f      	movs	r2, #15
 80063ba:	fa02 f303 	lsl.w	r3, r2, r3
 80063be:	43db      	mvns	r3, r3
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	4013      	ands	r3, r2
 80063c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	691a      	ldr	r2, [r3, #16]
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	f003 0307 	and.w	r3, r3, #7
 80063d0:	009b      	lsls	r3, r3, #2
 80063d2:	fa02 f303 	lsl.w	r3, r2, r3
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	08da      	lsrs	r2, r3, #3
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	3208      	adds	r2, #8
 80063e4:	6939      	ldr	r1, [r7, #16]
 80063e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	005b      	lsls	r3, r3, #1
 80063f4:	2203      	movs	r2, #3
 80063f6:	fa02 f303 	lsl.w	r3, r2, r3
 80063fa:	43db      	mvns	r3, r3
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	4013      	ands	r3, r2
 8006400:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	f003 0203 	and.w	r2, r3, #3
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	005b      	lsls	r3, r3, #1
 800640e:	fa02 f303 	lsl.w	r3, r2, r3
 8006412:	693a      	ldr	r2, [r7, #16]
 8006414:	4313      	orrs	r3, r2
 8006416:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	693a      	ldr	r2, [r7, #16]
 800641c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006426:	2b00      	cmp	r3, #0
 8006428:	f000 8094 	beq.w	8006554 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800642c:	4b52      	ldr	r3, [pc, #328]	; (8006578 <HAL_GPIO_Init+0x2c0>)
 800642e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006430:	4a51      	ldr	r2, [pc, #324]	; (8006578 <HAL_GPIO_Init+0x2c0>)
 8006432:	f043 0301 	orr.w	r3, r3, #1
 8006436:	6613      	str	r3, [r2, #96]	; 0x60
 8006438:	4b4f      	ldr	r3, [pc, #316]	; (8006578 <HAL_GPIO_Init+0x2c0>)
 800643a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800643c:	f003 0301 	and.w	r3, r3, #1
 8006440:	60bb      	str	r3, [r7, #8]
 8006442:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006444:	4a4d      	ldr	r2, [pc, #308]	; (800657c <HAL_GPIO_Init+0x2c4>)
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	089b      	lsrs	r3, r3, #2
 800644a:	3302      	adds	r3, #2
 800644c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006450:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f003 0303 	and.w	r3, r3, #3
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	220f      	movs	r2, #15
 800645c:	fa02 f303 	lsl.w	r3, r2, r3
 8006460:	43db      	mvns	r3, r3
 8006462:	693a      	ldr	r2, [r7, #16]
 8006464:	4013      	ands	r3, r2
 8006466:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800646e:	d00d      	beq.n	800648c <HAL_GPIO_Init+0x1d4>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a43      	ldr	r2, [pc, #268]	; (8006580 <HAL_GPIO_Init+0x2c8>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d007      	beq.n	8006488 <HAL_GPIO_Init+0x1d0>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a42      	ldr	r2, [pc, #264]	; (8006584 <HAL_GPIO_Init+0x2cc>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d101      	bne.n	8006484 <HAL_GPIO_Init+0x1cc>
 8006480:	2302      	movs	r3, #2
 8006482:	e004      	b.n	800648e <HAL_GPIO_Init+0x1d6>
 8006484:	2307      	movs	r3, #7
 8006486:	e002      	b.n	800648e <HAL_GPIO_Init+0x1d6>
 8006488:	2301      	movs	r3, #1
 800648a:	e000      	b.n	800648e <HAL_GPIO_Init+0x1d6>
 800648c:	2300      	movs	r3, #0
 800648e:	697a      	ldr	r2, [r7, #20]
 8006490:	f002 0203 	and.w	r2, r2, #3
 8006494:	0092      	lsls	r2, r2, #2
 8006496:	4093      	lsls	r3, r2
 8006498:	693a      	ldr	r2, [r7, #16]
 800649a:	4313      	orrs	r3, r2
 800649c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800649e:	4937      	ldr	r1, [pc, #220]	; (800657c <HAL_GPIO_Init+0x2c4>)
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	089b      	lsrs	r3, r3, #2
 80064a4:	3302      	adds	r3, #2
 80064a6:	693a      	ldr	r2, [r7, #16]
 80064a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80064ac:	4b36      	ldr	r3, [pc, #216]	; (8006588 <HAL_GPIO_Init+0x2d0>)
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	43db      	mvns	r3, r3
 80064b6:	693a      	ldr	r2, [r7, #16]
 80064b8:	4013      	ands	r3, r2
 80064ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d003      	beq.n	80064d0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	4313      	orrs	r3, r2
 80064ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80064d0:	4a2d      	ldr	r2, [pc, #180]	; (8006588 <HAL_GPIO_Init+0x2d0>)
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80064d6:	4b2c      	ldr	r3, [pc, #176]	; (8006588 <HAL_GPIO_Init+0x2d0>)
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	43db      	mvns	r3, r3
 80064e0:	693a      	ldr	r2, [r7, #16]
 80064e2:	4013      	ands	r3, r2
 80064e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d003      	beq.n	80064fa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80064fa:	4a23      	ldr	r2, [pc, #140]	; (8006588 <HAL_GPIO_Init+0x2d0>)
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006500:	4b21      	ldr	r3, [pc, #132]	; (8006588 <HAL_GPIO_Init+0x2d0>)
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	43db      	mvns	r3, r3
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	4013      	ands	r3, r2
 800650e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006518:	2b00      	cmp	r3, #0
 800651a:	d003      	beq.n	8006524 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800651c:	693a      	ldr	r2, [r7, #16]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	4313      	orrs	r3, r2
 8006522:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006524:	4a18      	ldr	r2, [pc, #96]	; (8006588 <HAL_GPIO_Init+0x2d0>)
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800652a:	4b17      	ldr	r3, [pc, #92]	; (8006588 <HAL_GPIO_Init+0x2d0>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	43db      	mvns	r3, r3
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	4013      	ands	r3, r2
 8006538:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d003      	beq.n	800654e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	4313      	orrs	r3, r2
 800654c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800654e:	4a0e      	ldr	r2, [pc, #56]	; (8006588 <HAL_GPIO_Init+0x2d0>)
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	3301      	adds	r3, #1
 8006558:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	fa22 f303 	lsr.w	r3, r2, r3
 8006564:	2b00      	cmp	r3, #0
 8006566:	f47f aeaf 	bne.w	80062c8 <HAL_GPIO_Init+0x10>
  }
}
 800656a:	bf00      	nop
 800656c:	bf00      	nop
 800656e:	371c      	adds	r7, #28
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	40021000 	.word	0x40021000
 800657c:	40010000 	.word	0x40010000
 8006580:	48000400 	.word	0x48000400
 8006584:	48000800 	.word	0x48000800
 8006588:	40010400 	.word	0x40010400

0800658c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	460b      	mov	r3, r1
 8006596:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	691a      	ldr	r2, [r3, #16]
 800659c:	887b      	ldrh	r3, [r7, #2]
 800659e:	4013      	ands	r3, r2
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d002      	beq.n	80065aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80065a4:	2301      	movs	r3, #1
 80065a6:	73fb      	strb	r3, [r7, #15]
 80065a8:	e001      	b.n	80065ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80065aa:	2300      	movs	r3, #0
 80065ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80065ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3714      	adds	r7, #20
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	460b      	mov	r3, r1
 80065c6:	807b      	strh	r3, [r7, #2]
 80065c8:	4613      	mov	r3, r2
 80065ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80065cc:	787b      	ldrb	r3, [r7, #1]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80065d2:	887a      	ldrh	r2, [r7, #2]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80065d8:	e002      	b.n	80065e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80065da:	887a      	ldrh	r2, [r7, #2]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d101      	bne.n	80065fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e081      	b.n	8006702 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006604:	b2db      	uxtb	r3, r3
 8006606:	2b00      	cmp	r3, #0
 8006608:	d106      	bne.n	8006618 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7fd fb2e 	bl	8003c74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2224      	movs	r2, #36	; 0x24
 800661c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f022 0201 	bic.w	r2, r2, #1
 800662e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685a      	ldr	r2, [r3, #4]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800663c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	689a      	ldr	r2, [r3, #8]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800664c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	2b01      	cmp	r3, #1
 8006654:	d107      	bne.n	8006666 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	689a      	ldr	r2, [r3, #8]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006662:	609a      	str	r2, [r3, #8]
 8006664:	e006      	b.n	8006674 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	689a      	ldr	r2, [r3, #8]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006672:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	2b02      	cmp	r3, #2
 800667a:	d104      	bne.n	8006686 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006684:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	6812      	ldr	r2, [r2, #0]
 8006690:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006694:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006698:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68da      	ldr	r2, [r3, #12]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80066a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	691a      	ldr	r2, [r3, #16]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	695b      	ldr	r3, [r3, #20]
 80066b2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	430a      	orrs	r2, r1
 80066c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	69d9      	ldr	r1, [r3, #28]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a1a      	ldr	r2, [r3, #32]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	430a      	orrs	r2, r1
 80066d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0201 	orr.w	r2, r2, #1
 80066e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2220      	movs	r2, #32
 80066ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3708      	adds	r7, #8
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
	...

0800670c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b088      	sub	sp, #32
 8006710:	af02      	add	r7, sp, #8
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	607a      	str	r2, [r7, #4]
 8006716:	461a      	mov	r2, r3
 8006718:	460b      	mov	r3, r1
 800671a:	817b      	strh	r3, [r7, #10]
 800671c:	4613      	mov	r3, r2
 800671e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006726:	b2db      	uxtb	r3, r3
 8006728:	2b20      	cmp	r3, #32
 800672a:	f040 80da 	bne.w	80068e2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <HAL_I2C_Master_Transmit+0x30>
 8006738:	2302      	movs	r3, #2
 800673a:	e0d3      	b.n	80068e4 <HAL_I2C_Master_Transmit+0x1d8>
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006744:	f7fd fd20 	bl	8004188 <HAL_GetTick>
 8006748:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	2319      	movs	r3, #25
 8006750:	2201      	movs	r2, #1
 8006752:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006756:	68f8      	ldr	r0, [r7, #12]
 8006758:	f000 fe05 	bl	8007366 <I2C_WaitOnFlagUntilTimeout>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d001      	beq.n	8006766 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e0be      	b.n	80068e4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2221      	movs	r2, #33	; 0x21
 800676a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2210      	movs	r2, #16
 8006772:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2200      	movs	r2, #0
 800677a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	893a      	ldrh	r2, [r7, #8]
 8006786:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2200      	movs	r2, #0
 800678c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006792:	b29b      	uxth	r3, r3
 8006794:	2bff      	cmp	r3, #255	; 0xff
 8006796:	d90e      	bls.n	80067b6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	22ff      	movs	r2, #255	; 0xff
 800679c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067a2:	b2da      	uxtb	r2, r3
 80067a4:	8979      	ldrh	r1, [r7, #10]
 80067a6:	4b51      	ldr	r3, [pc, #324]	; (80068ec <HAL_I2C_Master_Transmit+0x1e0>)
 80067a8:	9300      	str	r3, [sp, #0]
 80067aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80067ae:	68f8      	ldr	r0, [r7, #12]
 80067b0:	f000 ff82 	bl	80076b8 <I2C_TransferConfig>
 80067b4:	e06c      	b.n	8006890 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067c4:	b2da      	uxtb	r2, r3
 80067c6:	8979      	ldrh	r1, [r7, #10]
 80067c8:	4b48      	ldr	r3, [pc, #288]	; (80068ec <HAL_I2C_Master_Transmit+0x1e0>)
 80067ca:	9300      	str	r3, [sp, #0]
 80067cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067d0:	68f8      	ldr	r0, [r7, #12]
 80067d2:	f000 ff71 	bl	80076b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80067d6:	e05b      	b.n	8006890 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067d8:	697a      	ldr	r2, [r7, #20]
 80067da:	6a39      	ldr	r1, [r7, #32]
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f000 fe02 	bl	80073e6 <I2C_WaitOnTXISFlagUntilTimeout>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d001      	beq.n	80067ec <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e07b      	b.n	80068e4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f0:	781a      	ldrb	r2, [r3, #0]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fc:	1c5a      	adds	r2, r3, #1
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006806:	b29b      	uxth	r3, r3
 8006808:	3b01      	subs	r3, #1
 800680a:	b29a      	uxth	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006814:	3b01      	subs	r3, #1
 8006816:	b29a      	uxth	r2, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006820:	b29b      	uxth	r3, r3
 8006822:	2b00      	cmp	r3, #0
 8006824:	d034      	beq.n	8006890 <HAL_I2C_Master_Transmit+0x184>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800682a:	2b00      	cmp	r3, #0
 800682c:	d130      	bne.n	8006890 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	9300      	str	r3, [sp, #0]
 8006832:	6a3b      	ldr	r3, [r7, #32]
 8006834:	2200      	movs	r2, #0
 8006836:	2180      	movs	r1, #128	; 0x80
 8006838:	68f8      	ldr	r0, [r7, #12]
 800683a:	f000 fd94 	bl	8007366 <I2C_WaitOnFlagUntilTimeout>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d001      	beq.n	8006848 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e04d      	b.n	80068e4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800684c:	b29b      	uxth	r3, r3
 800684e:	2bff      	cmp	r3, #255	; 0xff
 8006850:	d90e      	bls.n	8006870 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	22ff      	movs	r2, #255	; 0xff
 8006856:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800685c:	b2da      	uxtb	r2, r3
 800685e:	8979      	ldrh	r1, [r7, #10]
 8006860:	2300      	movs	r3, #0
 8006862:	9300      	str	r3, [sp, #0]
 8006864:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	f000 ff25 	bl	80076b8 <I2C_TransferConfig>
 800686e:	e00f      	b.n	8006890 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006874:	b29a      	uxth	r2, r3
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800687e:	b2da      	uxtb	r2, r3
 8006880:	8979      	ldrh	r1, [r7, #10]
 8006882:	2300      	movs	r3, #0
 8006884:	9300      	str	r3, [sp, #0]
 8006886:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	f000 ff14 	bl	80076b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006894:	b29b      	uxth	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	d19e      	bne.n	80067d8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	6a39      	ldr	r1, [r7, #32]
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 fde1 	bl	8007466 <I2C_WaitOnSTOPFlagUntilTimeout>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d001      	beq.n	80068ae <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e01a      	b.n	80068e4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2220      	movs	r2, #32
 80068b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	6859      	ldr	r1, [r3, #4]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	4b0b      	ldr	r3, [pc, #44]	; (80068f0 <HAL_I2C_Master_Transmit+0x1e4>)
 80068c2:	400b      	ands	r3, r1
 80068c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2220      	movs	r2, #32
 80068ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80068de:	2300      	movs	r3, #0
 80068e0:	e000      	b.n	80068e4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80068e2:	2302      	movs	r3, #2
  }
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3718      	adds	r7, #24
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	80002000 	.word	0x80002000
 80068f0:	fe00e800 	.word	0xfe00e800

080068f4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006910:	2b00      	cmp	r3, #0
 8006912:	d005      	beq.n	8006920 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	68f9      	ldr	r1, [r7, #12]
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	4798      	blx	r3
  }
}
 8006920:	bf00      	nop
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}

08006928 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b086      	sub	sp, #24
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	0a1b      	lsrs	r3, r3, #8
 8006944:	f003 0301 	and.w	r3, r3, #1
 8006948:	2b00      	cmp	r3, #0
 800694a:	d010      	beq.n	800696e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	09db      	lsrs	r3, r3, #7
 8006950:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00a      	beq.n	800696e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800695c:	f043 0201 	orr.w	r2, r3, #1
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f44f 7280 	mov.w	r2, #256	; 0x100
 800696c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	0a9b      	lsrs	r3, r3, #10
 8006972:	f003 0301 	and.w	r3, r3, #1
 8006976:	2b00      	cmp	r3, #0
 8006978:	d010      	beq.n	800699c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	09db      	lsrs	r3, r3, #7
 800697e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00a      	beq.n	800699c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800698a:	f043 0208 	orr.w	r2, r3, #8
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800699a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	0a5b      	lsrs	r3, r3, #9
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d010      	beq.n	80069ca <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	09db      	lsrs	r3, r3, #7
 80069ac:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d00a      	beq.n	80069ca <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b8:	f043 0202 	orr.w	r2, r3, #2
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069c8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f003 030b 	and.w	r3, r3, #11
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d003      	beq.n	80069e2 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80069da:	68f9      	ldr	r1, [r7, #12]
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 fb89 	bl	80070f4 <I2C_ITError>
  }
}
 80069e2:	bf00      	nop
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b083      	sub	sp, #12
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80069f2:	bf00      	nop
 80069f4:	370c      	adds	r7, #12
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr

080069fe <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069fe:	b480      	push	{r7}
 8006a00:	b083      	sub	sp, #12
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006a06:	bf00      	nop
 8006a08:	370c      	adds	r7, #12
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr

08006a12 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006a12:	b480      	push	{r7}
 8006a14:	b083      	sub	sp, #12
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	70fb      	strb	r3, [r7, #3]
 8006a1e:	4613      	mov	r3, r2
 8006a20:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b083      	sub	sp, #12
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006a36:	bf00      	nop
 8006a38:	370c      	adds	r7, #12
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr

08006a42 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006a42:	b480      	push	{r7}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006a4a:	bf00      	nop
 8006a4c:	370c      	adds	r7, #12
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b083      	sub	sp, #12
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006a5e:	bf00      	nop
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b086      	sub	sp, #24
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	60f8      	str	r0, [r7, #12]
 8006a72:	60b9      	str	r1, [r7, #8]
 8006a74:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d101      	bne.n	8006a8e <I2C_Slave_ISR_IT+0x24>
 8006a8a:	2302      	movs	r3, #2
 8006a8c:	e0ec      	b.n	8006c68 <I2C_Slave_ISR_IT+0x1fe>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	095b      	lsrs	r3, r3, #5
 8006a9a:	f003 0301 	and.w	r3, r3, #1
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d009      	beq.n	8006ab6 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	095b      	lsrs	r3, r3, #5
 8006aa6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d003      	beq.n	8006ab6 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006aae:	6939      	ldr	r1, [r7, #16]
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f000 f9bf 	bl	8006e34 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	091b      	lsrs	r3, r3, #4
 8006aba:	f003 0301 	and.w	r3, r3, #1
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d04d      	beq.n	8006b5e <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	091b      	lsrs	r3, r3, #4
 8006ac6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d047      	beq.n	8006b5e <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d128      	bne.n	8006b2a <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	2b28      	cmp	r3, #40	; 0x28
 8006ae2:	d108      	bne.n	8006af6 <I2C_Slave_ISR_IT+0x8c>
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006aea:	d104      	bne.n	8006af6 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006aec:	6939      	ldr	r1, [r7, #16]
 8006aee:	68f8      	ldr	r0, [r7, #12]
 8006af0:	f000 faaa 	bl	8007048 <I2C_ITListenCplt>
 8006af4:	e032      	b.n	8006b5c <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	2b29      	cmp	r3, #41	; 0x29
 8006b00:	d10e      	bne.n	8006b20 <I2C_Slave_ISR_IT+0xb6>
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006b08:	d00a      	beq.n	8006b20 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2210      	movs	r2, #16
 8006b10:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	f000 fbe5 	bl	80072e2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006b18:	68f8      	ldr	r0, [r7, #12]
 8006b1a:	f000 f92d 	bl	8006d78 <I2C_ITSlaveSeqCplt>
 8006b1e:	e01d      	b.n	8006b5c <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2210      	movs	r2, #16
 8006b26:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006b28:	e096      	b.n	8006c58 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2210      	movs	r2, #16
 8006b30:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b36:	f043 0204 	orr.w	r2, r3, #4
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d004      	beq.n	8006b4e <I2C_Slave_ISR_IT+0xe4>
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006b4a:	f040 8085 	bne.w	8006c58 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b52:	4619      	mov	r1, r3
 8006b54:	68f8      	ldr	r0, [r7, #12]
 8006b56:	f000 facd 	bl	80070f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006b5a:	e07d      	b.n	8006c58 <I2C_Slave_ISR_IT+0x1ee>
 8006b5c:	e07c      	b.n	8006c58 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	089b      	lsrs	r3, r3, #2
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d030      	beq.n	8006bcc <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	089b      	lsrs	r3, r3, #2
 8006b6e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d02a      	beq.n	8006bcc <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d018      	beq.n	8006bb2 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b8a:	b2d2      	uxtb	r2, r2
 8006b8c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b92:	1c5a      	adds	r2, r3, #1
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b9c:	3b01      	subs	r3, #1
 8006b9e:	b29a      	uxth	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d14f      	bne.n	8006c5c <I2C_Slave_ISR_IT+0x1f2>
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006bc2:	d04b      	beq.n	8006c5c <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006bc4:	68f8      	ldr	r0, [r7, #12]
 8006bc6:	f000 f8d7 	bl	8006d78 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006bca:	e047      	b.n	8006c5c <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	08db      	lsrs	r3, r3, #3
 8006bd0:	f003 0301 	and.w	r3, r3, #1
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d00a      	beq.n	8006bee <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	08db      	lsrs	r3, r3, #3
 8006bdc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d004      	beq.n	8006bee <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006be4:	6939      	ldr	r1, [r7, #16]
 8006be6:	68f8      	ldr	r0, [r7, #12]
 8006be8:	f000 f842 	bl	8006c70 <I2C_ITAddrCplt>
 8006bec:	e037      	b.n	8006c5e <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	085b      	lsrs	r3, r3, #1
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d031      	beq.n	8006c5e <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	085b      	lsrs	r3, r3, #1
 8006bfe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d02b      	beq.n	8006c5e <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d018      	beq.n	8006c42 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c14:	781a      	ldrb	r2, [r3, #0]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c20:	1c5a      	adds	r2, r3, #1
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	3b01      	subs	r3, #1
 8006c2e:	b29a      	uxth	r2, r3
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c38:	3b01      	subs	r3, #1
 8006c3a:	b29a      	uxth	r2, r3
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	851a      	strh	r2, [r3, #40]	; 0x28
 8006c40:	e00d      	b.n	8006c5e <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c48:	d002      	beq.n	8006c50 <I2C_Slave_ISR_IT+0x1e6>
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d106      	bne.n	8006c5e <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f000 f891 	bl	8006d78 <I2C_ITSlaveSeqCplt>
 8006c56:	e002      	b.n	8006c5e <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8006c58:	bf00      	nop
 8006c5a:	e000      	b.n	8006c5e <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8006c5c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006c66:	2300      	movs	r3, #0
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3718      	adds	r7, #24
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006c86:	2b28      	cmp	r3, #40	; 0x28
 8006c88:	d16a      	bne.n	8006d60 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	0c1b      	lsrs	r3, r3, #16
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	f003 0301 	and.w	r3, r3, #1
 8006c98:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	0c1b      	lsrs	r3, r3, #16
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006ca8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cb6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006cc4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d138      	bne.n	8006d40 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006cce:	897b      	ldrh	r3, [r7, #10]
 8006cd0:	09db      	lsrs	r3, r3, #7
 8006cd2:	b29a      	uxth	r2, r3
 8006cd4:	89bb      	ldrh	r3, [r7, #12]
 8006cd6:	4053      	eors	r3, r2
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	f003 0306 	and.w	r3, r3, #6
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d11c      	bne.n	8006d1c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006ce2:	897b      	ldrh	r3, [r7, #10]
 8006ce4:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cf4:	2b02      	cmp	r3, #2
 8006cf6:	d13b      	bne.n	8006d70 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2208      	movs	r2, #8
 8006d04:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006d0e:	89ba      	ldrh	r2, [r7, #12]
 8006d10:	7bfb      	ldrb	r3, [r7, #15]
 8006d12:	4619      	mov	r1, r3
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f7ff fe7c 	bl	8006a12 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006d1a:	e029      	b.n	8006d70 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006d1c:	893b      	ldrh	r3, [r7, #8]
 8006d1e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006d20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 fcf9 	bl	800771c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006d32:	89ba      	ldrh	r2, [r7, #12]
 8006d34:	7bfb      	ldrb	r3, [r7, #15]
 8006d36:	4619      	mov	r1, r3
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f7ff fe6a 	bl	8006a12 <HAL_I2C_AddrCallback>
}
 8006d3e:	e017      	b.n	8006d70 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006d40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 fce9 	bl	800771c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006d52:	89ba      	ldrh	r2, [r7, #12]
 8006d54:	7bfb      	ldrb	r3, [r7, #15]
 8006d56:	4619      	mov	r1, r3
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f7ff fe5a 	bl	8006a12 <HAL_I2C_AddrCallback>
}
 8006d5e:	e007      	b.n	8006d70 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2208      	movs	r2, #8
 8006d66:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8006d70:	bf00      	nop
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	0b9b      	lsrs	r3, r3, #14
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d008      	beq.n	8006dae <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006daa:	601a      	str	r2, [r3, #0]
 8006dac:	e00d      	b.n	8006dca <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	0bdb      	lsrs	r3, r3, #15
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d007      	beq.n	8006dca <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006dc8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b29      	cmp	r3, #41	; 0x29
 8006dd4:	d112      	bne.n	8006dfc <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2228      	movs	r2, #40	; 0x28
 8006dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2221      	movs	r2, #33	; 0x21
 8006de2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006de4:	2101      	movs	r1, #1
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 fc98 	bl	800771c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f7ff fdf8 	bl	80069ea <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006dfa:	e017      	b.n	8006e2c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	2b2a      	cmp	r3, #42	; 0x2a
 8006e06:	d111      	bne.n	8006e2c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2228      	movs	r2, #40	; 0x28
 8006e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2222      	movs	r2, #34	; 0x22
 8006e14:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006e16:	2102      	movs	r1, #2
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 fc7f 	bl	800771c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f7ff fde9 	bl	80069fe <HAL_I2C_SlaveRxCpltCallback>
}
 8006e2c:	bf00      	nop
 8006e2e:	3710      	adds	r7, #16
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b086      	sub	sp, #24
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e50:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2220      	movs	r2, #32
 8006e58:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006e5a:	7bfb      	ldrb	r3, [r7, #15]
 8006e5c:	2b21      	cmp	r3, #33	; 0x21
 8006e5e:	d002      	beq.n	8006e66 <I2C_ITSlaveCplt+0x32>
 8006e60:	7bfb      	ldrb	r3, [r7, #15]
 8006e62:	2b29      	cmp	r3, #41	; 0x29
 8006e64:	d108      	bne.n	8006e78 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006e66:	f248 0101 	movw	r1, #32769	; 0x8001
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fc56 	bl	800771c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2221      	movs	r2, #33	; 0x21
 8006e74:	631a      	str	r2, [r3, #48]	; 0x30
 8006e76:	e00d      	b.n	8006e94 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006e78:	7bfb      	ldrb	r3, [r7, #15]
 8006e7a:	2b22      	cmp	r3, #34	; 0x22
 8006e7c:	d002      	beq.n	8006e84 <I2C_ITSlaveCplt+0x50>
 8006e7e:	7bfb      	ldrb	r3, [r7, #15]
 8006e80:	2b2a      	cmp	r3, #42	; 0x2a
 8006e82:	d107      	bne.n	8006e94 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006e84:	f248 0102 	movw	r1, #32770	; 0x8002
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 fc47 	bl	800771c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2222      	movs	r2, #34	; 0x22
 8006e92:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ea2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	6859      	ldr	r1, [r3, #4]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	4b64      	ldr	r3, [pc, #400]	; (8007040 <I2C_ITSlaveCplt+0x20c>)
 8006eb0:	400b      	ands	r3, r1
 8006eb2:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f000 fa14 	bl	80072e2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	0b9b      	lsrs	r3, r3, #14
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d013      	beq.n	8006eee <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ed4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d020      	beq.n	8006f20 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	b29a      	uxth	r2, r3
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006eec:	e018      	b.n	8006f20 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	0bdb      	lsrs	r3, r3, #15
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d012      	beq.n	8006f20 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006f08:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d006      	beq.n	8006f20 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	b29a      	uxth	r2, r3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	089b      	lsrs	r3, r3, #2
 8006f24:	f003 0301 	and.w	r3, r3, #1
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d020      	beq.n	8006f6e <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f023 0304 	bic.w	r3, r3, #4
 8006f32:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3e:	b2d2      	uxtb	r2, r2
 8006f40:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00c      	beq.n	8006f6e <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	3b01      	subs	r3, #1
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d005      	beq.n	8006f84 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f7c:	f043 0204 	orr.w	r2, r3, #4
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d010      	beq.n	8006fbc <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 f8a7 	bl	80070f4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	2b28      	cmp	r3, #40	; 0x28
 8006fb0:	d141      	bne.n	8007036 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006fb2:	6979      	ldr	r1, [r7, #20]
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 f847 	bl	8007048 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006fba:	e03c      	b.n	8007036 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fc0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006fc4:	d014      	beq.n	8006ff0 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f7ff fed6 	bl	8006d78 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a1d      	ldr	r2, [pc, #116]	; (8007044 <I2C_ITSlaveCplt+0x210>)
 8006fd0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2220      	movs	r2, #32
 8006fd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f7ff fd20 	bl	8006a2e <HAL_I2C_ListenCpltCallback>
}
 8006fee:	e022      	b.n	8007036 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	2b22      	cmp	r3, #34	; 0x22
 8006ffa:	d10e      	bne.n	800701a <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2220      	movs	r2, #32
 8007000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7ff fcf3 	bl	80069fe <HAL_I2C_SlaveRxCpltCallback>
}
 8007018:	e00d      	b.n	8007036 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2220      	movs	r2, #32
 800701e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2200      	movs	r2, #0
 8007026:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f7ff fcda 	bl	80069ea <HAL_I2C_SlaveTxCpltCallback>
}
 8007036:	bf00      	nop
 8007038:	3718      	adds	r7, #24
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	fe00e800 	.word	0xfe00e800
 8007044:	ffff0000 	.word	0xffff0000

08007048 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a26      	ldr	r2, [pc, #152]	; (80070f0 <I2C_ITListenCplt+0xa8>)
 8007056:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2220      	movs	r2, #32
 8007062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	089b      	lsrs	r3, r3, #2
 8007078:	f003 0301 	and.w	r3, r3, #1
 800707c:	2b00      	cmp	r3, #0
 800707e:	d022      	beq.n	80070c6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708a:	b2d2      	uxtb	r2, r2
 800708c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007092:	1c5a      	adds	r2, r3, #1
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800709c:	2b00      	cmp	r3, #0
 800709e:	d012      	beq.n	80070c6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070a4:	3b01      	subs	r3, #1
 80070a6:	b29a      	uxth	r2, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	3b01      	subs	r3, #1
 80070b4:	b29a      	uxth	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070be:	f043 0204 	orr.w	r2, r3, #4
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80070c6:	f248 0103 	movw	r1, #32771	; 0x8003
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 fb26 	bl	800771c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2210      	movs	r2, #16
 80070d6:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f7ff fca4 	bl	8006a2e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80070e6:	bf00      	nop
 80070e8:	3708      	adds	r7, #8
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	ffff0000 	.word	0xffff0000

080070f4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007104:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a5d      	ldr	r2, [pc, #372]	; (8007288 <I2C_ITError+0x194>)
 8007112:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	431a      	orrs	r2, r3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007126:	7bfb      	ldrb	r3, [r7, #15]
 8007128:	2b28      	cmp	r3, #40	; 0x28
 800712a:	d005      	beq.n	8007138 <I2C_ITError+0x44>
 800712c:	7bfb      	ldrb	r3, [r7, #15]
 800712e:	2b29      	cmp	r3, #41	; 0x29
 8007130:	d002      	beq.n	8007138 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007132:	7bfb      	ldrb	r3, [r7, #15]
 8007134:	2b2a      	cmp	r3, #42	; 0x2a
 8007136:	d10b      	bne.n	8007150 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007138:	2103      	movs	r1, #3
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 faee 	bl	800771c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2228      	movs	r2, #40	; 0x28
 8007144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a50      	ldr	r2, [pc, #320]	; (800728c <I2C_ITError+0x198>)
 800714c:	635a      	str	r2, [r3, #52]	; 0x34
 800714e:	e011      	b.n	8007174 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007150:	f248 0103 	movw	r1, #32771	; 0x8003
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f000 fae1 	bl	800771c <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007160:	b2db      	uxtb	r3, r3
 8007162:	2b60      	cmp	r3, #96	; 0x60
 8007164:	d003      	beq.n	800716e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2220      	movs	r2, #32
 800716a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007178:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800717e:	2b00      	cmp	r3, #0
 8007180:	d039      	beq.n	80071f6 <I2C_ITError+0x102>
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	2b11      	cmp	r3, #17
 8007186:	d002      	beq.n	800718e <I2C_ITError+0x9a>
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	2b21      	cmp	r3, #33	; 0x21
 800718c:	d133      	bne.n	80071f6 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007198:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800719c:	d107      	bne.n	80071ae <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80071ac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7ff f842 	bl	800623c <HAL_DMA_GetState>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d017      	beq.n	80071ee <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c2:	4a33      	ldr	r2, [pc, #204]	; (8007290 <I2C_ITError+0x19c>)
 80071c4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d2:	4618      	mov	r0, r3
 80071d4:	f7fe ff42 	bl	800605c <HAL_DMA_Abort_IT>
 80071d8:	4603      	mov	r3, r0
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d04d      	beq.n	800727a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80071e8:	4610      	mov	r0, r2
 80071ea:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80071ec:	e045      	b.n	800727a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f850 	bl	8007294 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80071f4:	e041      	b.n	800727a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d039      	beq.n	8007272 <I2C_ITError+0x17e>
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	2b12      	cmp	r3, #18
 8007202:	d002      	beq.n	800720a <I2C_ITError+0x116>
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	2b22      	cmp	r3, #34	; 0x22
 8007208:	d133      	bne.n	8007272 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007214:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007218:	d107      	bne.n	800722a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007228:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800722e:	4618      	mov	r0, r3
 8007230:	f7ff f804 	bl	800623c <HAL_DMA_GetState>
 8007234:	4603      	mov	r3, r0
 8007236:	2b01      	cmp	r3, #1
 8007238:	d017      	beq.n	800726a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800723e:	4a14      	ldr	r2, [pc, #80]	; (8007290 <I2C_ITError+0x19c>)
 8007240:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800724e:	4618      	mov	r0, r3
 8007250:	f7fe ff04 	bl	800605c <HAL_DMA_Abort_IT>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d011      	beq.n	800727e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800725e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007264:	4610      	mov	r0, r2
 8007266:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007268:	e009      	b.n	800727e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 f812 	bl	8007294 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007270:	e005      	b.n	800727e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f000 f80e 	bl	8007294 <I2C_TreatErrorCallback>
  }
}
 8007278:	e002      	b.n	8007280 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800727a:	bf00      	nop
 800727c:	e000      	b.n	8007280 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800727e:	bf00      	nop
}
 8007280:	bf00      	nop
 8007282:	3710      	adds	r7, #16
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}
 8007288:	ffff0000 	.word	0xffff0000
 800728c:	08006a6b 	.word	0x08006a6b
 8007290:	0800732b 	.word	0x0800732b

08007294 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	2b60      	cmp	r3, #96	; 0x60
 80072a6:	d10e      	bne.n	80072c6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2220      	movs	r2, #32
 80072ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f7ff fbc9 	bl	8006a56 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80072c4:	e009      	b.n	80072da <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f7ff fbb4 	bl	8006a42 <HAL_I2C_ErrorCallback>
}
 80072da:	bf00      	nop
 80072dc:	3708      	adds	r7, #8
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}

080072e2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b083      	sub	sp, #12
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	f003 0302 	and.w	r3, r3, #2
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d103      	bne.n	8007300 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2200      	movs	r2, #0
 80072fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b01      	cmp	r3, #1
 800730c:	d007      	beq.n	800731e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	699a      	ldr	r2, [r3, #24]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f042 0201 	orr.w	r2, r2, #1
 800731c:	619a      	str	r2, [r3, #24]
  }
}
 800731e:	bf00      	nop
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr

0800732a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b084      	sub	sp, #16
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007336:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800733c:	2b00      	cmp	r3, #0
 800733e:	d003      	beq.n	8007348 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007344:	2200      	movs	r2, #0
 8007346:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800734c:	2b00      	cmp	r3, #0
 800734e:	d003      	beq.n	8007358 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007354:	2200      	movs	r2, #0
 8007356:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	f7ff ff9b 	bl	8007294 <I2C_TreatErrorCallback>
}
 800735e:	bf00      	nop
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}

08007366 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007366:	b580      	push	{r7, lr}
 8007368:	b084      	sub	sp, #16
 800736a:	af00      	add	r7, sp, #0
 800736c:	60f8      	str	r0, [r7, #12]
 800736e:	60b9      	str	r1, [r7, #8]
 8007370:	603b      	str	r3, [r7, #0]
 8007372:	4613      	mov	r3, r2
 8007374:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007376:	e022      	b.n	80073be <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800737e:	d01e      	beq.n	80073be <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007380:	f7fc ff02 	bl	8004188 <HAL_GetTick>
 8007384:	4602      	mov	r2, r0
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	683a      	ldr	r2, [r7, #0]
 800738c:	429a      	cmp	r2, r3
 800738e:	d302      	bcc.n	8007396 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d113      	bne.n	80073be <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800739a:	f043 0220 	orr.w	r2, r3, #32
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2220      	movs	r2, #32
 80073a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e00f      	b.n	80073de <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	699a      	ldr	r2, [r3, #24]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	4013      	ands	r3, r2
 80073c8:	68ba      	ldr	r2, [r7, #8]
 80073ca:	429a      	cmp	r2, r3
 80073cc:	bf0c      	ite	eq
 80073ce:	2301      	moveq	r3, #1
 80073d0:	2300      	movne	r3, #0
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	461a      	mov	r2, r3
 80073d6:	79fb      	ldrb	r3, [r7, #7]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d0cd      	beq.n	8007378 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3710      	adds	r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}

080073e6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80073e6:	b580      	push	{r7, lr}
 80073e8:	b084      	sub	sp, #16
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	60f8      	str	r0, [r7, #12]
 80073ee:	60b9      	str	r1, [r7, #8]
 80073f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80073f2:	e02c      	b.n	800744e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	68b9      	ldr	r1, [r7, #8]
 80073f8:	68f8      	ldr	r0, [r7, #12]
 80073fa:	f000 f871 	bl	80074e0 <I2C_IsErrorOccurred>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d001      	beq.n	8007408 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	e02a      	b.n	800745e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800740e:	d01e      	beq.n	800744e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007410:	f7fc feba 	bl	8004188 <HAL_GetTick>
 8007414:	4602      	mov	r2, r0
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	429a      	cmp	r2, r3
 800741e:	d302      	bcc.n	8007426 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d113      	bne.n	800744e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800742a:	f043 0220 	orr.w	r2, r3, #32
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2220      	movs	r2, #32
 8007436:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2200      	movs	r2, #0
 800743e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e007      	b.n	800745e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	699b      	ldr	r3, [r3, #24]
 8007454:	f003 0302 	and.w	r3, r3, #2
 8007458:	2b02      	cmp	r3, #2
 800745a:	d1cb      	bne.n	80073f4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007466:	b580      	push	{r7, lr}
 8007468:	b084      	sub	sp, #16
 800746a:	af00      	add	r7, sp, #0
 800746c:	60f8      	str	r0, [r7, #12]
 800746e:	60b9      	str	r1, [r7, #8]
 8007470:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007472:	e028      	b.n	80074c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	68b9      	ldr	r1, [r7, #8]
 8007478:	68f8      	ldr	r0, [r7, #12]
 800747a:	f000 f831 	bl	80074e0 <I2C_IsErrorOccurred>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	e026      	b.n	80074d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007488:	f7fc fe7e 	bl	8004188 <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	68ba      	ldr	r2, [r7, #8]
 8007494:	429a      	cmp	r2, r3
 8007496:	d302      	bcc.n	800749e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d113      	bne.n	80074c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074a2:	f043 0220 	orr.w	r2, r3, #32
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2220      	movs	r2, #32
 80074ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e007      	b.n	80074d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	699b      	ldr	r3, [r3, #24]
 80074cc:	f003 0320 	and.w	r3, r3, #32
 80074d0:	2b20      	cmp	r3, #32
 80074d2:	d1cf      	bne.n	8007474 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
	...

080074e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b08a      	sub	sp, #40	; 0x28
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074ec:	2300      	movs	r3, #0
 80074ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	699b      	ldr	r3, [r3, #24]
 80074f8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80074fa:	2300      	movs	r3, #0
 80074fc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	f003 0310 	and.w	r3, r3, #16
 8007508:	2b00      	cmp	r3, #0
 800750a:	d075      	beq.n	80075f8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2210      	movs	r2, #16
 8007512:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007514:	e056      	b.n	80075c4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800751c:	d052      	beq.n	80075c4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800751e:	f7fc fe33 	bl	8004188 <HAL_GetTick>
 8007522:	4602      	mov	r2, r0
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	68ba      	ldr	r2, [r7, #8]
 800752a:	429a      	cmp	r2, r3
 800752c:	d302      	bcc.n	8007534 <I2C_IsErrorOccurred+0x54>
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d147      	bne.n	80075c4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800753e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007546:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007552:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007556:	d12e      	bne.n	80075b6 <I2C_IsErrorOccurred+0xd6>
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800755e:	d02a      	beq.n	80075b6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8007560:	7cfb      	ldrb	r3, [r7, #19]
 8007562:	2b20      	cmp	r3, #32
 8007564:	d027      	beq.n	80075b6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	685a      	ldr	r2, [r3, #4]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007574:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007576:	f7fc fe07 	bl	8004188 <HAL_GetTick>
 800757a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800757c:	e01b      	b.n	80075b6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800757e:	f7fc fe03 	bl	8004188 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b19      	cmp	r3, #25
 800758a:	d914      	bls.n	80075b6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007590:	f043 0220 	orr.w	r2, r3, #32
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2220      	movs	r2, #32
 800759c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	f003 0320 	and.w	r3, r3, #32
 80075c0:	2b20      	cmp	r3, #32
 80075c2:	d1dc      	bne.n	800757e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	699b      	ldr	r3, [r3, #24]
 80075ca:	f003 0320 	and.w	r3, r3, #32
 80075ce:	2b20      	cmp	r3, #32
 80075d0:	d003      	beq.n	80075da <I2C_IsErrorOccurred+0xfa>
 80075d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d09d      	beq.n	8007516 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80075da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d103      	bne.n	80075ea <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	2220      	movs	r2, #32
 80075e8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80075ea:	6a3b      	ldr	r3, [r7, #32]
 80075ec:	f043 0304 	orr.w	r3, r3, #4
 80075f0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00b      	beq.n	8007622 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800760a:	6a3b      	ldr	r3, [r7, #32]
 800760c:	f043 0301 	orr.w	r3, r3, #1
 8007610:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f44f 7280 	mov.w	r2, #256	; 0x100
 800761a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007628:	2b00      	cmp	r3, #0
 800762a:	d00b      	beq.n	8007644 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800762c:	6a3b      	ldr	r3, [r7, #32]
 800762e:	f043 0308 	orr.w	r3, r3, #8
 8007632:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800763c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00b      	beq.n	8007666 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800764e:	6a3b      	ldr	r3, [r7, #32]
 8007650:	f043 0302 	orr.w	r3, r3, #2
 8007654:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800765e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007660:	2301      	movs	r3, #1
 8007662:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8007666:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800766a:	2b00      	cmp	r3, #0
 800766c:	d01c      	beq.n	80076a8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800766e:	68f8      	ldr	r0, [r7, #12]
 8007670:	f7ff fe37 	bl	80072e2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	6859      	ldr	r1, [r3, #4]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681a      	ldr	r2, [r3, #0]
 800767e:	4b0d      	ldr	r3, [pc, #52]	; (80076b4 <I2C_IsErrorOccurred+0x1d4>)
 8007680:	400b      	ands	r3, r1
 8007682:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007688:	6a3b      	ldr	r3, [r7, #32]
 800768a:	431a      	orrs	r2, r3
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2220      	movs	r2, #32
 8007694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80076a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3728      	adds	r7, #40	; 0x28
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}
 80076b4:	fe00e800 	.word	0xfe00e800

080076b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b087      	sub	sp, #28
 80076bc:	af00      	add	r7, sp, #0
 80076be:	60f8      	str	r0, [r7, #12]
 80076c0:	607b      	str	r3, [r7, #4]
 80076c2:	460b      	mov	r3, r1
 80076c4:	817b      	strh	r3, [r7, #10]
 80076c6:	4613      	mov	r3, r2
 80076c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076ca:	897b      	ldrh	r3, [r7, #10]
 80076cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80076d0:	7a7b      	ldrb	r3, [r7, #9]
 80076d2:	041b      	lsls	r3, r3, #16
 80076d4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076d8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076de:	6a3b      	ldr	r3, [r7, #32]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076e6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	685a      	ldr	r2, [r3, #4]
 80076ee:	6a3b      	ldr	r3, [r7, #32]
 80076f0:	0d5b      	lsrs	r3, r3, #21
 80076f2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80076f6:	4b08      	ldr	r3, [pc, #32]	; (8007718 <I2C_TransferConfig+0x60>)
 80076f8:	430b      	orrs	r3, r1
 80076fa:	43db      	mvns	r3, r3
 80076fc:	ea02 0103 	and.w	r1, r2, r3
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	697a      	ldr	r2, [r7, #20]
 8007706:	430a      	orrs	r2, r1
 8007708:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800770a:	bf00      	nop
 800770c:	371c      	adds	r7, #28
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr
 8007716:	bf00      	nop
 8007718:	03ff63ff 	.word	0x03ff63ff

0800771c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800771c:	b480      	push	{r7}
 800771e:	b085      	sub	sp, #20
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	460b      	mov	r3, r1
 8007726:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007728:	2300      	movs	r3, #0
 800772a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800772c:	887b      	ldrh	r3, [r7, #2]
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	2b00      	cmp	r3, #0
 8007734:	d00f      	beq.n	8007756 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800773c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007744:	b2db      	uxtb	r3, r3
 8007746:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800774a:	2b28      	cmp	r3, #40	; 0x28
 800774c:	d003      	beq.n	8007756 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8007754:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007756:	887b      	ldrh	r3, [r7, #2]
 8007758:	f003 0302 	and.w	r3, r3, #2
 800775c:	2b00      	cmp	r3, #0
 800775e:	d00f      	beq.n	8007780 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8007766:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800776e:	b2db      	uxtb	r3, r3
 8007770:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007774:	2b28      	cmp	r3, #40	; 0x28
 8007776:	d003      	beq.n	8007780 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800777e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007780:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007784:	2b00      	cmp	r3, #0
 8007786:	da03      	bge.n	8007790 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800778e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007790:	887b      	ldrh	r3, [r7, #2]
 8007792:	2b10      	cmp	r3, #16
 8007794:	d103      	bne.n	800779e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800779c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800779e:	887b      	ldrh	r3, [r7, #2]
 80077a0:	2b20      	cmp	r3, #32
 80077a2:	d103      	bne.n	80077ac <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f043 0320 	orr.w	r3, r3, #32
 80077aa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80077ac:	887b      	ldrh	r3, [r7, #2]
 80077ae:	2b40      	cmp	r3, #64	; 0x40
 80077b0:	d103      	bne.n	80077ba <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077b8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	6819      	ldr	r1, [r3, #0]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	43da      	mvns	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	400a      	ands	r2, r1
 80077ca:	601a      	str	r2, [r3, #0]
}
 80077cc:	bf00      	nop
 80077ce:	3714      	adds	r7, #20
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b20      	cmp	r3, #32
 80077ec:	d138      	bne.n	8007860 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d101      	bne.n	80077fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80077f8:	2302      	movs	r3, #2
 80077fa:	e032      	b.n	8007862 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2224      	movs	r2, #36	; 0x24
 8007808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f022 0201 	bic.w	r2, r2, #1
 800781a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800782a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	6819      	ldr	r1, [r3, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	683a      	ldr	r2, [r7, #0]
 8007838:	430a      	orrs	r2, r1
 800783a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f042 0201 	orr.w	r2, r2, #1
 800784a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2220      	movs	r2, #32
 8007850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800785c:	2300      	movs	r3, #0
 800785e:	e000      	b.n	8007862 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007860:	2302      	movs	r3, #2
  }
}
 8007862:	4618      	mov	r0, r3
 8007864:	370c      	adds	r7, #12
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr

0800786e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800786e:	b480      	push	{r7}
 8007870:	b085      	sub	sp, #20
 8007872:	af00      	add	r7, sp, #0
 8007874:	6078      	str	r0, [r7, #4]
 8007876:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800787e:	b2db      	uxtb	r3, r3
 8007880:	2b20      	cmp	r3, #32
 8007882:	d139      	bne.n	80078f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800788a:	2b01      	cmp	r3, #1
 800788c:	d101      	bne.n	8007892 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800788e:	2302      	movs	r3, #2
 8007890:	e033      	b.n	80078fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2201      	movs	r2, #1
 8007896:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2224      	movs	r2, #36	; 0x24
 800789e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f022 0201 	bic.w	r2, r2, #1
 80078b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80078c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	021b      	lsls	r3, r3, #8
 80078c6:	68fa      	ldr	r2, [r7, #12]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	68fa      	ldr	r2, [r7, #12]
 80078d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681a      	ldr	r2, [r3, #0]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f042 0201 	orr.w	r2, r2, #1
 80078e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2220      	movs	r2, #32
 80078e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80078f4:	2300      	movs	r3, #0
 80078f6:	e000      	b.n	80078fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80078f8:	2302      	movs	r3, #2
  }
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
	...

08007908 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8007908:	b480      	push	{r7}
 800790a:	b085      	sub	sp, #20
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007910:	4b0b      	ldr	r3, [pc, #44]	; (8007940 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007914:	4a0a      	ldr	r2, [pc, #40]	; (8007940 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007916:	f043 0301 	orr.w	r3, r3, #1
 800791a:	6613      	str	r3, [r2, #96]	; 0x60
 800791c:	4b08      	ldr	r3, [pc, #32]	; (8007940 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800791e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007920:	f003 0301 	and.w	r3, r3, #1
 8007924:	60fb      	str	r3, [r7, #12]
 8007926:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8007928:	4b06      	ldr	r3, [pc, #24]	; (8007944 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	4905      	ldr	r1, [pc, #20]	; (8007944 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4313      	orrs	r3, r2
 8007932:	604b      	str	r3, [r1, #4]
}
 8007934:	bf00      	nop
 8007936:	3714      	adds	r7, #20
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr
 8007940:	40021000 	.word	0x40021000
 8007944:	40010000 	.word	0x40010000

08007948 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007948:	b480      	push	{r7}
 800794a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800794c:	4b05      	ldr	r3, [pc, #20]	; (8007964 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a04      	ldr	r2, [pc, #16]	; (8007964 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007956:	6013      	str	r3, [r2, #0]
}
 8007958:	bf00      	nop
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	40007000 	.word	0x40007000

08007968 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007968:	b480      	push	{r7}
 800796a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800796c:	4b04      	ldr	r3, [pc, #16]	; (8007980 <HAL_PWREx_GetVoltageRange+0x18>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007974:	4618      	mov	r0, r3
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop
 8007980:	40007000 	.word	0x40007000

08007984 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007984:	b480      	push	{r7}
 8007986:	b085      	sub	sp, #20
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007992:	d130      	bne.n	80079f6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007994:	4b23      	ldr	r3, [pc, #140]	; (8007a24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800799c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079a0:	d038      	beq.n	8007a14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80079a2:	4b20      	ldr	r3, [pc, #128]	; (8007a24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80079aa:	4a1e      	ldr	r2, [pc, #120]	; (8007a24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80079ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80079b0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80079b2:	4b1d      	ldr	r3, [pc, #116]	; (8007a28 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2232      	movs	r2, #50	; 0x32
 80079b8:	fb02 f303 	mul.w	r3, r2, r3
 80079bc:	4a1b      	ldr	r2, [pc, #108]	; (8007a2c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80079be:	fba2 2303 	umull	r2, r3, r2, r3
 80079c2:	0c9b      	lsrs	r3, r3, #18
 80079c4:	3301      	adds	r3, #1
 80079c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80079c8:	e002      	b.n	80079d0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	3b01      	subs	r3, #1
 80079ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80079d0:	4b14      	ldr	r3, [pc, #80]	; (8007a24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079dc:	d102      	bne.n	80079e4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d1f2      	bne.n	80079ca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80079e4:	4b0f      	ldr	r3, [pc, #60]	; (8007a24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80079e6:	695b      	ldr	r3, [r3, #20]
 80079e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079f0:	d110      	bne.n	8007a14 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e00f      	b.n	8007a16 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80079f6:	4b0b      	ldr	r3, [pc, #44]	; (8007a24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80079fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a02:	d007      	beq.n	8007a14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007a04:	4b07      	ldr	r3, [pc, #28]	; (8007a24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007a0c:	4a05      	ldr	r2, [pc, #20]	; (8007a24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007a0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007a12:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007a14:	2300      	movs	r3, #0
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3714      	adds	r7, #20
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr
 8007a22:	bf00      	nop
 8007a24:	40007000 	.word	0x40007000
 8007a28:	20000004 	.word	0x20000004
 8007a2c:	431bde83 	.word	0x431bde83

08007a30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b088      	sub	sp, #32
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d102      	bne.n	8007a44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	f000 bc02 	b.w	8008248 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a44:	4b96      	ldr	r3, [pc, #600]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	f003 030c 	and.w	r3, r3, #12
 8007a4c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a4e:	4b94      	ldr	r3, [pc, #592]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	f003 0303 	and.w	r3, r3, #3
 8007a56:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f003 0310 	and.w	r3, r3, #16
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	f000 80e4 	beq.w	8007c2e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d007      	beq.n	8007a7c <HAL_RCC_OscConfig+0x4c>
 8007a6c:	69bb      	ldr	r3, [r7, #24]
 8007a6e:	2b0c      	cmp	r3, #12
 8007a70:	f040 808b 	bne.w	8007b8a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	f040 8087 	bne.w	8007b8a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007a7c:	4b88      	ldr	r3, [pc, #544]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0302 	and.w	r3, r3, #2
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d005      	beq.n	8007a94 <HAL_RCC_OscConfig+0x64>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d101      	bne.n	8007a94 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	e3d9      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6a1a      	ldr	r2, [r3, #32]
 8007a98:	4b81      	ldr	r3, [pc, #516]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f003 0308 	and.w	r3, r3, #8
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d004      	beq.n	8007aae <HAL_RCC_OscConfig+0x7e>
 8007aa4:	4b7e      	ldr	r3, [pc, #504]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007aac:	e005      	b.n	8007aba <HAL_RCC_OscConfig+0x8a>
 8007aae:	4b7c      	ldr	r3, [pc, #496]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007ab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ab4:	091b      	lsrs	r3, r3, #4
 8007ab6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d223      	bcs.n	8007b06 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f000 fdbe 	bl	8008644 <RCC_SetFlashLatencyFromMSIRange>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d001      	beq.n	8007ad2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e3ba      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007ad2:	4b73      	ldr	r3, [pc, #460]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a72      	ldr	r2, [pc, #456]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007ad8:	f043 0308 	orr.w	r3, r3, #8
 8007adc:	6013      	str	r3, [r2, #0]
 8007ade:	4b70      	ldr	r3, [pc, #448]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	496d      	ldr	r1, [pc, #436]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007aec:	4313      	orrs	r3, r2
 8007aee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007af0:	4b6b      	ldr	r3, [pc, #428]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	69db      	ldr	r3, [r3, #28]
 8007afc:	021b      	lsls	r3, r3, #8
 8007afe:	4968      	ldr	r1, [pc, #416]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b00:	4313      	orrs	r3, r2
 8007b02:	604b      	str	r3, [r1, #4]
 8007b04:	e025      	b.n	8007b52 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007b06:	4b66      	ldr	r3, [pc, #408]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a65      	ldr	r2, [pc, #404]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b0c:	f043 0308 	orr.w	r3, r3, #8
 8007b10:	6013      	str	r3, [r2, #0]
 8007b12:	4b63      	ldr	r3, [pc, #396]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	4960      	ldr	r1, [pc, #384]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b20:	4313      	orrs	r3, r2
 8007b22:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007b24:	4b5e      	ldr	r3, [pc, #376]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	69db      	ldr	r3, [r3, #28]
 8007b30:	021b      	lsls	r3, r3, #8
 8007b32:	495b      	ldr	r1, [pc, #364]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b34:	4313      	orrs	r3, r2
 8007b36:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007b38:	69bb      	ldr	r3, [r7, #24]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d109      	bne.n	8007b52 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a1b      	ldr	r3, [r3, #32]
 8007b42:	4618      	mov	r0, r3
 8007b44:	f000 fd7e 	bl	8008644 <RCC_SetFlashLatencyFromMSIRange>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d001      	beq.n	8007b52 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e37a      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007b52:	f000 fc81 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 8007b56:	4602      	mov	r2, r0
 8007b58:	4b51      	ldr	r3, [pc, #324]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b5a:	689b      	ldr	r3, [r3, #8]
 8007b5c:	091b      	lsrs	r3, r3, #4
 8007b5e:	f003 030f 	and.w	r3, r3, #15
 8007b62:	4950      	ldr	r1, [pc, #320]	; (8007ca4 <HAL_RCC_OscConfig+0x274>)
 8007b64:	5ccb      	ldrb	r3, [r1, r3]
 8007b66:	f003 031f 	and.w	r3, r3, #31
 8007b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b6e:	4a4e      	ldr	r2, [pc, #312]	; (8007ca8 <HAL_RCC_OscConfig+0x278>)
 8007b70:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007b72:	4b4e      	ldr	r3, [pc, #312]	; (8007cac <HAL_RCC_OscConfig+0x27c>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7fc f99a 	bl	8003eb0 <HAL_InitTick>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007b80:	7bfb      	ldrb	r3, [r7, #15]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d052      	beq.n	8007c2c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8007b86:	7bfb      	ldrb	r3, [r7, #15]
 8007b88:	e35e      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	699b      	ldr	r3, [r3, #24]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d032      	beq.n	8007bf8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007b92:	4b43      	ldr	r3, [pc, #268]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a42      	ldr	r2, [pc, #264]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007b98:	f043 0301 	orr.w	r3, r3, #1
 8007b9c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007b9e:	f7fc faf3 	bl	8004188 <HAL_GetTick>
 8007ba2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007ba4:	e008      	b.n	8007bb8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007ba6:	f7fc faef 	bl	8004188 <HAL_GetTick>
 8007baa:	4602      	mov	r2, r0
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	1ad3      	subs	r3, r2, r3
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d901      	bls.n	8007bb8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007bb4:	2303      	movs	r3, #3
 8007bb6:	e347      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007bb8:	4b39      	ldr	r3, [pc, #228]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f003 0302 	and.w	r3, r3, #2
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d0f0      	beq.n	8007ba6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007bc4:	4b36      	ldr	r3, [pc, #216]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a35      	ldr	r2, [pc, #212]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007bca:	f043 0308 	orr.w	r3, r3, #8
 8007bce:	6013      	str	r3, [r2, #0]
 8007bd0:	4b33      	ldr	r3, [pc, #204]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6a1b      	ldr	r3, [r3, #32]
 8007bdc:	4930      	ldr	r1, [pc, #192]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007bde:	4313      	orrs	r3, r2
 8007be0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007be2:	4b2f      	ldr	r3, [pc, #188]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	69db      	ldr	r3, [r3, #28]
 8007bee:	021b      	lsls	r3, r3, #8
 8007bf0:	492b      	ldr	r1, [pc, #172]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	604b      	str	r3, [r1, #4]
 8007bf6:	e01a      	b.n	8007c2e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007bf8:	4b29      	ldr	r3, [pc, #164]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a28      	ldr	r2, [pc, #160]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007bfe:	f023 0301 	bic.w	r3, r3, #1
 8007c02:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007c04:	f7fc fac0 	bl	8004188 <HAL_GetTick>
 8007c08:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007c0a:	e008      	b.n	8007c1e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007c0c:	f7fc fabc 	bl	8004188 <HAL_GetTick>
 8007c10:	4602      	mov	r2, r0
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	1ad3      	subs	r3, r2, r3
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	d901      	bls.n	8007c1e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e314      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007c1e:	4b20      	ldr	r3, [pc, #128]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f003 0302 	and.w	r3, r3, #2
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d1f0      	bne.n	8007c0c <HAL_RCC_OscConfig+0x1dc>
 8007c2a:	e000      	b.n	8007c2e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007c2c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d073      	beq.n	8007d22 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	2b08      	cmp	r3, #8
 8007c3e:	d005      	beq.n	8007c4c <HAL_RCC_OscConfig+0x21c>
 8007c40:	69bb      	ldr	r3, [r7, #24]
 8007c42:	2b0c      	cmp	r3, #12
 8007c44:	d10e      	bne.n	8007c64 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	2b03      	cmp	r3, #3
 8007c4a:	d10b      	bne.n	8007c64 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c4c:	4b14      	ldr	r3, [pc, #80]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d063      	beq.n	8007d20 <HAL_RCC_OscConfig+0x2f0>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d15f      	bne.n	8007d20 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e2f1      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c6c:	d106      	bne.n	8007c7c <HAL_RCC_OscConfig+0x24c>
 8007c6e:	4b0c      	ldr	r3, [pc, #48]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a0b      	ldr	r2, [pc, #44]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c78:	6013      	str	r3, [r2, #0]
 8007c7a:	e025      	b.n	8007cc8 <HAL_RCC_OscConfig+0x298>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007c84:	d114      	bne.n	8007cb0 <HAL_RCC_OscConfig+0x280>
 8007c86:	4b06      	ldr	r3, [pc, #24]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a05      	ldr	r2, [pc, #20]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007c8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007c90:	6013      	str	r3, [r2, #0]
 8007c92:	4b03      	ldr	r3, [pc, #12]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4a02      	ldr	r2, [pc, #8]	; (8007ca0 <HAL_RCC_OscConfig+0x270>)
 8007c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c9c:	6013      	str	r3, [r2, #0]
 8007c9e:	e013      	b.n	8007cc8 <HAL_RCC_OscConfig+0x298>
 8007ca0:	40021000 	.word	0x40021000
 8007ca4:	08010730 	.word	0x08010730
 8007ca8:	20000004 	.word	0x20000004
 8007cac:	20000008 	.word	0x20000008
 8007cb0:	4ba0      	ldr	r3, [pc, #640]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a9f      	ldr	r2, [pc, #636]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007cb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cba:	6013      	str	r3, [r2, #0]
 8007cbc:	4b9d      	ldr	r3, [pc, #628]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a9c      	ldr	r2, [pc, #624]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007cc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007cc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d013      	beq.n	8007cf8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cd0:	f7fc fa5a 	bl	8004188 <HAL_GetTick>
 8007cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007cd6:	e008      	b.n	8007cea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007cd8:	f7fc fa56 	bl	8004188 <HAL_GetTick>
 8007cdc:	4602      	mov	r2, r0
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	1ad3      	subs	r3, r2, r3
 8007ce2:	2b64      	cmp	r3, #100	; 0x64
 8007ce4:	d901      	bls.n	8007cea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e2ae      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007cea:	4b92      	ldr	r3, [pc, #584]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d0f0      	beq.n	8007cd8 <HAL_RCC_OscConfig+0x2a8>
 8007cf6:	e014      	b.n	8007d22 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cf8:	f7fc fa46 	bl	8004188 <HAL_GetTick>
 8007cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007cfe:	e008      	b.n	8007d12 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d00:	f7fc fa42 	bl	8004188 <HAL_GetTick>
 8007d04:	4602      	mov	r2, r0
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	1ad3      	subs	r3, r2, r3
 8007d0a:	2b64      	cmp	r3, #100	; 0x64
 8007d0c:	d901      	bls.n	8007d12 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007d0e:	2303      	movs	r3, #3
 8007d10:	e29a      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007d12:	4b88      	ldr	r3, [pc, #544]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1f0      	bne.n	8007d00 <HAL_RCC_OscConfig+0x2d0>
 8007d1e:	e000      	b.n	8007d22 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0302 	and.w	r3, r3, #2
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d060      	beq.n	8007df0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	2b04      	cmp	r3, #4
 8007d32:	d005      	beq.n	8007d40 <HAL_RCC_OscConfig+0x310>
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	2b0c      	cmp	r3, #12
 8007d38:	d119      	bne.n	8007d6e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	2b02      	cmp	r3, #2
 8007d3e:	d116      	bne.n	8007d6e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007d40:	4b7c      	ldr	r3, [pc, #496]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d005      	beq.n	8007d58 <HAL_RCC_OscConfig+0x328>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d101      	bne.n	8007d58 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	e277      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d58:	4b76      	ldr	r3, [pc, #472]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	691b      	ldr	r3, [r3, #16]
 8007d64:	061b      	lsls	r3, r3, #24
 8007d66:	4973      	ldr	r1, [pc, #460]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007d6c:	e040      	b.n	8007df0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	68db      	ldr	r3, [r3, #12]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d023      	beq.n	8007dbe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d76:	4b6f      	ldr	r3, [pc, #444]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a6e      	ldr	r2, [pc, #440]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d82:	f7fc fa01 	bl	8004188 <HAL_GetTick>
 8007d86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d88:	e008      	b.n	8007d9c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d8a:	f7fc f9fd 	bl	8004188 <HAL_GetTick>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	1ad3      	subs	r3, r2, r3
 8007d94:	2b02      	cmp	r3, #2
 8007d96:	d901      	bls.n	8007d9c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	e255      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d9c:	4b65      	ldr	r3, [pc, #404]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d0f0      	beq.n	8007d8a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007da8:	4b62      	ldr	r3, [pc, #392]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	691b      	ldr	r3, [r3, #16]
 8007db4:	061b      	lsls	r3, r3, #24
 8007db6:	495f      	ldr	r1, [pc, #380]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007db8:	4313      	orrs	r3, r2
 8007dba:	604b      	str	r3, [r1, #4]
 8007dbc:	e018      	b.n	8007df0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007dbe:	4b5d      	ldr	r3, [pc, #372]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4a5c      	ldr	r2, [pc, #368]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007dc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dca:	f7fc f9dd 	bl	8004188 <HAL_GetTick>
 8007dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007dd0:	e008      	b.n	8007de4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007dd2:	f7fc f9d9 	bl	8004188 <HAL_GetTick>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	1ad3      	subs	r3, r2, r3
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	d901      	bls.n	8007de4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	e231      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007de4:	4b53      	ldr	r3, [pc, #332]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d1f0      	bne.n	8007dd2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f003 0308 	and.w	r3, r3, #8
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d03c      	beq.n	8007e76 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	695b      	ldr	r3, [r3, #20]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d01c      	beq.n	8007e3e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e04:	4b4b      	ldr	r3, [pc, #300]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e0a:	4a4a      	ldr	r2, [pc, #296]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007e0c:	f043 0301 	orr.w	r3, r3, #1
 8007e10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e14:	f7fc f9b8 	bl	8004188 <HAL_GetTick>
 8007e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e1a:	e008      	b.n	8007e2e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e1c:	f7fc f9b4 	bl	8004188 <HAL_GetTick>
 8007e20:	4602      	mov	r2, r0
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	1ad3      	subs	r3, r2, r3
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d901      	bls.n	8007e2e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	e20c      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e2e:	4b41      	ldr	r3, [pc, #260]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007e30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e34:	f003 0302 	and.w	r3, r3, #2
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d0ef      	beq.n	8007e1c <HAL_RCC_OscConfig+0x3ec>
 8007e3c:	e01b      	b.n	8007e76 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e3e:	4b3d      	ldr	r3, [pc, #244]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007e40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e44:	4a3b      	ldr	r2, [pc, #236]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007e46:	f023 0301 	bic.w	r3, r3, #1
 8007e4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e4e:	f7fc f99b 	bl	8004188 <HAL_GetTick>
 8007e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e54:	e008      	b.n	8007e68 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e56:	f7fc f997 	bl	8004188 <HAL_GetTick>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	2b02      	cmp	r3, #2
 8007e62:	d901      	bls.n	8007e68 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007e64:	2303      	movs	r3, #3
 8007e66:	e1ef      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e68:	4b32      	ldr	r3, [pc, #200]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007e6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e6e:	f003 0302 	and.w	r3, r3, #2
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1ef      	bne.n	8007e56 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f003 0304 	and.w	r3, r3, #4
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f000 80a6 	beq.w	8007fd0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e84:	2300      	movs	r3, #0
 8007e86:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007e88:	4b2a      	ldr	r3, [pc, #168]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d10d      	bne.n	8007eb0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e94:	4b27      	ldr	r3, [pc, #156]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007e96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e98:	4a26      	ldr	r2, [pc, #152]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007e9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e9e:	6593      	str	r3, [r2, #88]	; 0x58
 8007ea0:	4b24      	ldr	r3, [pc, #144]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ea8:	60bb      	str	r3, [r7, #8]
 8007eaa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007eac:	2301      	movs	r3, #1
 8007eae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007eb0:	4b21      	ldr	r3, [pc, #132]	; (8007f38 <HAL_RCC_OscConfig+0x508>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d118      	bne.n	8007eee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007ebc:	4b1e      	ldr	r3, [pc, #120]	; (8007f38 <HAL_RCC_OscConfig+0x508>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a1d      	ldr	r2, [pc, #116]	; (8007f38 <HAL_RCC_OscConfig+0x508>)
 8007ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ec6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ec8:	f7fc f95e 	bl	8004188 <HAL_GetTick>
 8007ecc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ece:	e008      	b.n	8007ee2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ed0:	f7fc f95a 	bl	8004188 <HAL_GetTick>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	1ad3      	subs	r3, r2, r3
 8007eda:	2b02      	cmp	r3, #2
 8007edc:	d901      	bls.n	8007ee2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007ede:	2303      	movs	r3, #3
 8007ee0:	e1b2      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ee2:	4b15      	ldr	r3, [pc, #84]	; (8007f38 <HAL_RCC_OscConfig+0x508>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d0f0      	beq.n	8007ed0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d108      	bne.n	8007f08 <HAL_RCC_OscConfig+0x4d8>
 8007ef6:	4b0f      	ldr	r3, [pc, #60]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007efc:	4a0d      	ldr	r2, [pc, #52]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007efe:	f043 0301 	orr.w	r3, r3, #1
 8007f02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007f06:	e029      	b.n	8007f5c <HAL_RCC_OscConfig+0x52c>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	2b05      	cmp	r3, #5
 8007f0e:	d115      	bne.n	8007f3c <HAL_RCC_OscConfig+0x50c>
 8007f10:	4b08      	ldr	r3, [pc, #32]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f16:	4a07      	ldr	r2, [pc, #28]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007f18:	f043 0304 	orr.w	r3, r3, #4
 8007f1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007f20:	4b04      	ldr	r3, [pc, #16]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f26:	4a03      	ldr	r2, [pc, #12]	; (8007f34 <HAL_RCC_OscConfig+0x504>)
 8007f28:	f043 0301 	orr.w	r3, r3, #1
 8007f2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007f30:	e014      	b.n	8007f5c <HAL_RCC_OscConfig+0x52c>
 8007f32:	bf00      	nop
 8007f34:	40021000 	.word	0x40021000
 8007f38:	40007000 	.word	0x40007000
 8007f3c:	4b9a      	ldr	r3, [pc, #616]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f42:	4a99      	ldr	r2, [pc, #612]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007f44:	f023 0301 	bic.w	r3, r3, #1
 8007f48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007f4c:	4b96      	ldr	r3, [pc, #600]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f52:	4a95      	ldr	r2, [pc, #596]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007f54:	f023 0304 	bic.w	r3, r3, #4
 8007f58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d016      	beq.n	8007f92 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f64:	f7fc f910 	bl	8004188 <HAL_GetTick>
 8007f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f6a:	e00a      	b.n	8007f82 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f6c:	f7fc f90c 	bl	8004188 <HAL_GetTick>
 8007f70:	4602      	mov	r2, r0
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	1ad3      	subs	r3, r2, r3
 8007f76:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d901      	bls.n	8007f82 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e162      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f82:	4b89      	ldr	r3, [pc, #548]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f88:	f003 0302 	and.w	r3, r3, #2
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d0ed      	beq.n	8007f6c <HAL_RCC_OscConfig+0x53c>
 8007f90:	e015      	b.n	8007fbe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f92:	f7fc f8f9 	bl	8004188 <HAL_GetTick>
 8007f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007f98:	e00a      	b.n	8007fb0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f9a:	f7fc f8f5 	bl	8004188 <HAL_GetTick>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	1ad3      	subs	r3, r2, r3
 8007fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d901      	bls.n	8007fb0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007fac:	2303      	movs	r3, #3
 8007fae:	e14b      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007fb0:	4b7d      	ldr	r3, [pc, #500]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fb6:	f003 0302 	and.w	r3, r3, #2
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d1ed      	bne.n	8007f9a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007fbe:	7ffb      	ldrb	r3, [r7, #31]
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d105      	bne.n	8007fd0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fc4:	4b78      	ldr	r3, [pc, #480]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fc8:	4a77      	ldr	r2, [pc, #476]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007fca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f003 0320 	and.w	r3, r3, #32
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d03c      	beq.n	8008056 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d01c      	beq.n	800801e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007fe4:	4b70      	ldr	r3, [pc, #448]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007fe6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007fea:	4a6f      	ldr	r2, [pc, #444]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8007fec:	f043 0301 	orr.w	r3, r3, #1
 8007ff0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ff4:	f7fc f8c8 	bl	8004188 <HAL_GetTick>
 8007ff8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ffa:	e008      	b.n	800800e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ffc:	f7fc f8c4 	bl	8004188 <HAL_GetTick>
 8008000:	4602      	mov	r2, r0
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	1ad3      	subs	r3, r2, r3
 8008006:	2b02      	cmp	r3, #2
 8008008:	d901      	bls.n	800800e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800800a:	2303      	movs	r3, #3
 800800c:	e11c      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800800e:	4b66      	ldr	r3, [pc, #408]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008010:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008014:	f003 0302 	and.w	r3, r3, #2
 8008018:	2b00      	cmp	r3, #0
 800801a:	d0ef      	beq.n	8007ffc <HAL_RCC_OscConfig+0x5cc>
 800801c:	e01b      	b.n	8008056 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800801e:	4b62      	ldr	r3, [pc, #392]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008020:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008024:	4a60      	ldr	r2, [pc, #384]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008026:	f023 0301 	bic.w	r3, r3, #1
 800802a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800802e:	f7fc f8ab 	bl	8004188 <HAL_GetTick>
 8008032:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008034:	e008      	b.n	8008048 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008036:	f7fc f8a7 	bl	8004188 <HAL_GetTick>
 800803a:	4602      	mov	r2, r0
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	2b02      	cmp	r3, #2
 8008042:	d901      	bls.n	8008048 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8008044:	2303      	movs	r3, #3
 8008046:	e0ff      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008048:	4b57      	ldr	r3, [pc, #348]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 800804a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800804e:	f003 0302 	and.w	r3, r3, #2
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1ef      	bne.n	8008036 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800805a:	2b00      	cmp	r3, #0
 800805c:	f000 80f3 	beq.w	8008246 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008064:	2b02      	cmp	r3, #2
 8008066:	f040 80c9 	bne.w	80081fc <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800806a:	4b4f      	ldr	r3, [pc, #316]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 800806c:	68db      	ldr	r3, [r3, #12]
 800806e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	f003 0203 	and.w	r2, r3, #3
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800807a:	429a      	cmp	r2, r3
 800807c:	d12c      	bne.n	80080d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008088:	3b01      	subs	r3, #1
 800808a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800808c:	429a      	cmp	r2, r3
 800808e:	d123      	bne.n	80080d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800809a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800809c:	429a      	cmp	r2, r3
 800809e:	d11b      	bne.n	80080d8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080aa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d113      	bne.n	80080d8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080ba:	085b      	lsrs	r3, r3, #1
 80080bc:	3b01      	subs	r3, #1
 80080be:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d109      	bne.n	80080d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ce:	085b      	lsrs	r3, r3, #1
 80080d0:	3b01      	subs	r3, #1
 80080d2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d06b      	beq.n	80081b0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80080d8:	69bb      	ldr	r3, [r7, #24]
 80080da:	2b0c      	cmp	r3, #12
 80080dc:	d062      	beq.n	80081a4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80080de:	4b32      	ldr	r3, [pc, #200]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d001      	beq.n	80080ee <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	e0ac      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80080ee:	4b2e      	ldr	r3, [pc, #184]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a2d      	ldr	r2, [pc, #180]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 80080f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80080f8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80080fa:	f7fc f845 	bl	8004188 <HAL_GetTick>
 80080fe:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008100:	e008      	b.n	8008114 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008102:	f7fc f841 	bl	8004188 <HAL_GetTick>
 8008106:	4602      	mov	r2, r0
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	1ad3      	subs	r3, r2, r3
 800810c:	2b02      	cmp	r3, #2
 800810e:	d901      	bls.n	8008114 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8008110:	2303      	movs	r3, #3
 8008112:	e099      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008114:	4b24      	ldr	r3, [pc, #144]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800811c:	2b00      	cmp	r3, #0
 800811e:	d1f0      	bne.n	8008102 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008120:	4b21      	ldr	r3, [pc, #132]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008122:	68da      	ldr	r2, [r3, #12]
 8008124:	4b21      	ldr	r3, [pc, #132]	; (80081ac <HAL_RCC_OscConfig+0x77c>)
 8008126:	4013      	ands	r3, r2
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008130:	3a01      	subs	r2, #1
 8008132:	0112      	lsls	r2, r2, #4
 8008134:	4311      	orrs	r1, r2
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800813a:	0212      	lsls	r2, r2, #8
 800813c:	4311      	orrs	r1, r2
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008142:	0852      	lsrs	r2, r2, #1
 8008144:	3a01      	subs	r2, #1
 8008146:	0552      	lsls	r2, r2, #21
 8008148:	4311      	orrs	r1, r2
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800814e:	0852      	lsrs	r2, r2, #1
 8008150:	3a01      	subs	r2, #1
 8008152:	0652      	lsls	r2, r2, #25
 8008154:	4311      	orrs	r1, r2
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800815a:	06d2      	lsls	r2, r2, #27
 800815c:	430a      	orrs	r2, r1
 800815e:	4912      	ldr	r1, [pc, #72]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008160:	4313      	orrs	r3, r2
 8008162:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008164:	4b10      	ldr	r3, [pc, #64]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a0f      	ldr	r2, [pc, #60]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 800816a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800816e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008170:	4b0d      	ldr	r3, [pc, #52]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	4a0c      	ldr	r2, [pc, #48]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008176:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800817a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800817c:	f7fc f804 	bl	8004188 <HAL_GetTick>
 8008180:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008182:	e008      	b.n	8008196 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008184:	f7fc f800 	bl	8004188 <HAL_GetTick>
 8008188:	4602      	mov	r2, r0
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	1ad3      	subs	r3, r2, r3
 800818e:	2b02      	cmp	r3, #2
 8008190:	d901      	bls.n	8008196 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8008192:	2303      	movs	r3, #3
 8008194:	e058      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008196:	4b04      	ldr	r3, [pc, #16]	; (80081a8 <HAL_RCC_OscConfig+0x778>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d0f0      	beq.n	8008184 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80081a2:	e050      	b.n	8008246 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	e04f      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
 80081a8:	40021000 	.word	0x40021000
 80081ac:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80081b0:	4b27      	ldr	r3, [pc, #156]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d144      	bne.n	8008246 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80081bc:	4b24      	ldr	r3, [pc, #144]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a23      	ldr	r2, [pc, #140]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 80081c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80081c6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80081c8:	4b21      	ldr	r3, [pc, #132]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 80081ca:	68db      	ldr	r3, [r3, #12]
 80081cc:	4a20      	ldr	r2, [pc, #128]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 80081ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80081d2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80081d4:	f7fb ffd8 	bl	8004188 <HAL_GetTick>
 80081d8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80081da:	e008      	b.n	80081ee <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081dc:	f7fb ffd4 	bl	8004188 <HAL_GetTick>
 80081e0:	4602      	mov	r2, r0
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	d901      	bls.n	80081ee <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	e02c      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80081ee:	4b18      	ldr	r3, [pc, #96]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d0f0      	beq.n	80081dc <HAL_RCC_OscConfig+0x7ac>
 80081fa:	e024      	b.n	8008246 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	2b0c      	cmp	r3, #12
 8008200:	d01f      	beq.n	8008242 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008202:	4b13      	ldr	r3, [pc, #76]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a12      	ldr	r2, [pc, #72]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 8008208:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800820c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800820e:	f7fb ffbb 	bl	8004188 <HAL_GetTick>
 8008212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008214:	e008      	b.n	8008228 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008216:	f7fb ffb7 	bl	8004188 <HAL_GetTick>
 800821a:	4602      	mov	r2, r0
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	2b02      	cmp	r3, #2
 8008222:	d901      	bls.n	8008228 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8008224:	2303      	movs	r3, #3
 8008226:	e00f      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008228:	4b09      	ldr	r3, [pc, #36]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1f0      	bne.n	8008216 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8008234:	4b06      	ldr	r3, [pc, #24]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 8008236:	68da      	ldr	r2, [r3, #12]
 8008238:	4905      	ldr	r1, [pc, #20]	; (8008250 <HAL_RCC_OscConfig+0x820>)
 800823a:	4b06      	ldr	r3, [pc, #24]	; (8008254 <HAL_RCC_OscConfig+0x824>)
 800823c:	4013      	ands	r3, r2
 800823e:	60cb      	str	r3, [r1, #12]
 8008240:	e001      	b.n	8008246 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008242:	2301      	movs	r3, #1
 8008244:	e000      	b.n	8008248 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8008246:	2300      	movs	r3, #0
}
 8008248:	4618      	mov	r0, r3
 800824a:	3720      	adds	r7, #32
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}
 8008250:	40021000 	.word	0x40021000
 8008254:	feeefffc 	.word	0xfeeefffc

08008258 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
 8008260:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d101      	bne.n	800826c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	e0e7      	b.n	800843c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800826c:	4b75      	ldr	r3, [pc, #468]	; (8008444 <HAL_RCC_ClockConfig+0x1ec>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 0307 	and.w	r3, r3, #7
 8008274:	683a      	ldr	r2, [r7, #0]
 8008276:	429a      	cmp	r2, r3
 8008278:	d910      	bls.n	800829c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800827a:	4b72      	ldr	r3, [pc, #456]	; (8008444 <HAL_RCC_ClockConfig+0x1ec>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f023 0207 	bic.w	r2, r3, #7
 8008282:	4970      	ldr	r1, [pc, #448]	; (8008444 <HAL_RCC_ClockConfig+0x1ec>)
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	4313      	orrs	r3, r2
 8008288:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800828a:	4b6e      	ldr	r3, [pc, #440]	; (8008444 <HAL_RCC_ClockConfig+0x1ec>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 0307 	and.w	r3, r3, #7
 8008292:	683a      	ldr	r2, [r7, #0]
 8008294:	429a      	cmp	r2, r3
 8008296:	d001      	beq.n	800829c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	e0cf      	b.n	800843c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0302 	and.w	r3, r3, #2
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d010      	beq.n	80082ca <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	689a      	ldr	r2, [r3, #8]
 80082ac:	4b66      	ldr	r3, [pc, #408]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d908      	bls.n	80082ca <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80082b8:	4b63      	ldr	r3, [pc, #396]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	4960      	ldr	r1, [pc, #384]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 80082c6:	4313      	orrs	r3, r2
 80082c8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 0301 	and.w	r3, r3, #1
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d04c      	beq.n	8008370 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	2b03      	cmp	r3, #3
 80082dc:	d107      	bne.n	80082ee <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80082de:	4b5a      	ldr	r3, [pc, #360]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d121      	bne.n	800832e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80082ea:	2301      	movs	r3, #1
 80082ec:	e0a6      	b.n	800843c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d107      	bne.n	8008306 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80082f6:	4b54      	ldr	r3, [pc, #336]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d115      	bne.n	800832e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e09a      	b.n	800843c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d107      	bne.n	800831e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800830e:	4b4e      	ldr	r3, [pc, #312]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 0302 	and.w	r3, r3, #2
 8008316:	2b00      	cmp	r3, #0
 8008318:	d109      	bne.n	800832e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e08e      	b.n	800843c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800831e:	4b4a      	ldr	r3, [pc, #296]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008326:	2b00      	cmp	r3, #0
 8008328:	d101      	bne.n	800832e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	e086      	b.n	800843c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800832e:	4b46      	ldr	r3, [pc, #280]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 8008330:	689b      	ldr	r3, [r3, #8]
 8008332:	f023 0203 	bic.w	r2, r3, #3
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	4943      	ldr	r1, [pc, #268]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 800833c:	4313      	orrs	r3, r2
 800833e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008340:	f7fb ff22 	bl	8004188 <HAL_GetTick>
 8008344:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008346:	e00a      	b.n	800835e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008348:	f7fb ff1e 	bl	8004188 <HAL_GetTick>
 800834c:	4602      	mov	r2, r0
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	1ad3      	subs	r3, r2, r3
 8008352:	f241 3288 	movw	r2, #5000	; 0x1388
 8008356:	4293      	cmp	r3, r2
 8008358:	d901      	bls.n	800835e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800835a:	2303      	movs	r3, #3
 800835c:	e06e      	b.n	800843c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800835e:	4b3a      	ldr	r3, [pc, #232]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	f003 020c 	and.w	r2, r3, #12
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	429a      	cmp	r2, r3
 800836e:	d1eb      	bne.n	8008348 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 0302 	and.w	r3, r3, #2
 8008378:	2b00      	cmp	r3, #0
 800837a:	d010      	beq.n	800839e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	689a      	ldr	r2, [r3, #8]
 8008380:	4b31      	ldr	r3, [pc, #196]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 8008382:	689b      	ldr	r3, [r3, #8]
 8008384:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008388:	429a      	cmp	r2, r3
 800838a:	d208      	bcs.n	800839e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800838c:	4b2e      	ldr	r3, [pc, #184]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	492b      	ldr	r1, [pc, #172]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 800839a:	4313      	orrs	r3, r2
 800839c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800839e:	4b29      	ldr	r3, [pc, #164]	; (8008444 <HAL_RCC_ClockConfig+0x1ec>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f003 0307 	and.w	r3, r3, #7
 80083a6:	683a      	ldr	r2, [r7, #0]
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d210      	bcs.n	80083ce <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083ac:	4b25      	ldr	r3, [pc, #148]	; (8008444 <HAL_RCC_ClockConfig+0x1ec>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f023 0207 	bic.w	r2, r3, #7
 80083b4:	4923      	ldr	r1, [pc, #140]	; (8008444 <HAL_RCC_ClockConfig+0x1ec>)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80083bc:	4b21      	ldr	r3, [pc, #132]	; (8008444 <HAL_RCC_ClockConfig+0x1ec>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f003 0307 	and.w	r3, r3, #7
 80083c4:	683a      	ldr	r2, [r7, #0]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d001      	beq.n	80083ce <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80083ca:	2301      	movs	r3, #1
 80083cc:	e036      	b.n	800843c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f003 0304 	and.w	r3, r3, #4
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d008      	beq.n	80083ec <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80083da:	4b1b      	ldr	r3, [pc, #108]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	68db      	ldr	r3, [r3, #12]
 80083e6:	4918      	ldr	r1, [pc, #96]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 80083e8:	4313      	orrs	r3, r2
 80083ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 0308 	and.w	r3, r3, #8
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d009      	beq.n	800840c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80083f8:	4b13      	ldr	r3, [pc, #76]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	691b      	ldr	r3, [r3, #16]
 8008404:	00db      	lsls	r3, r3, #3
 8008406:	4910      	ldr	r1, [pc, #64]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 8008408:	4313      	orrs	r3, r2
 800840a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800840c:	f000 f824 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 8008410:	4602      	mov	r2, r0
 8008412:	4b0d      	ldr	r3, [pc, #52]	; (8008448 <HAL_RCC_ClockConfig+0x1f0>)
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	091b      	lsrs	r3, r3, #4
 8008418:	f003 030f 	and.w	r3, r3, #15
 800841c:	490b      	ldr	r1, [pc, #44]	; (800844c <HAL_RCC_ClockConfig+0x1f4>)
 800841e:	5ccb      	ldrb	r3, [r1, r3]
 8008420:	f003 031f 	and.w	r3, r3, #31
 8008424:	fa22 f303 	lsr.w	r3, r2, r3
 8008428:	4a09      	ldr	r2, [pc, #36]	; (8008450 <HAL_RCC_ClockConfig+0x1f8>)
 800842a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800842c:	4b09      	ldr	r3, [pc, #36]	; (8008454 <HAL_RCC_ClockConfig+0x1fc>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4618      	mov	r0, r3
 8008432:	f7fb fd3d 	bl	8003eb0 <HAL_InitTick>
 8008436:	4603      	mov	r3, r0
 8008438:	72fb      	strb	r3, [r7, #11]

  return status;
 800843a:	7afb      	ldrb	r3, [r7, #11]
}
 800843c:	4618      	mov	r0, r3
 800843e:	3710      	adds	r7, #16
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	40022000 	.word	0x40022000
 8008448:	40021000 	.word	0x40021000
 800844c:	08010730 	.word	0x08010730
 8008450:	20000004 	.word	0x20000004
 8008454:	20000008 	.word	0x20000008

08008458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008458:	b480      	push	{r7}
 800845a:	b089      	sub	sp, #36	; 0x24
 800845c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800845e:	2300      	movs	r3, #0
 8008460:	61fb      	str	r3, [r7, #28]
 8008462:	2300      	movs	r3, #0
 8008464:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008466:	4b3e      	ldr	r3, [pc, #248]	; (8008560 <HAL_RCC_GetSysClockFreq+0x108>)
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	f003 030c 	and.w	r3, r3, #12
 800846e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008470:	4b3b      	ldr	r3, [pc, #236]	; (8008560 <HAL_RCC_GetSysClockFreq+0x108>)
 8008472:	68db      	ldr	r3, [r3, #12]
 8008474:	f003 0303 	and.w	r3, r3, #3
 8008478:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d005      	beq.n	800848c <HAL_RCC_GetSysClockFreq+0x34>
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	2b0c      	cmp	r3, #12
 8008484:	d121      	bne.n	80084ca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2b01      	cmp	r3, #1
 800848a:	d11e      	bne.n	80084ca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800848c:	4b34      	ldr	r3, [pc, #208]	; (8008560 <HAL_RCC_GetSysClockFreq+0x108>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 0308 	and.w	r3, r3, #8
 8008494:	2b00      	cmp	r3, #0
 8008496:	d107      	bne.n	80084a8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008498:	4b31      	ldr	r3, [pc, #196]	; (8008560 <HAL_RCC_GetSysClockFreq+0x108>)
 800849a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800849e:	0a1b      	lsrs	r3, r3, #8
 80084a0:	f003 030f 	and.w	r3, r3, #15
 80084a4:	61fb      	str	r3, [r7, #28]
 80084a6:	e005      	b.n	80084b4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80084a8:	4b2d      	ldr	r3, [pc, #180]	; (8008560 <HAL_RCC_GetSysClockFreq+0x108>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	091b      	lsrs	r3, r3, #4
 80084ae:	f003 030f 	and.w	r3, r3, #15
 80084b2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80084b4:	4a2b      	ldr	r2, [pc, #172]	; (8008564 <HAL_RCC_GetSysClockFreq+0x10c>)
 80084b6:	69fb      	ldr	r3, [r7, #28]
 80084b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084bc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d10d      	bne.n	80084e0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80084c8:	e00a      	b.n	80084e0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	2b04      	cmp	r3, #4
 80084ce:	d102      	bne.n	80084d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80084d0:	4b25      	ldr	r3, [pc, #148]	; (8008568 <HAL_RCC_GetSysClockFreq+0x110>)
 80084d2:	61bb      	str	r3, [r7, #24]
 80084d4:	e004      	b.n	80084e0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	2b08      	cmp	r3, #8
 80084da:	d101      	bne.n	80084e0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80084dc:	4b23      	ldr	r3, [pc, #140]	; (800856c <HAL_RCC_GetSysClockFreq+0x114>)
 80084de:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	2b0c      	cmp	r3, #12
 80084e4:	d134      	bne.n	8008550 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80084e6:	4b1e      	ldr	r3, [pc, #120]	; (8008560 <HAL_RCC_GetSysClockFreq+0x108>)
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	f003 0303 	and.w	r3, r3, #3
 80084ee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	d003      	beq.n	80084fe <HAL_RCC_GetSysClockFreq+0xa6>
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	2b03      	cmp	r3, #3
 80084fa:	d003      	beq.n	8008504 <HAL_RCC_GetSysClockFreq+0xac>
 80084fc:	e005      	b.n	800850a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80084fe:	4b1a      	ldr	r3, [pc, #104]	; (8008568 <HAL_RCC_GetSysClockFreq+0x110>)
 8008500:	617b      	str	r3, [r7, #20]
      break;
 8008502:	e005      	b.n	8008510 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008504:	4b19      	ldr	r3, [pc, #100]	; (800856c <HAL_RCC_GetSysClockFreq+0x114>)
 8008506:	617b      	str	r3, [r7, #20]
      break;
 8008508:	e002      	b.n	8008510 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800850a:	69fb      	ldr	r3, [r7, #28]
 800850c:	617b      	str	r3, [r7, #20]
      break;
 800850e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008510:	4b13      	ldr	r3, [pc, #76]	; (8008560 <HAL_RCC_GetSysClockFreq+0x108>)
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	091b      	lsrs	r3, r3, #4
 8008516:	f003 0307 	and.w	r3, r3, #7
 800851a:	3301      	adds	r3, #1
 800851c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800851e:	4b10      	ldr	r3, [pc, #64]	; (8008560 <HAL_RCC_GetSysClockFreq+0x108>)
 8008520:	68db      	ldr	r3, [r3, #12]
 8008522:	0a1b      	lsrs	r3, r3, #8
 8008524:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008528:	697a      	ldr	r2, [r7, #20]
 800852a:	fb03 f202 	mul.w	r2, r3, r2
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	fbb2 f3f3 	udiv	r3, r2, r3
 8008534:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008536:	4b0a      	ldr	r3, [pc, #40]	; (8008560 <HAL_RCC_GetSysClockFreq+0x108>)
 8008538:	68db      	ldr	r3, [r3, #12]
 800853a:	0e5b      	lsrs	r3, r3, #25
 800853c:	f003 0303 	and.w	r3, r3, #3
 8008540:	3301      	adds	r3, #1
 8008542:	005b      	lsls	r3, r3, #1
 8008544:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008546:	697a      	ldr	r2, [r7, #20]
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	fbb2 f3f3 	udiv	r3, r2, r3
 800854e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008550:	69bb      	ldr	r3, [r7, #24]
}
 8008552:	4618      	mov	r0, r3
 8008554:	3724      	adds	r7, #36	; 0x24
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr
 800855e:	bf00      	nop
 8008560:	40021000 	.word	0x40021000
 8008564:	08010748 	.word	0x08010748
 8008568:	00f42400 	.word	0x00f42400
 800856c:	007a1200 	.word	0x007a1200

08008570 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008570:	b480      	push	{r7}
 8008572:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008574:	4b03      	ldr	r3, [pc, #12]	; (8008584 <HAL_RCC_GetHCLKFreq+0x14>)
 8008576:	681b      	ldr	r3, [r3, #0]
}
 8008578:	4618      	mov	r0, r3
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr
 8008582:	bf00      	nop
 8008584:	20000004 	.word	0x20000004

08008588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800858c:	f7ff fff0 	bl	8008570 <HAL_RCC_GetHCLKFreq>
 8008590:	4602      	mov	r2, r0
 8008592:	4b06      	ldr	r3, [pc, #24]	; (80085ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	0a1b      	lsrs	r3, r3, #8
 8008598:	f003 0307 	and.w	r3, r3, #7
 800859c:	4904      	ldr	r1, [pc, #16]	; (80085b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800859e:	5ccb      	ldrb	r3, [r1, r3]
 80085a0:	f003 031f 	and.w	r3, r3, #31
 80085a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	40021000 	.word	0x40021000
 80085b0:	08010740 	.word	0x08010740

080085b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80085b8:	f7ff ffda 	bl	8008570 <HAL_RCC_GetHCLKFreq>
 80085bc:	4602      	mov	r2, r0
 80085be:	4b06      	ldr	r3, [pc, #24]	; (80085d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	0adb      	lsrs	r3, r3, #11
 80085c4:	f003 0307 	and.w	r3, r3, #7
 80085c8:	4904      	ldr	r1, [pc, #16]	; (80085dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80085ca:	5ccb      	ldrb	r3, [r1, r3]
 80085cc:	f003 031f 	and.w	r3, r3, #31
 80085d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	40021000 	.word	0x40021000
 80085dc:	08010740 	.word	0x08010740

080085e0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	220f      	movs	r2, #15
 80085ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80085f0:	4b12      	ldr	r3, [pc, #72]	; (800863c <HAL_RCC_GetClockConfig+0x5c>)
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	f003 0203 	and.w	r2, r3, #3
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80085fc:	4b0f      	ldr	r3, [pc, #60]	; (800863c <HAL_RCC_GetClockConfig+0x5c>)
 80085fe:	689b      	ldr	r3, [r3, #8]
 8008600:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008608:	4b0c      	ldr	r3, [pc, #48]	; (800863c <HAL_RCC_GetClockConfig+0x5c>)
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008614:	4b09      	ldr	r3, [pc, #36]	; (800863c <HAL_RCC_GetClockConfig+0x5c>)
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	08db      	lsrs	r3, r3, #3
 800861a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008622:	4b07      	ldr	r3, [pc, #28]	; (8008640 <HAL_RCC_GetClockConfig+0x60>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f003 0207 	and.w	r2, r3, #7
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	601a      	str	r2, [r3, #0]
}
 800862e:	bf00      	nop
 8008630:	370c      	adds	r7, #12
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr
 800863a:	bf00      	nop
 800863c:	40021000 	.word	0x40021000
 8008640:	40022000 	.word	0x40022000

08008644 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b086      	sub	sp, #24
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800864c:	2300      	movs	r3, #0
 800864e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008650:	4b2a      	ldr	r3, [pc, #168]	; (80086fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008658:	2b00      	cmp	r3, #0
 800865a:	d003      	beq.n	8008664 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800865c:	f7ff f984 	bl	8007968 <HAL_PWREx_GetVoltageRange>
 8008660:	6178      	str	r0, [r7, #20]
 8008662:	e014      	b.n	800868e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008664:	4b25      	ldr	r3, [pc, #148]	; (80086fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008668:	4a24      	ldr	r2, [pc, #144]	; (80086fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800866a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800866e:	6593      	str	r3, [r2, #88]	; 0x58
 8008670:	4b22      	ldr	r3, [pc, #136]	; (80086fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008678:	60fb      	str	r3, [r7, #12]
 800867a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800867c:	f7ff f974 	bl	8007968 <HAL_PWREx_GetVoltageRange>
 8008680:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008682:	4b1e      	ldr	r3, [pc, #120]	; (80086fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008686:	4a1d      	ldr	r2, [pc, #116]	; (80086fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008688:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800868c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008694:	d10b      	bne.n	80086ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2b80      	cmp	r3, #128	; 0x80
 800869a:	d919      	bls.n	80086d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2ba0      	cmp	r3, #160	; 0xa0
 80086a0:	d902      	bls.n	80086a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80086a2:	2302      	movs	r3, #2
 80086a4:	613b      	str	r3, [r7, #16]
 80086a6:	e013      	b.n	80086d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80086a8:	2301      	movs	r3, #1
 80086aa:	613b      	str	r3, [r7, #16]
 80086ac:	e010      	b.n	80086d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2b80      	cmp	r3, #128	; 0x80
 80086b2:	d902      	bls.n	80086ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80086b4:	2303      	movs	r3, #3
 80086b6:	613b      	str	r3, [r7, #16]
 80086b8:	e00a      	b.n	80086d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2b80      	cmp	r3, #128	; 0x80
 80086be:	d102      	bne.n	80086c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80086c0:	2302      	movs	r3, #2
 80086c2:	613b      	str	r3, [r7, #16]
 80086c4:	e004      	b.n	80086d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2b70      	cmp	r3, #112	; 0x70
 80086ca:	d101      	bne.n	80086d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80086cc:	2301      	movs	r3, #1
 80086ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80086d0:	4b0b      	ldr	r3, [pc, #44]	; (8008700 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f023 0207 	bic.w	r2, r3, #7
 80086d8:	4909      	ldr	r1, [pc, #36]	; (8008700 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	4313      	orrs	r3, r2
 80086de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80086e0:	4b07      	ldr	r3, [pc, #28]	; (8008700 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0307 	and.w	r3, r3, #7
 80086e8:	693a      	ldr	r2, [r7, #16]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d001      	beq.n	80086f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80086ee:	2301      	movs	r3, #1
 80086f0:	e000      	b.n	80086f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3718      	adds	r7, #24
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}
 80086fc:	40021000 	.word	0x40021000
 8008700:	40022000 	.word	0x40022000

08008704 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b086      	sub	sp, #24
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800870c:	2300      	movs	r3, #0
 800870e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008710:	2300      	movs	r3, #0
 8008712:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800871c:	2b00      	cmp	r3, #0
 800871e:	d031      	beq.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008724:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008728:	d01a      	beq.n	8008760 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800872a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800872e:	d814      	bhi.n	800875a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008730:	2b00      	cmp	r3, #0
 8008732:	d009      	beq.n	8008748 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008734:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008738:	d10f      	bne.n	800875a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800873a:	4b5d      	ldr	r3, [pc, #372]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800873c:	68db      	ldr	r3, [r3, #12]
 800873e:	4a5c      	ldr	r2, [pc, #368]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008744:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008746:	e00c      	b.n	8008762 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	3304      	adds	r3, #4
 800874c:	2100      	movs	r1, #0
 800874e:	4618      	mov	r0, r3
 8008750:	f000 f9de 	bl	8008b10 <RCCEx_PLLSAI1_Config>
 8008754:	4603      	mov	r3, r0
 8008756:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008758:	e003      	b.n	8008762 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	74fb      	strb	r3, [r7, #19]
      break;
 800875e:	e000      	b.n	8008762 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8008760:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008762:	7cfb      	ldrb	r3, [r7, #19]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d10b      	bne.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008768:	4b51      	ldr	r3, [pc, #324]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800876a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800876e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008776:	494e      	ldr	r1, [pc, #312]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008778:	4313      	orrs	r3, r2
 800877a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800877e:	e001      	b.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008780:	7cfb      	ldrb	r3, [r7, #19]
 8008782:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800878c:	2b00      	cmp	r3, #0
 800878e:	f000 809e 	beq.w	80088ce <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008792:	2300      	movs	r3, #0
 8008794:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008796:	4b46      	ldr	r3, [pc, #280]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800879a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d101      	bne.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80087a2:	2301      	movs	r3, #1
 80087a4:	e000      	b.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80087a6:	2300      	movs	r3, #0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d00d      	beq.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80087ac:	4b40      	ldr	r3, [pc, #256]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80087ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087b0:	4a3f      	ldr	r2, [pc, #252]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80087b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087b6:	6593      	str	r3, [r2, #88]	; 0x58
 80087b8:	4b3d      	ldr	r3, [pc, #244]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80087ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087c0:	60bb      	str	r3, [r7, #8]
 80087c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087c4:	2301      	movs	r3, #1
 80087c6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80087c8:	4b3a      	ldr	r3, [pc, #232]	; (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a39      	ldr	r2, [pc, #228]	; (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80087ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80087d4:	f7fb fcd8 	bl	8004188 <HAL_GetTick>
 80087d8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80087da:	e009      	b.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087dc:	f7fb fcd4 	bl	8004188 <HAL_GetTick>
 80087e0:	4602      	mov	r2, r0
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	1ad3      	subs	r3, r2, r3
 80087e6:	2b02      	cmp	r3, #2
 80087e8:	d902      	bls.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80087ea:	2303      	movs	r3, #3
 80087ec:	74fb      	strb	r3, [r7, #19]
        break;
 80087ee:	e005      	b.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80087f0:	4b30      	ldr	r3, [pc, #192]	; (80088b4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d0ef      	beq.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80087fc:	7cfb      	ldrb	r3, [r7, #19]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d15a      	bne.n	80088b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008802:	4b2b      	ldr	r3, [pc, #172]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008804:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008808:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800880c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d01e      	beq.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008818:	697a      	ldr	r2, [r7, #20]
 800881a:	429a      	cmp	r2, r3
 800881c:	d019      	beq.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800881e:	4b24      	ldr	r3, [pc, #144]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008820:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008828:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800882a:	4b21      	ldr	r3, [pc, #132]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800882c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008830:	4a1f      	ldr	r2, [pc, #124]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008836:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800883a:	4b1d      	ldr	r3, [pc, #116]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800883c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008840:	4a1b      	ldr	r2, [pc, #108]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008846:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800884a:	4a19      	ldr	r2, [pc, #100]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	f003 0301 	and.w	r3, r3, #1
 8008858:	2b00      	cmp	r3, #0
 800885a:	d016      	beq.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800885c:	f7fb fc94 	bl	8004188 <HAL_GetTick>
 8008860:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008862:	e00b      	b.n	800887c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008864:	f7fb fc90 	bl	8004188 <HAL_GetTick>
 8008868:	4602      	mov	r2, r0
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008872:	4293      	cmp	r3, r2
 8008874:	d902      	bls.n	800887c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8008876:	2303      	movs	r3, #3
 8008878:	74fb      	strb	r3, [r7, #19]
            break;
 800887a:	e006      	b.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800887c:	4b0c      	ldr	r3, [pc, #48]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800887e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008882:	f003 0302 	and.w	r3, r3, #2
 8008886:	2b00      	cmp	r3, #0
 8008888:	d0ec      	beq.n	8008864 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800888a:	7cfb      	ldrb	r3, [r7, #19]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d10b      	bne.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008890:	4b07      	ldr	r3, [pc, #28]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008896:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800889e:	4904      	ldr	r1, [pc, #16]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80088a0:	4313      	orrs	r3, r2
 80088a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80088a6:	e009      	b.n	80088bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80088a8:	7cfb      	ldrb	r3, [r7, #19]
 80088aa:	74bb      	strb	r3, [r7, #18]
 80088ac:	e006      	b.n	80088bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80088ae:	bf00      	nop
 80088b0:	40021000 	.word	0x40021000
 80088b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088b8:	7cfb      	ldrb	r3, [r7, #19]
 80088ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80088bc:	7c7b      	ldrb	r3, [r7, #17]
 80088be:	2b01      	cmp	r3, #1
 80088c0:	d105      	bne.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80088c2:	4b8a      	ldr	r3, [pc, #552]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088c6:	4a89      	ldr	r2, [pc, #548]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80088cc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f003 0301 	and.w	r3, r3, #1
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00a      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80088da:	4b84      	ldr	r3, [pc, #528]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088e0:	f023 0203 	bic.w	r2, r3, #3
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6a1b      	ldr	r3, [r3, #32]
 80088e8:	4980      	ldr	r1, [pc, #512]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088ea:	4313      	orrs	r3, r2
 80088ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00a      	beq.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80088fc:	4b7b      	ldr	r3, [pc, #492]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008902:	f023 020c 	bic.w	r2, r3, #12
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800890a:	4978      	ldr	r1, [pc, #480]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800890c:	4313      	orrs	r3, r2
 800890e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f003 0320 	and.w	r3, r3, #32
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00a      	beq.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800891e:	4b73      	ldr	r3, [pc, #460]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008924:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800892c:	496f      	ldr	r1, [pc, #444]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800892e:	4313      	orrs	r3, r2
 8008930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00a      	beq.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008940:	4b6a      	ldr	r3, [pc, #424]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008946:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800894e:	4967      	ldr	r1, [pc, #412]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008950:	4313      	orrs	r3, r2
 8008952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00a      	beq.n	8008978 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008962:	4b62      	ldr	r3, [pc, #392]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008968:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008970:	495e      	ldr	r1, [pc, #376]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008972:	4313      	orrs	r3, r2
 8008974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008980:	2b00      	cmp	r3, #0
 8008982:	d00a      	beq.n	800899a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008984:	4b59      	ldr	r3, [pc, #356]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800898a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008992:	4956      	ldr	r1, [pc, #344]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008994:	4313      	orrs	r3, r2
 8008996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00a      	beq.n	80089bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80089a6:	4b51      	ldr	r3, [pc, #324]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80089a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b4:	494d      	ldr	r1, [pc, #308]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80089b6:	4313      	orrs	r3, r2
 80089b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d028      	beq.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80089c8:	4b48      	ldr	r3, [pc, #288]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80089ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089d6:	4945      	ldr	r1, [pc, #276]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80089d8:	4313      	orrs	r3, r2
 80089da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80089e6:	d106      	bne.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80089e8:	4b40      	ldr	r3, [pc, #256]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	4a3f      	ldr	r2, [pc, #252]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80089ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80089f2:	60d3      	str	r3, [r2, #12]
 80089f4:	e011      	b.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80089fe:	d10c      	bne.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	3304      	adds	r3, #4
 8008a04:	2101      	movs	r1, #1
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 f882 	bl	8008b10 <RCCEx_PLLSAI1_Config>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008a10:	7cfb      	ldrb	r3, [r7, #19]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d001      	beq.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8008a16:	7cfb      	ldrb	r3, [r7, #19]
 8008a18:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d028      	beq.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008a26:	4b31      	ldr	r3, [pc, #196]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a2c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a34:	492d      	ldr	r1, [pc, #180]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008a36:	4313      	orrs	r3, r2
 8008a38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a44:	d106      	bne.n	8008a54 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a46:	4b29      	ldr	r3, [pc, #164]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008a48:	68db      	ldr	r3, [r3, #12]
 8008a4a:	4a28      	ldr	r2, [pc, #160]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008a4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a50:	60d3      	str	r3, [r2, #12]
 8008a52:	e011      	b.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008a5c:	d10c      	bne.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	3304      	adds	r3, #4
 8008a62:	2101      	movs	r1, #1
 8008a64:	4618      	mov	r0, r3
 8008a66:	f000 f853 	bl	8008b10 <RCCEx_PLLSAI1_Config>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008a6e:	7cfb      	ldrb	r3, [r7, #19]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d001      	beq.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8008a74:	7cfb      	ldrb	r3, [r7, #19]
 8008a76:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d01c      	beq.n	8008abe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008a84:	4b19      	ldr	r3, [pc, #100]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a8a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a92:	4916      	ldr	r1, [pc, #88]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008a94:	4313      	orrs	r3, r2
 8008a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008aa2:	d10c      	bne.n	8008abe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	3304      	adds	r3, #4
 8008aa8:	2102      	movs	r1, #2
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f000 f830 	bl	8008b10 <RCCEx_PLLSAI1_Config>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008ab4:	7cfb      	ldrb	r3, [r7, #19]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8008aba:	7cfb      	ldrb	r3, [r7, #19]
 8008abc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00a      	beq.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008aca:	4b08      	ldr	r3, [pc, #32]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ad0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ad8:	4904      	ldr	r1, [pc, #16]	; (8008aec <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008ada:	4313      	orrs	r3, r2
 8008adc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008ae0:	7cbb      	ldrb	r3, [r7, #18]
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3718      	adds	r7, #24
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	40021000 	.word	0x40021000

08008af0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008af0:	b480      	push	{r7}
 8008af2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8008af4:	4b05      	ldr	r3, [pc, #20]	; (8008b0c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a04      	ldr	r2, [pc, #16]	; (8008b0c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008afa:	f043 0304 	orr.w	r3, r3, #4
 8008afe:	6013      	str	r3, [r2, #0]
}
 8008b00:	bf00      	nop
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr
 8008b0a:	bf00      	nop
 8008b0c:	40021000 	.word	0x40021000

08008b10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b084      	sub	sp, #16
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008b1e:	4b74      	ldr	r3, [pc, #464]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	f003 0303 	and.w	r3, r3, #3
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d018      	beq.n	8008b5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008b2a:	4b71      	ldr	r3, [pc, #452]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	f003 0203 	and.w	r2, r3, #3
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d10d      	bne.n	8008b56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
       ||
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d009      	beq.n	8008b56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008b42:	4b6b      	ldr	r3, [pc, #428]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b44:	68db      	ldr	r3, [r3, #12]
 8008b46:	091b      	lsrs	r3, r3, #4
 8008b48:	f003 0307 	and.w	r3, r3, #7
 8008b4c:	1c5a      	adds	r2, r3, #1
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	685b      	ldr	r3, [r3, #4]
       ||
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d047      	beq.n	8008be6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008b56:	2301      	movs	r3, #1
 8008b58:	73fb      	strb	r3, [r7, #15]
 8008b5a:	e044      	b.n	8008be6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2b03      	cmp	r3, #3
 8008b62:	d018      	beq.n	8008b96 <RCCEx_PLLSAI1_Config+0x86>
 8008b64:	2b03      	cmp	r3, #3
 8008b66:	d825      	bhi.n	8008bb4 <RCCEx_PLLSAI1_Config+0xa4>
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d002      	beq.n	8008b72 <RCCEx_PLLSAI1_Config+0x62>
 8008b6c:	2b02      	cmp	r3, #2
 8008b6e:	d009      	beq.n	8008b84 <RCCEx_PLLSAI1_Config+0x74>
 8008b70:	e020      	b.n	8008bb4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008b72:	4b5f      	ldr	r3, [pc, #380]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f003 0302 	and.w	r3, r3, #2
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d11d      	bne.n	8008bba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008b82:	e01a      	b.n	8008bba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008b84:	4b5a      	ldr	r3, [pc, #360]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d116      	bne.n	8008bbe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008b90:	2301      	movs	r3, #1
 8008b92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008b94:	e013      	b.n	8008bbe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008b96:	4b56      	ldr	r3, [pc, #344]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d10f      	bne.n	8008bc2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008ba2:	4b53      	ldr	r3, [pc, #332]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d109      	bne.n	8008bc2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8008bae:	2301      	movs	r3, #1
 8008bb0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008bb2:	e006      	b.n	8008bc2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	73fb      	strb	r3, [r7, #15]
      break;
 8008bb8:	e004      	b.n	8008bc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008bba:	bf00      	nop
 8008bbc:	e002      	b.n	8008bc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008bbe:	bf00      	nop
 8008bc0:	e000      	b.n	8008bc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008bc2:	bf00      	nop
    }

    if(status == HAL_OK)
 8008bc4:	7bfb      	ldrb	r3, [r7, #15]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d10d      	bne.n	8008be6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008bca:	4b49      	ldr	r3, [pc, #292]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008bcc:	68db      	ldr	r3, [r3, #12]
 8008bce:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6819      	ldr	r1, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	3b01      	subs	r3, #1
 8008bdc:	011b      	lsls	r3, r3, #4
 8008bde:	430b      	orrs	r3, r1
 8008be0:	4943      	ldr	r1, [pc, #268]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008be2:	4313      	orrs	r3, r2
 8008be4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008be6:	7bfb      	ldrb	r3, [r7, #15]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d17c      	bne.n	8008ce6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008bec:	4b40      	ldr	r3, [pc, #256]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4a3f      	ldr	r2, [pc, #252]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008bf2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008bf6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bf8:	f7fb fac6 	bl	8004188 <HAL_GetTick>
 8008bfc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008bfe:	e009      	b.n	8008c14 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008c00:	f7fb fac2 	bl	8004188 <HAL_GetTick>
 8008c04:	4602      	mov	r2, r0
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	1ad3      	subs	r3, r2, r3
 8008c0a:	2b02      	cmp	r3, #2
 8008c0c:	d902      	bls.n	8008c14 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	73fb      	strb	r3, [r7, #15]
        break;
 8008c12:	e005      	b.n	8008c20 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008c14:	4b36      	ldr	r3, [pc, #216]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d1ef      	bne.n	8008c00 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008c20:	7bfb      	ldrb	r3, [r7, #15]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d15f      	bne.n	8008ce6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d110      	bne.n	8008c4e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008c2c:	4b30      	ldr	r3, [pc, #192]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c2e:	691b      	ldr	r3, [r3, #16]
 8008c30:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8008c34:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008c38:	687a      	ldr	r2, [r7, #4]
 8008c3a:	6892      	ldr	r2, [r2, #8]
 8008c3c:	0211      	lsls	r1, r2, #8
 8008c3e:	687a      	ldr	r2, [r7, #4]
 8008c40:	68d2      	ldr	r2, [r2, #12]
 8008c42:	06d2      	lsls	r2, r2, #27
 8008c44:	430a      	orrs	r2, r1
 8008c46:	492a      	ldr	r1, [pc, #168]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	610b      	str	r3, [r1, #16]
 8008c4c:	e027      	b.n	8008c9e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d112      	bne.n	8008c7a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008c54:	4b26      	ldr	r3, [pc, #152]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008c5c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008c60:	687a      	ldr	r2, [r7, #4]
 8008c62:	6892      	ldr	r2, [r2, #8]
 8008c64:	0211      	lsls	r1, r2, #8
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	6912      	ldr	r2, [r2, #16]
 8008c6a:	0852      	lsrs	r2, r2, #1
 8008c6c:	3a01      	subs	r2, #1
 8008c6e:	0552      	lsls	r2, r2, #21
 8008c70:	430a      	orrs	r2, r1
 8008c72:	491f      	ldr	r1, [pc, #124]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c74:	4313      	orrs	r3, r2
 8008c76:	610b      	str	r3, [r1, #16]
 8008c78:	e011      	b.n	8008c9e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008c7a:	4b1d      	ldr	r3, [pc, #116]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c7c:	691b      	ldr	r3, [r3, #16]
 8008c7e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008c82:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	6892      	ldr	r2, [r2, #8]
 8008c8a:	0211      	lsls	r1, r2, #8
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	6952      	ldr	r2, [r2, #20]
 8008c90:	0852      	lsrs	r2, r2, #1
 8008c92:	3a01      	subs	r2, #1
 8008c94:	0652      	lsls	r2, r2, #25
 8008c96:	430a      	orrs	r2, r1
 8008c98:	4915      	ldr	r1, [pc, #84]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008c9e:	4b14      	ldr	r3, [pc, #80]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4a13      	ldr	r2, [pc, #76]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ca4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008ca8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008caa:	f7fb fa6d 	bl	8004188 <HAL_GetTick>
 8008cae:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008cb0:	e009      	b.n	8008cc6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008cb2:	f7fb fa69 	bl	8004188 <HAL_GetTick>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	1ad3      	subs	r3, r2, r3
 8008cbc:	2b02      	cmp	r3, #2
 8008cbe:	d902      	bls.n	8008cc6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008cc0:	2303      	movs	r3, #3
 8008cc2:	73fb      	strb	r3, [r7, #15]
          break;
 8008cc4:	e005      	b.n	8008cd2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008cc6:	4b0a      	ldr	r3, [pc, #40]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d0ef      	beq.n	8008cb2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8008cd2:	7bfb      	ldrb	r3, [r7, #15]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d106      	bne.n	8008ce6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008cd8:	4b05      	ldr	r3, [pc, #20]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008cda:	691a      	ldr	r2, [r3, #16]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	699b      	ldr	r3, [r3, #24]
 8008ce0:	4903      	ldr	r1, [pc, #12]	; (8008cf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3710      	adds	r7, #16
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}
 8008cf0:	40021000 	.word	0x40021000

08008cf4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b082      	sub	sp, #8
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d101      	bne.n	8008d06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d02:	2301      	movs	r3, #1
 8008d04:	e049      	b.n	8008d9a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d106      	bne.n	8008d20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2200      	movs	r2, #0
 8008d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f7fb f812 	bl	8003d44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2202      	movs	r2, #2
 8008d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	3304      	adds	r3, #4
 8008d30:	4619      	mov	r1, r3
 8008d32:	4610      	mov	r0, r2
 8008d34:	f000 fae6 	bl	8009304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2201      	movs	r2, #1
 8008d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3708      	adds	r7, #8
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
	...

08008da4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d001      	beq.n	8008dbc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	e033      	b.n	8008e24 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a19      	ldr	r2, [pc, #100]	; (8008e30 <HAL_TIM_Base_Start+0x8c>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d009      	beq.n	8008de2 <HAL_TIM_Base_Start+0x3e>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008dd6:	d004      	beq.n	8008de2 <HAL_TIM_Base_Start+0x3e>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a15      	ldr	r2, [pc, #84]	; (8008e34 <HAL_TIM_Base_Start+0x90>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d115      	bne.n	8008e0e <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	689a      	ldr	r2, [r3, #8]
 8008de8:	4b13      	ldr	r3, [pc, #76]	; (8008e38 <HAL_TIM_Base_Start+0x94>)
 8008dea:	4013      	ands	r3, r2
 8008dec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2b06      	cmp	r3, #6
 8008df2:	d015      	beq.n	8008e20 <HAL_TIM_Base_Start+0x7c>
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008dfa:	d011      	beq.n	8008e20 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f042 0201 	orr.w	r2, r2, #1
 8008e0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e0c:	e008      	b.n	8008e20 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f042 0201 	orr.w	r2, r2, #1
 8008e1c:	601a      	str	r2, [r3, #0]
 8008e1e:	e000      	b.n	8008e22 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e20:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3714      	adds	r7, #20
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr
 8008e30:	40012c00 	.word	0x40012c00
 8008e34:	40014000 	.word	0x40014000
 8008e38:	00010007 	.word	0x00010007

08008e3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b085      	sub	sp, #20
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d001      	beq.n	8008e54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008e50:	2301      	movs	r3, #1
 8008e52:	e03b      	b.n	8008ecc <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2202      	movs	r2, #2
 8008e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	68da      	ldr	r2, [r3, #12]
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f042 0201 	orr.w	r2, r2, #1
 8008e6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a19      	ldr	r2, [pc, #100]	; (8008ed8 <HAL_TIM_Base_Start_IT+0x9c>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d009      	beq.n	8008e8a <HAL_TIM_Base_Start_IT+0x4e>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e7e:	d004      	beq.n	8008e8a <HAL_TIM_Base_Start_IT+0x4e>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a15      	ldr	r2, [pc, #84]	; (8008edc <HAL_TIM_Base_Start_IT+0xa0>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d115      	bne.n	8008eb6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	689a      	ldr	r2, [r3, #8]
 8008e90:	4b13      	ldr	r3, [pc, #76]	; (8008ee0 <HAL_TIM_Base_Start_IT+0xa4>)
 8008e92:	4013      	ands	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2b06      	cmp	r3, #6
 8008e9a:	d015      	beq.n	8008ec8 <HAL_TIM_Base_Start_IT+0x8c>
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ea2:	d011      	beq.n	8008ec8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f042 0201 	orr.w	r2, r2, #1
 8008eb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eb4:	e008      	b.n	8008ec8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	681a      	ldr	r2, [r3, #0]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f042 0201 	orr.w	r2, r2, #1
 8008ec4:	601a      	str	r2, [r3, #0]
 8008ec6:	e000      	b.n	8008eca <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ec8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008eca:	2300      	movs	r3, #0
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3714      	adds	r7, #20
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr
 8008ed8:	40012c00 	.word	0x40012c00
 8008edc:	40014000 	.word	0x40014000
 8008ee0:	00010007 	.word	0x00010007

08008ee4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b082      	sub	sp, #8
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	691b      	ldr	r3, [r3, #16]
 8008ef2:	f003 0302 	and.w	r3, r3, #2
 8008ef6:	2b02      	cmp	r3, #2
 8008ef8:	d122      	bne.n	8008f40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	f003 0302 	and.w	r3, r3, #2
 8008f04:	2b02      	cmp	r3, #2
 8008f06:	d11b      	bne.n	8008f40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f06f 0202 	mvn.w	r2, #2
 8008f10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2201      	movs	r2, #1
 8008f16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	699b      	ldr	r3, [r3, #24]
 8008f1e:	f003 0303 	and.w	r3, r3, #3
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d003      	beq.n	8008f2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 f9ce 	bl	80092c8 <HAL_TIM_IC_CaptureCallback>
 8008f2c:	e005      	b.n	8008f3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f000 f9c0 	bl	80092b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f000 f9d1 	bl	80092dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	f003 0304 	and.w	r3, r3, #4
 8008f4a:	2b04      	cmp	r3, #4
 8008f4c:	d122      	bne.n	8008f94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	f003 0304 	and.w	r3, r3, #4
 8008f58:	2b04      	cmp	r3, #4
 8008f5a:	d11b      	bne.n	8008f94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f06f 0204 	mvn.w	r2, #4
 8008f64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2202      	movs	r2, #2
 8008f6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	699b      	ldr	r3, [r3, #24]
 8008f72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d003      	beq.n	8008f82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 f9a4 	bl	80092c8 <HAL_TIM_IC_CaptureCallback>
 8008f80:	e005      	b.n	8008f8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f996 	bl	80092b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 f9a7 	bl	80092dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	691b      	ldr	r3, [r3, #16]
 8008f9a:	f003 0308 	and.w	r3, r3, #8
 8008f9e:	2b08      	cmp	r3, #8
 8008fa0:	d122      	bne.n	8008fe8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	68db      	ldr	r3, [r3, #12]
 8008fa8:	f003 0308 	and.w	r3, r3, #8
 8008fac:	2b08      	cmp	r3, #8
 8008fae:	d11b      	bne.n	8008fe8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f06f 0208 	mvn.w	r2, #8
 8008fb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2204      	movs	r2, #4
 8008fbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	69db      	ldr	r3, [r3, #28]
 8008fc6:	f003 0303 	and.w	r3, r3, #3
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d003      	beq.n	8008fd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f000 f97a 	bl	80092c8 <HAL_TIM_IC_CaptureCallback>
 8008fd4:	e005      	b.n	8008fe2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f000 f96c 	bl	80092b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f000 f97d 	bl	80092dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	691b      	ldr	r3, [r3, #16]
 8008fee:	f003 0310 	and.w	r3, r3, #16
 8008ff2:	2b10      	cmp	r3, #16
 8008ff4:	d122      	bne.n	800903c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	68db      	ldr	r3, [r3, #12]
 8008ffc:	f003 0310 	and.w	r3, r3, #16
 8009000:	2b10      	cmp	r3, #16
 8009002:	d11b      	bne.n	800903c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f06f 0210 	mvn.w	r2, #16
 800900c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2208      	movs	r2, #8
 8009012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	69db      	ldr	r3, [r3, #28]
 800901a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800901e:	2b00      	cmp	r3, #0
 8009020:	d003      	beq.n	800902a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 f950 	bl	80092c8 <HAL_TIM_IC_CaptureCallback>
 8009028:	e005      	b.n	8009036 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 f942 	bl	80092b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f000 f953 	bl	80092dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2200      	movs	r2, #0
 800903a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	691b      	ldr	r3, [r3, #16]
 8009042:	f003 0301 	and.w	r3, r3, #1
 8009046:	2b01      	cmp	r3, #1
 8009048:	d10e      	bne.n	8009068 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	68db      	ldr	r3, [r3, #12]
 8009050:	f003 0301 	and.w	r3, r3, #1
 8009054:	2b01      	cmp	r3, #1
 8009056:	d107      	bne.n	8009068 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f06f 0201 	mvn.w	r2, #1
 8009060:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f7fa fc86 	bl	8003974 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	691b      	ldr	r3, [r3, #16]
 800906e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009072:	2b80      	cmp	r3, #128	; 0x80
 8009074:	d10e      	bne.n	8009094 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009080:	2b80      	cmp	r3, #128	; 0x80
 8009082:	d107      	bne.n	8009094 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800908c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 faa6 	bl	80095e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800909e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090a2:	d10e      	bne.n	80090c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	68db      	ldr	r3, [r3, #12]
 80090aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090ae:	2b80      	cmp	r3, #128	; 0x80
 80090b0:	d107      	bne.n	80090c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80090ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f000 fa99 	bl	80095f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090cc:	2b40      	cmp	r3, #64	; 0x40
 80090ce:	d10e      	bne.n	80090ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	68db      	ldr	r3, [r3, #12]
 80090d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090da:	2b40      	cmp	r3, #64	; 0x40
 80090dc:	d107      	bne.n	80090ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80090e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f000 f901 	bl	80092f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	f003 0320 	and.w	r3, r3, #32
 80090f8:	2b20      	cmp	r3, #32
 80090fa:	d10e      	bne.n	800911a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	68db      	ldr	r3, [r3, #12]
 8009102:	f003 0320 	and.w	r3, r3, #32
 8009106:	2b20      	cmp	r3, #32
 8009108:	d107      	bne.n	800911a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f06f 0220 	mvn.w	r2, #32
 8009112:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 fa59 	bl	80095cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800911a:	bf00      	nop
 800911c:	3708      	adds	r7, #8
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}

08009122 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009122:	b580      	push	{r7, lr}
 8009124:	b084      	sub	sp, #16
 8009126:	af00      	add	r7, sp, #0
 8009128:	6078      	str	r0, [r7, #4]
 800912a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800912c:	2300      	movs	r3, #0
 800912e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009136:	2b01      	cmp	r3, #1
 8009138:	d101      	bne.n	800913e <HAL_TIM_ConfigClockSource+0x1c>
 800913a:	2302      	movs	r3, #2
 800913c:	e0b6      	b.n	80092ac <HAL_TIM_ConfigClockSource+0x18a>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2201      	movs	r2, #1
 8009142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2202      	movs	r2, #2
 800914a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	689b      	ldr	r3, [r3, #8]
 8009154:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800915c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009160:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009168:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	68ba      	ldr	r2, [r7, #8]
 8009170:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800917a:	d03e      	beq.n	80091fa <HAL_TIM_ConfigClockSource+0xd8>
 800917c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009180:	f200 8087 	bhi.w	8009292 <HAL_TIM_ConfigClockSource+0x170>
 8009184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009188:	f000 8086 	beq.w	8009298 <HAL_TIM_ConfigClockSource+0x176>
 800918c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009190:	d87f      	bhi.n	8009292 <HAL_TIM_ConfigClockSource+0x170>
 8009192:	2b70      	cmp	r3, #112	; 0x70
 8009194:	d01a      	beq.n	80091cc <HAL_TIM_ConfigClockSource+0xaa>
 8009196:	2b70      	cmp	r3, #112	; 0x70
 8009198:	d87b      	bhi.n	8009292 <HAL_TIM_ConfigClockSource+0x170>
 800919a:	2b60      	cmp	r3, #96	; 0x60
 800919c:	d050      	beq.n	8009240 <HAL_TIM_ConfigClockSource+0x11e>
 800919e:	2b60      	cmp	r3, #96	; 0x60
 80091a0:	d877      	bhi.n	8009292 <HAL_TIM_ConfigClockSource+0x170>
 80091a2:	2b50      	cmp	r3, #80	; 0x50
 80091a4:	d03c      	beq.n	8009220 <HAL_TIM_ConfigClockSource+0xfe>
 80091a6:	2b50      	cmp	r3, #80	; 0x50
 80091a8:	d873      	bhi.n	8009292 <HAL_TIM_ConfigClockSource+0x170>
 80091aa:	2b40      	cmp	r3, #64	; 0x40
 80091ac:	d058      	beq.n	8009260 <HAL_TIM_ConfigClockSource+0x13e>
 80091ae:	2b40      	cmp	r3, #64	; 0x40
 80091b0:	d86f      	bhi.n	8009292 <HAL_TIM_ConfigClockSource+0x170>
 80091b2:	2b30      	cmp	r3, #48	; 0x30
 80091b4:	d064      	beq.n	8009280 <HAL_TIM_ConfigClockSource+0x15e>
 80091b6:	2b30      	cmp	r3, #48	; 0x30
 80091b8:	d86b      	bhi.n	8009292 <HAL_TIM_ConfigClockSource+0x170>
 80091ba:	2b20      	cmp	r3, #32
 80091bc:	d060      	beq.n	8009280 <HAL_TIM_ConfigClockSource+0x15e>
 80091be:	2b20      	cmp	r3, #32
 80091c0:	d867      	bhi.n	8009292 <HAL_TIM_ConfigClockSource+0x170>
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d05c      	beq.n	8009280 <HAL_TIM_ConfigClockSource+0x15e>
 80091c6:	2b10      	cmp	r3, #16
 80091c8:	d05a      	beq.n	8009280 <HAL_TIM_ConfigClockSource+0x15e>
 80091ca:	e062      	b.n	8009292 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6818      	ldr	r0, [r3, #0]
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	6899      	ldr	r1, [r3, #8]
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	685a      	ldr	r2, [r3, #4]
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	f000 f970 	bl	80094c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80091ee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	68ba      	ldr	r2, [r7, #8]
 80091f6:	609a      	str	r2, [r3, #8]
      break;
 80091f8:	e04f      	b.n	800929a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6818      	ldr	r0, [r3, #0]
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	6899      	ldr	r1, [r3, #8]
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	685a      	ldr	r2, [r3, #4]
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	f000 f959 	bl	80094c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	689a      	ldr	r2, [r3, #8]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800921c:	609a      	str	r2, [r3, #8]
      break;
 800921e:	e03c      	b.n	800929a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6818      	ldr	r0, [r3, #0]
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	6859      	ldr	r1, [r3, #4]
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	68db      	ldr	r3, [r3, #12]
 800922c:	461a      	mov	r2, r3
 800922e:	f000 f8cd 	bl	80093cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	2150      	movs	r1, #80	; 0x50
 8009238:	4618      	mov	r0, r3
 800923a:	f000 f926 	bl	800948a <TIM_ITRx_SetConfig>
      break;
 800923e:	e02c      	b.n	800929a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6818      	ldr	r0, [r3, #0]
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	6859      	ldr	r1, [r3, #4]
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	68db      	ldr	r3, [r3, #12]
 800924c:	461a      	mov	r2, r3
 800924e:	f000 f8ec 	bl	800942a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	2160      	movs	r1, #96	; 0x60
 8009258:	4618      	mov	r0, r3
 800925a:	f000 f916 	bl	800948a <TIM_ITRx_SetConfig>
      break;
 800925e:	e01c      	b.n	800929a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6818      	ldr	r0, [r3, #0]
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	6859      	ldr	r1, [r3, #4]
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	68db      	ldr	r3, [r3, #12]
 800926c:	461a      	mov	r2, r3
 800926e:	f000 f8ad 	bl	80093cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2140      	movs	r1, #64	; 0x40
 8009278:	4618      	mov	r0, r3
 800927a:	f000 f906 	bl	800948a <TIM_ITRx_SetConfig>
      break;
 800927e:	e00c      	b.n	800929a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681a      	ldr	r2, [r3, #0]
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4619      	mov	r1, r3
 800928a:	4610      	mov	r0, r2
 800928c:	f000 f8fd 	bl	800948a <TIM_ITRx_SetConfig>
      break;
 8009290:	e003      	b.n	800929a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	73fb      	strb	r3, [r7, #15]
      break;
 8009296:	e000      	b.n	800929a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009298:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2201      	movs	r2, #1
 800929e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80092aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3710      	adds	r7, #16
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}

080092b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80092f8:	bf00      	nop
 80092fa:	370c      	adds	r7, #12
 80092fc:	46bd      	mov	sp, r7
 80092fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009302:	4770      	bx	lr

08009304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	4a2a      	ldr	r2, [pc, #168]	; (80093c0 <TIM_Base_SetConfig+0xbc>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d003      	beq.n	8009324 <TIM_Base_SetConfig+0x20>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009322:	d108      	bne.n	8009336 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800932a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	68fa      	ldr	r2, [r7, #12]
 8009332:	4313      	orrs	r3, r2
 8009334:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	4a21      	ldr	r2, [pc, #132]	; (80093c0 <TIM_Base_SetConfig+0xbc>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d00b      	beq.n	8009356 <TIM_Base_SetConfig+0x52>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009344:	d007      	beq.n	8009356 <TIM_Base_SetConfig+0x52>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	4a1e      	ldr	r2, [pc, #120]	; (80093c4 <TIM_Base_SetConfig+0xc0>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d003      	beq.n	8009356 <TIM_Base_SetConfig+0x52>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	4a1d      	ldr	r2, [pc, #116]	; (80093c8 <TIM_Base_SetConfig+0xc4>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d108      	bne.n	8009368 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800935c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	68db      	ldr	r3, [r3, #12]
 8009362:	68fa      	ldr	r2, [r7, #12]
 8009364:	4313      	orrs	r3, r2
 8009366:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	695b      	ldr	r3, [r3, #20]
 8009372:	4313      	orrs	r3, r2
 8009374:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	689a      	ldr	r2, [r3, #8]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	681a      	ldr	r2, [r3, #0]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	4a0c      	ldr	r2, [pc, #48]	; (80093c0 <TIM_Base_SetConfig+0xbc>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d007      	beq.n	80093a4 <TIM_Base_SetConfig+0xa0>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a0b      	ldr	r2, [pc, #44]	; (80093c4 <TIM_Base_SetConfig+0xc0>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d003      	beq.n	80093a4 <TIM_Base_SetConfig+0xa0>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	4a0a      	ldr	r2, [pc, #40]	; (80093c8 <TIM_Base_SetConfig+0xc4>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d103      	bne.n	80093ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	691a      	ldr	r2, [r3, #16]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2201      	movs	r2, #1
 80093b0:	615a      	str	r2, [r3, #20]
}
 80093b2:	bf00      	nop
 80093b4:	3714      	adds	r7, #20
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	40012c00 	.word	0x40012c00
 80093c4:	40014000 	.word	0x40014000
 80093c8:	40014400 	.word	0x40014400

080093cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b087      	sub	sp, #28
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	6a1b      	ldr	r3, [r3, #32]
 80093dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	6a1b      	ldr	r3, [r3, #32]
 80093e2:	f023 0201 	bic.w	r2, r3, #1
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	699b      	ldr	r3, [r3, #24]
 80093ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80093f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	011b      	lsls	r3, r3, #4
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	4313      	orrs	r3, r2
 8009400:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	f023 030a 	bic.w	r3, r3, #10
 8009408:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800940a:	697a      	ldr	r2, [r7, #20]
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	4313      	orrs	r3, r2
 8009410:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	693a      	ldr	r2, [r7, #16]
 8009416:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	697a      	ldr	r2, [r7, #20]
 800941c:	621a      	str	r2, [r3, #32]
}
 800941e:	bf00      	nop
 8009420:	371c      	adds	r7, #28
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr

0800942a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800942a:	b480      	push	{r7}
 800942c:	b087      	sub	sp, #28
 800942e:	af00      	add	r7, sp, #0
 8009430:	60f8      	str	r0, [r7, #12]
 8009432:	60b9      	str	r1, [r7, #8]
 8009434:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	f023 0210 	bic.w	r2, r3, #16
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	699b      	ldr	r3, [r3, #24]
 8009446:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	6a1b      	ldr	r3, [r3, #32]
 800944c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009454:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	031b      	lsls	r3, r3, #12
 800945a:	697a      	ldr	r2, [r7, #20]
 800945c:	4313      	orrs	r3, r2
 800945e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009466:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	011b      	lsls	r3, r3, #4
 800946c:	693a      	ldr	r2, [r7, #16]
 800946e:	4313      	orrs	r3, r2
 8009470:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	697a      	ldr	r2, [r7, #20]
 8009476:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	693a      	ldr	r2, [r7, #16]
 800947c:	621a      	str	r2, [r3, #32]
}
 800947e:	bf00      	nop
 8009480:	371c      	adds	r7, #28
 8009482:	46bd      	mov	sp, r7
 8009484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009488:	4770      	bx	lr

0800948a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800948a:	b480      	push	{r7}
 800948c:	b085      	sub	sp, #20
 800948e:	af00      	add	r7, sp, #0
 8009490:	6078      	str	r0, [r7, #4]
 8009492:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	689b      	ldr	r3, [r3, #8]
 8009498:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	4313      	orrs	r3, r2
 80094a8:	f043 0307 	orr.w	r3, r3, #7
 80094ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	68fa      	ldr	r2, [r7, #12]
 80094b2:	609a      	str	r2, [r3, #8]
}
 80094b4:	bf00      	nop
 80094b6:	3714      	adds	r7, #20
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b087      	sub	sp, #28
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]
 80094cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80094da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	021a      	lsls	r2, r3, #8
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	431a      	orrs	r2, r3
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	4313      	orrs	r3, r2
 80094e8:	697a      	ldr	r2, [r7, #20]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	697a      	ldr	r2, [r7, #20]
 80094f2:	609a      	str	r2, [r3, #8]
}
 80094f4:	bf00      	nop
 80094f6:	371c      	adds	r7, #28
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
 8009508:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009510:	2b01      	cmp	r3, #1
 8009512:	d101      	bne.n	8009518 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009514:	2302      	movs	r3, #2
 8009516:	e04f      	b.n	80095b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2201      	movs	r2, #1
 800951c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2202      	movs	r2, #2
 8009524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a21      	ldr	r2, [pc, #132]	; (80095c4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d108      	bne.n	8009554 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009548:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	68fa      	ldr	r2, [r7, #12]
 8009550:	4313      	orrs	r3, r2
 8009552:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800955a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	4313      	orrs	r3, r2
 8009564:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	68fa      	ldr	r2, [r7, #12]
 800956c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a14      	ldr	r2, [pc, #80]	; (80095c4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d009      	beq.n	800958c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009580:	d004      	beq.n	800958c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a10      	ldr	r2, [pc, #64]	; (80095c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d10c      	bne.n	80095a6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009592:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	68ba      	ldr	r2, [r7, #8]
 800959a:	4313      	orrs	r3, r2
 800959c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	68ba      	ldr	r2, [r7, #8]
 80095a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2201      	movs	r2, #1
 80095aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2200      	movs	r2, #0
 80095b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3714      	adds	r7, #20
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr
 80095c4:	40012c00 	.word	0x40012c00
 80095c8:	40014000 	.word	0x40014000

080095cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095d4:	bf00      	nop
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095e8:	bf00      	nop
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80095fc:	bf00      	nop
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d101      	bne.n	800961a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	e040      	b.n	800969c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800961e:	2b00      	cmp	r3, #0
 8009620:	d106      	bne.n	8009630 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2200      	movs	r2, #0
 8009626:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f7fa fbd6 	bl	8003ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2224      	movs	r2, #36	; 0x24
 8009634:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f022 0201 	bic.w	r2, r2, #1
 8009644:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 f8c0 	bl	80097cc <UART_SetConfig>
 800964c:	4603      	mov	r3, r0
 800964e:	2b01      	cmp	r3, #1
 8009650:	d101      	bne.n	8009656 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009652:	2301      	movs	r3, #1
 8009654:	e022      	b.n	800969c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800965a:	2b00      	cmp	r3, #0
 800965c:	d002      	beq.n	8009664 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 fae0 	bl	8009c24 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	685a      	ldr	r2, [r3, #4]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009672:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	689a      	ldr	r2, [r3, #8]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009682:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	681a      	ldr	r2, [r3, #0]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f042 0201 	orr.w	r2, r2, #1
 8009692:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 fb67 	bl	8009d68 <UART_CheckIdleState>
 800969a:	4603      	mov	r3, r0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3708      	adds	r7, #8
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b08a      	sub	sp, #40	; 0x28
 80096a8:	af02      	add	r7, sp, #8
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	60b9      	str	r1, [r7, #8]
 80096ae:	603b      	str	r3, [r7, #0]
 80096b0:	4613      	mov	r3, r2
 80096b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80096b8:	2b20      	cmp	r3, #32
 80096ba:	f040 8082 	bne.w	80097c2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d002      	beq.n	80096ca <HAL_UART_Transmit+0x26>
 80096c4:	88fb      	ldrh	r3, [r7, #6]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d101      	bne.n	80096ce <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80096ca:	2301      	movs	r3, #1
 80096cc:	e07a      	b.n	80097c4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d101      	bne.n	80096dc <HAL_UART_Transmit+0x38>
 80096d8:	2302      	movs	r3, #2
 80096da:	e073      	b.n	80097c4 <HAL_UART_Transmit+0x120>
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2201      	movs	r2, #1
 80096e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	2200      	movs	r2, #0
 80096e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2221      	movs	r2, #33	; 0x21
 80096f0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80096f2:	f7fa fd49 	bl	8004188 <HAL_GetTick>
 80096f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	88fa      	ldrh	r2, [r7, #6]
 80096fc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	88fa      	ldrh	r2, [r7, #6]
 8009704:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009710:	d108      	bne.n	8009724 <HAL_UART_Transmit+0x80>
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	691b      	ldr	r3, [r3, #16]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d104      	bne.n	8009724 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800971a:	2300      	movs	r3, #0
 800971c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	61bb      	str	r3, [r7, #24]
 8009722:	e003      	b.n	800972c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009728:	2300      	movs	r3, #0
 800972a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2200      	movs	r2, #0
 8009730:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8009734:	e02d      	b.n	8009792 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	2200      	movs	r2, #0
 800973e:	2180      	movs	r1, #128	; 0x80
 8009740:	68f8      	ldr	r0, [r7, #12]
 8009742:	f000 fb5a 	bl	8009dfa <UART_WaitOnFlagUntilTimeout>
 8009746:	4603      	mov	r3, r0
 8009748:	2b00      	cmp	r3, #0
 800974a:	d001      	beq.n	8009750 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800974c:	2303      	movs	r3, #3
 800974e:	e039      	b.n	80097c4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8009750:	69fb      	ldr	r3, [r7, #28]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d10b      	bne.n	800976e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009756:	69bb      	ldr	r3, [r7, #24]
 8009758:	881a      	ldrh	r2, [r3, #0]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009762:	b292      	uxth	r2, r2
 8009764:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009766:	69bb      	ldr	r3, [r7, #24]
 8009768:	3302      	adds	r3, #2
 800976a:	61bb      	str	r3, [r7, #24]
 800976c:	e008      	b.n	8009780 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	781a      	ldrb	r2, [r3, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	b292      	uxth	r2, r2
 8009778:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800977a:	69fb      	ldr	r3, [r7, #28]
 800977c:	3301      	adds	r3, #1
 800977e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009786:	b29b      	uxth	r3, r3
 8009788:	3b01      	subs	r3, #1
 800978a:	b29a      	uxth	r2, r3
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009798:	b29b      	uxth	r3, r3
 800979a:	2b00      	cmp	r3, #0
 800979c:	d1cb      	bne.n	8009736 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	9300      	str	r3, [sp, #0]
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	2200      	movs	r2, #0
 80097a6:	2140      	movs	r1, #64	; 0x40
 80097a8:	68f8      	ldr	r0, [r7, #12]
 80097aa:	f000 fb26 	bl	8009dfa <UART_WaitOnFlagUntilTimeout>
 80097ae:	4603      	mov	r3, r0
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d001      	beq.n	80097b8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80097b4:	2303      	movs	r3, #3
 80097b6:	e005      	b.n	80097c4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	2220      	movs	r2, #32
 80097bc:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80097be:	2300      	movs	r3, #0
 80097c0:	e000      	b.n	80097c4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80097c2:	2302      	movs	r3, #2
  }
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3720      	adds	r7, #32
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80097cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097d0:	b08a      	sub	sp, #40	; 0x28
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80097d6:	2300      	movs	r3, #0
 80097d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	689a      	ldr	r2, [r3, #8]
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	691b      	ldr	r3, [r3, #16]
 80097e4:	431a      	orrs	r2, r3
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	695b      	ldr	r3, [r3, #20]
 80097ea:	431a      	orrs	r2, r3
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	69db      	ldr	r3, [r3, #28]
 80097f0:	4313      	orrs	r3, r2
 80097f2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	4bb4      	ldr	r3, [pc, #720]	; (8009acc <UART_SetConfig+0x300>)
 80097fc:	4013      	ands	r3, r2
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	6812      	ldr	r2, [r2, #0]
 8009802:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009804:	430b      	orrs	r3, r1
 8009806:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	68da      	ldr	r2, [r3, #12]
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	430a      	orrs	r2, r1
 800981c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	699b      	ldr	r3, [r3, #24]
 8009822:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4aa9      	ldr	r2, [pc, #676]	; (8009ad0 <UART_SetConfig+0x304>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d004      	beq.n	8009838 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	6a1b      	ldr	r3, [r3, #32]
 8009832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009834:	4313      	orrs	r3, r2
 8009836:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	689b      	ldr	r3, [r3, #8]
 800983e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009848:	430a      	orrs	r2, r1
 800984a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4aa0      	ldr	r2, [pc, #640]	; (8009ad4 <UART_SetConfig+0x308>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d126      	bne.n	80098a4 <UART_SetConfig+0xd8>
 8009856:	4ba0      	ldr	r3, [pc, #640]	; (8009ad8 <UART_SetConfig+0x30c>)
 8009858:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800985c:	f003 0303 	and.w	r3, r3, #3
 8009860:	2b03      	cmp	r3, #3
 8009862:	d81b      	bhi.n	800989c <UART_SetConfig+0xd0>
 8009864:	a201      	add	r2, pc, #4	; (adr r2, 800986c <UART_SetConfig+0xa0>)
 8009866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800986a:	bf00      	nop
 800986c:	0800987d 	.word	0x0800987d
 8009870:	0800988d 	.word	0x0800988d
 8009874:	08009885 	.word	0x08009885
 8009878:	08009895 	.word	0x08009895
 800987c:	2301      	movs	r3, #1
 800987e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009882:	e080      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009884:	2302      	movs	r3, #2
 8009886:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800988a:	e07c      	b.n	8009986 <UART_SetConfig+0x1ba>
 800988c:	2304      	movs	r3, #4
 800988e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009892:	e078      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009894:	2308      	movs	r3, #8
 8009896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800989a:	e074      	b.n	8009986 <UART_SetConfig+0x1ba>
 800989c:	2310      	movs	r3, #16
 800989e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098a2:	e070      	b.n	8009986 <UART_SetConfig+0x1ba>
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a8c      	ldr	r2, [pc, #560]	; (8009adc <UART_SetConfig+0x310>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d138      	bne.n	8009920 <UART_SetConfig+0x154>
 80098ae:	4b8a      	ldr	r3, [pc, #552]	; (8009ad8 <UART_SetConfig+0x30c>)
 80098b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098b4:	f003 030c 	and.w	r3, r3, #12
 80098b8:	2b0c      	cmp	r3, #12
 80098ba:	d82d      	bhi.n	8009918 <UART_SetConfig+0x14c>
 80098bc:	a201      	add	r2, pc, #4	; (adr r2, 80098c4 <UART_SetConfig+0xf8>)
 80098be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098c2:	bf00      	nop
 80098c4:	080098f9 	.word	0x080098f9
 80098c8:	08009919 	.word	0x08009919
 80098cc:	08009919 	.word	0x08009919
 80098d0:	08009919 	.word	0x08009919
 80098d4:	08009909 	.word	0x08009909
 80098d8:	08009919 	.word	0x08009919
 80098dc:	08009919 	.word	0x08009919
 80098e0:	08009919 	.word	0x08009919
 80098e4:	08009901 	.word	0x08009901
 80098e8:	08009919 	.word	0x08009919
 80098ec:	08009919 	.word	0x08009919
 80098f0:	08009919 	.word	0x08009919
 80098f4:	08009911 	.word	0x08009911
 80098f8:	2300      	movs	r3, #0
 80098fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098fe:	e042      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009900:	2302      	movs	r3, #2
 8009902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009906:	e03e      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009908:	2304      	movs	r3, #4
 800990a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800990e:	e03a      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009910:	2308      	movs	r3, #8
 8009912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009916:	e036      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009918:	2310      	movs	r3, #16
 800991a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800991e:	e032      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a6a      	ldr	r2, [pc, #424]	; (8009ad0 <UART_SetConfig+0x304>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d12a      	bne.n	8009980 <UART_SetConfig+0x1b4>
 800992a:	4b6b      	ldr	r3, [pc, #428]	; (8009ad8 <UART_SetConfig+0x30c>)
 800992c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009930:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009934:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009938:	d01a      	beq.n	8009970 <UART_SetConfig+0x1a4>
 800993a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800993e:	d81b      	bhi.n	8009978 <UART_SetConfig+0x1ac>
 8009940:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009944:	d00c      	beq.n	8009960 <UART_SetConfig+0x194>
 8009946:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800994a:	d815      	bhi.n	8009978 <UART_SetConfig+0x1ac>
 800994c:	2b00      	cmp	r3, #0
 800994e:	d003      	beq.n	8009958 <UART_SetConfig+0x18c>
 8009950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009954:	d008      	beq.n	8009968 <UART_SetConfig+0x19c>
 8009956:	e00f      	b.n	8009978 <UART_SetConfig+0x1ac>
 8009958:	2300      	movs	r3, #0
 800995a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800995e:	e012      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009960:	2302      	movs	r3, #2
 8009962:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009966:	e00e      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009968:	2304      	movs	r3, #4
 800996a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800996e:	e00a      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009970:	2308      	movs	r3, #8
 8009972:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009976:	e006      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009978:	2310      	movs	r3, #16
 800997a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800997e:	e002      	b.n	8009986 <UART_SetConfig+0x1ba>
 8009980:	2310      	movs	r3, #16
 8009982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a51      	ldr	r2, [pc, #324]	; (8009ad0 <UART_SetConfig+0x304>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d17a      	bne.n	8009a86 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009990:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009994:	2b08      	cmp	r3, #8
 8009996:	d824      	bhi.n	80099e2 <UART_SetConfig+0x216>
 8009998:	a201      	add	r2, pc, #4	; (adr r2, 80099a0 <UART_SetConfig+0x1d4>)
 800999a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800999e:	bf00      	nop
 80099a0:	080099c5 	.word	0x080099c5
 80099a4:	080099e3 	.word	0x080099e3
 80099a8:	080099cd 	.word	0x080099cd
 80099ac:	080099e3 	.word	0x080099e3
 80099b0:	080099d3 	.word	0x080099d3
 80099b4:	080099e3 	.word	0x080099e3
 80099b8:	080099e3 	.word	0x080099e3
 80099bc:	080099e3 	.word	0x080099e3
 80099c0:	080099db 	.word	0x080099db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099c4:	f7fe fde0 	bl	8008588 <HAL_RCC_GetPCLK1Freq>
 80099c8:	61f8      	str	r0, [r7, #28]
        break;
 80099ca:	e010      	b.n	80099ee <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80099cc:	4b44      	ldr	r3, [pc, #272]	; (8009ae0 <UART_SetConfig+0x314>)
 80099ce:	61fb      	str	r3, [r7, #28]
        break;
 80099d0:	e00d      	b.n	80099ee <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80099d2:	f7fe fd41 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 80099d6:	61f8      	str	r0, [r7, #28]
        break;
 80099d8:	e009      	b.n	80099ee <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099de:	61fb      	str	r3, [r7, #28]
        break;
 80099e0:	e005      	b.n	80099ee <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80099e2:	2300      	movs	r3, #0
 80099e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80099e6:	2301      	movs	r3, #1
 80099e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80099ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80099ee:	69fb      	ldr	r3, [r7, #28]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f000 8107 	beq.w	8009c04 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	685a      	ldr	r2, [r3, #4]
 80099fa:	4613      	mov	r3, r2
 80099fc:	005b      	lsls	r3, r3, #1
 80099fe:	4413      	add	r3, r2
 8009a00:	69fa      	ldr	r2, [r7, #28]
 8009a02:	429a      	cmp	r2, r3
 8009a04:	d305      	bcc.n	8009a12 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009a0c:	69fa      	ldr	r2, [r7, #28]
 8009a0e:	429a      	cmp	r2, r3
 8009a10:	d903      	bls.n	8009a1a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8009a12:	2301      	movs	r3, #1
 8009a14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009a18:	e0f4      	b.n	8009c04 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009a1a:	69fb      	ldr	r3, [r7, #28]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	461c      	mov	r4, r3
 8009a20:	4615      	mov	r5, r2
 8009a22:	f04f 0200 	mov.w	r2, #0
 8009a26:	f04f 0300 	mov.w	r3, #0
 8009a2a:	022b      	lsls	r3, r5, #8
 8009a2c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009a30:	0222      	lsls	r2, r4, #8
 8009a32:	68f9      	ldr	r1, [r7, #12]
 8009a34:	6849      	ldr	r1, [r1, #4]
 8009a36:	0849      	lsrs	r1, r1, #1
 8009a38:	2000      	movs	r0, #0
 8009a3a:	4688      	mov	r8, r1
 8009a3c:	4681      	mov	r9, r0
 8009a3e:	eb12 0a08 	adds.w	sl, r2, r8
 8009a42:	eb43 0b09 	adc.w	fp, r3, r9
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	685b      	ldr	r3, [r3, #4]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	603b      	str	r3, [r7, #0]
 8009a4e:	607a      	str	r2, [r7, #4]
 8009a50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a54:	4650      	mov	r0, sl
 8009a56:	4659      	mov	r1, fp
 8009a58:	f7f7 f916 	bl	8000c88 <__aeabi_uldivmod>
 8009a5c:	4602      	mov	r2, r0
 8009a5e:	460b      	mov	r3, r1
 8009a60:	4613      	mov	r3, r2
 8009a62:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009a64:	69bb      	ldr	r3, [r7, #24]
 8009a66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a6a:	d308      	bcc.n	8009a7e <UART_SetConfig+0x2b2>
 8009a6c:	69bb      	ldr	r3, [r7, #24]
 8009a6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009a72:	d204      	bcs.n	8009a7e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	69ba      	ldr	r2, [r7, #24]
 8009a7a:	60da      	str	r2, [r3, #12]
 8009a7c:	e0c2      	b.n	8009c04 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009a84:	e0be      	b.n	8009c04 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	69db      	ldr	r3, [r3, #28]
 8009a8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a8e:	d16a      	bne.n	8009b66 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8009a90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009a94:	2b08      	cmp	r3, #8
 8009a96:	d834      	bhi.n	8009b02 <UART_SetConfig+0x336>
 8009a98:	a201      	add	r2, pc, #4	; (adr r2, 8009aa0 <UART_SetConfig+0x2d4>)
 8009a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a9e:	bf00      	nop
 8009aa0:	08009ac5 	.word	0x08009ac5
 8009aa4:	08009ae5 	.word	0x08009ae5
 8009aa8:	08009aed 	.word	0x08009aed
 8009aac:	08009b03 	.word	0x08009b03
 8009ab0:	08009af3 	.word	0x08009af3
 8009ab4:	08009b03 	.word	0x08009b03
 8009ab8:	08009b03 	.word	0x08009b03
 8009abc:	08009b03 	.word	0x08009b03
 8009ac0:	08009afb 	.word	0x08009afb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ac4:	f7fe fd60 	bl	8008588 <HAL_RCC_GetPCLK1Freq>
 8009ac8:	61f8      	str	r0, [r7, #28]
        break;
 8009aca:	e020      	b.n	8009b0e <UART_SetConfig+0x342>
 8009acc:	efff69f3 	.word	0xefff69f3
 8009ad0:	40008000 	.word	0x40008000
 8009ad4:	40013800 	.word	0x40013800
 8009ad8:	40021000 	.word	0x40021000
 8009adc:	40004400 	.word	0x40004400
 8009ae0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ae4:	f7fe fd66 	bl	80085b4 <HAL_RCC_GetPCLK2Freq>
 8009ae8:	61f8      	str	r0, [r7, #28]
        break;
 8009aea:	e010      	b.n	8009b0e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009aec:	4b4c      	ldr	r3, [pc, #304]	; (8009c20 <UART_SetConfig+0x454>)
 8009aee:	61fb      	str	r3, [r7, #28]
        break;
 8009af0:	e00d      	b.n	8009b0e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009af2:	f7fe fcb1 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 8009af6:	61f8      	str	r0, [r7, #28]
        break;
 8009af8:	e009      	b.n	8009b0e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009afa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009afe:	61fb      	str	r3, [r7, #28]
        break;
 8009b00:	e005      	b.n	8009b0e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8009b02:	2300      	movs	r3, #0
 8009b04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009b06:	2301      	movs	r3, #1
 8009b08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009b0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b0e:	69fb      	ldr	r3, [r7, #28]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d077      	beq.n	8009c04 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009b14:	69fb      	ldr	r3, [r7, #28]
 8009b16:	005a      	lsls	r2, r3, #1
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	085b      	lsrs	r3, r3, #1
 8009b1e:	441a      	add	r2, r3
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b28:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b2a:	69bb      	ldr	r3, [r7, #24]
 8009b2c:	2b0f      	cmp	r3, #15
 8009b2e:	d916      	bls.n	8009b5e <UART_SetConfig+0x392>
 8009b30:	69bb      	ldr	r3, [r7, #24]
 8009b32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b36:	d212      	bcs.n	8009b5e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	b29b      	uxth	r3, r3
 8009b3c:	f023 030f 	bic.w	r3, r3, #15
 8009b40:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	085b      	lsrs	r3, r3, #1
 8009b46:	b29b      	uxth	r3, r3
 8009b48:	f003 0307 	and.w	r3, r3, #7
 8009b4c:	b29a      	uxth	r2, r3
 8009b4e:	8afb      	ldrh	r3, [r7, #22]
 8009b50:	4313      	orrs	r3, r2
 8009b52:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	8afa      	ldrh	r2, [r7, #22]
 8009b5a:	60da      	str	r2, [r3, #12]
 8009b5c:	e052      	b.n	8009c04 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009b64:	e04e      	b.n	8009c04 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009b66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009b6a:	2b08      	cmp	r3, #8
 8009b6c:	d827      	bhi.n	8009bbe <UART_SetConfig+0x3f2>
 8009b6e:	a201      	add	r2, pc, #4	; (adr r2, 8009b74 <UART_SetConfig+0x3a8>)
 8009b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b74:	08009b99 	.word	0x08009b99
 8009b78:	08009ba1 	.word	0x08009ba1
 8009b7c:	08009ba9 	.word	0x08009ba9
 8009b80:	08009bbf 	.word	0x08009bbf
 8009b84:	08009baf 	.word	0x08009baf
 8009b88:	08009bbf 	.word	0x08009bbf
 8009b8c:	08009bbf 	.word	0x08009bbf
 8009b90:	08009bbf 	.word	0x08009bbf
 8009b94:	08009bb7 	.word	0x08009bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b98:	f7fe fcf6 	bl	8008588 <HAL_RCC_GetPCLK1Freq>
 8009b9c:	61f8      	str	r0, [r7, #28]
        break;
 8009b9e:	e014      	b.n	8009bca <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ba0:	f7fe fd08 	bl	80085b4 <HAL_RCC_GetPCLK2Freq>
 8009ba4:	61f8      	str	r0, [r7, #28]
        break;
 8009ba6:	e010      	b.n	8009bca <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ba8:	4b1d      	ldr	r3, [pc, #116]	; (8009c20 <UART_SetConfig+0x454>)
 8009baa:	61fb      	str	r3, [r7, #28]
        break;
 8009bac:	e00d      	b.n	8009bca <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bae:	f7fe fc53 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 8009bb2:	61f8      	str	r0, [r7, #28]
        break;
 8009bb4:	e009      	b.n	8009bca <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009bba:	61fb      	str	r3, [r7, #28]
        break;
 8009bbc:	e005      	b.n	8009bca <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009bc8:	bf00      	nop
    }

    if (pclk != 0U)
 8009bca:	69fb      	ldr	r3, [r7, #28]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d019      	beq.n	8009c04 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	085a      	lsrs	r2, r3, #1
 8009bd6:	69fb      	ldr	r3, [r7, #28]
 8009bd8:	441a      	add	r2, r3
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8009be2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009be4:	69bb      	ldr	r3, [r7, #24]
 8009be6:	2b0f      	cmp	r3, #15
 8009be8:	d909      	bls.n	8009bfe <UART_SetConfig+0x432>
 8009bea:	69bb      	ldr	r3, [r7, #24]
 8009bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009bf0:	d205      	bcs.n	8009bfe <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009bf2:	69bb      	ldr	r3, [r7, #24]
 8009bf4:	b29a      	uxth	r2, r3
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	60da      	str	r2, [r3, #12]
 8009bfc:	e002      	b.n	8009c04 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8009bfe:	2301      	movs	r3, #1
 8009c00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2200      	movs	r2, #0
 8009c08:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009c10:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3728      	adds	r7, #40	; 0x28
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c1e:	bf00      	nop
 8009c20:	00f42400 	.word	0x00f42400

08009c24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b083      	sub	sp, #12
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c30:	f003 0301 	and.w	r3, r3, #1
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d00a      	beq.n	8009c4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	685b      	ldr	r3, [r3, #4]
 8009c3e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	430a      	orrs	r2, r1
 8009c4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c52:	f003 0302 	and.w	r3, r3, #2
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d00a      	beq.n	8009c70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	685b      	ldr	r3, [r3, #4]
 8009c60:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	430a      	orrs	r2, r1
 8009c6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c74:	f003 0304 	and.w	r3, r3, #4
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d00a      	beq.n	8009c92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	430a      	orrs	r2, r1
 8009c90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c96:	f003 0308 	and.w	r3, r3, #8
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d00a      	beq.n	8009cb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	430a      	orrs	r2, r1
 8009cb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb8:	f003 0310 	and.w	r3, r3, #16
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d00a      	beq.n	8009cd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	689b      	ldr	r3, [r3, #8]
 8009cc6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	430a      	orrs	r2, r1
 8009cd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cda:	f003 0320 	and.w	r3, r3, #32
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d00a      	beq.n	8009cf8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	430a      	orrs	r2, r1
 8009cf6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d01a      	beq.n	8009d3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	430a      	orrs	r2, r1
 8009d18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d22:	d10a      	bne.n	8009d3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	430a      	orrs	r2, r1
 8009d38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d00a      	beq.n	8009d5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	430a      	orrs	r2, r1
 8009d5a:	605a      	str	r2, [r3, #4]
  }
}
 8009d5c:	bf00      	nop
 8009d5e:	370c      	adds	r7, #12
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b086      	sub	sp, #24
 8009d6c:	af02      	add	r7, sp, #8
 8009d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2200      	movs	r2, #0
 8009d74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009d78:	f7fa fa06 	bl	8004188 <HAL_GetTick>
 8009d7c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f003 0308 	and.w	r3, r3, #8
 8009d88:	2b08      	cmp	r3, #8
 8009d8a:	d10e      	bne.n	8009daa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009d90:	9300      	str	r3, [sp, #0]
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2200      	movs	r2, #0
 8009d96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 f82d 	bl	8009dfa <UART_WaitOnFlagUntilTimeout>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d001      	beq.n	8009daa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009da6:	2303      	movs	r3, #3
 8009da8:	e023      	b.n	8009df2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f003 0304 	and.w	r3, r3, #4
 8009db4:	2b04      	cmp	r3, #4
 8009db6:	d10e      	bne.n	8009dd6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009db8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009dbc:	9300      	str	r3, [sp, #0]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 f817 	bl	8009dfa <UART_WaitOnFlagUntilTimeout>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d001      	beq.n	8009dd6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009dd2:	2303      	movs	r3, #3
 8009dd4:	e00d      	b.n	8009df2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2220      	movs	r2, #32
 8009dda:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2220      	movs	r2, #32
 8009de0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009df0:	2300      	movs	r3, #0
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009dfa:	b580      	push	{r7, lr}
 8009dfc:	b09c      	sub	sp, #112	; 0x70
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	60f8      	str	r0, [r7, #12]
 8009e02:	60b9      	str	r1, [r7, #8]
 8009e04:	603b      	str	r3, [r7, #0]
 8009e06:	4613      	mov	r3, r2
 8009e08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e0a:	e0a5      	b.n	8009f58 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e12:	f000 80a1 	beq.w	8009f58 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e16:	f7fa f9b7 	bl	8004188 <HAL_GetTick>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	1ad3      	subs	r3, r2, r3
 8009e20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d302      	bcc.n	8009e2c <UART_WaitOnFlagUntilTimeout+0x32>
 8009e26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d13e      	bne.n	8009eaa <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e34:	e853 3f00 	ldrex	r3, [r3]
 8009e38:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009e3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009e40:	667b      	str	r3, [r7, #100]	; 0x64
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	461a      	mov	r2, r3
 8009e48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009e4c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009e50:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009e52:	e841 2300 	strex	r3, r2, [r1]
 8009e56:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009e58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d1e6      	bne.n	8009e2c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	3308      	adds	r3, #8
 8009e64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e68:	e853 3f00 	ldrex	r3, [r3]
 8009e6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e70:	f023 0301 	bic.w	r3, r3, #1
 8009e74:	663b      	str	r3, [r7, #96]	; 0x60
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	3308      	adds	r3, #8
 8009e7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009e7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8009e80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009e84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009e86:	e841 2300 	strex	r3, r2, [r1]
 8009e8a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009e8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d1e5      	bne.n	8009e5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2220      	movs	r2, #32
 8009e96:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	2220      	movs	r2, #32
 8009e9c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009ea6:	2303      	movs	r3, #3
 8009ea8:	e067      	b.n	8009f7a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f003 0304 	and.w	r3, r3, #4
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d04f      	beq.n	8009f58 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	69db      	ldr	r3, [r3, #28]
 8009ebe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ec2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ec6:	d147      	bne.n	8009f58 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009ed0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eda:	e853 3f00 	ldrex	r3, [r3]
 8009ede:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009ee6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	461a      	mov	r2, r3
 8009eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ef0:	637b      	str	r3, [r7, #52]	; 0x34
 8009ef2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009ef6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ef8:	e841 2300 	strex	r3, r2, [r1]
 8009efc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d1e6      	bne.n	8009ed2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	3308      	adds	r3, #8
 8009f0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	e853 3f00 	ldrex	r3, [r3]
 8009f12:	613b      	str	r3, [r7, #16]
   return(result);
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	f023 0301 	bic.w	r3, r3, #1
 8009f1a:	66bb      	str	r3, [r7, #104]	; 0x68
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	3308      	adds	r3, #8
 8009f22:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009f24:	623a      	str	r2, [r7, #32]
 8009f26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f28:	69f9      	ldr	r1, [r7, #28]
 8009f2a:	6a3a      	ldr	r2, [r7, #32]
 8009f2c:	e841 2300 	strex	r3, r2, [r1]
 8009f30:	61bb      	str	r3, [r7, #24]
   return(result);
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d1e5      	bne.n	8009f04 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2220      	movs	r2, #32
 8009f3c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2220      	movs	r2, #32
 8009f42:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	2220      	movs	r2, #32
 8009f48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009f54:	2303      	movs	r3, #3
 8009f56:	e010      	b.n	8009f7a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	69da      	ldr	r2, [r3, #28]
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	4013      	ands	r3, r2
 8009f62:	68ba      	ldr	r2, [r7, #8]
 8009f64:	429a      	cmp	r2, r3
 8009f66:	bf0c      	ite	eq
 8009f68:	2301      	moveq	r3, #1
 8009f6a:	2300      	movne	r3, #0
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	461a      	mov	r2, r3
 8009f70:	79fb      	ldrb	r3, [r7, #7]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	f43f af4a 	beq.w	8009e0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009f78:	2300      	movs	r3, #0
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3770      	adds	r7, #112	; 0x70
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}
	...

08009f84 <__NVIC_SetPriority>:
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	6039      	str	r1, [r7, #0]
 8009f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	db0a      	blt.n	8009fae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	b2da      	uxtb	r2, r3
 8009f9c:	490c      	ldr	r1, [pc, #48]	; (8009fd0 <__NVIC_SetPriority+0x4c>)
 8009f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fa2:	0112      	lsls	r2, r2, #4
 8009fa4:	b2d2      	uxtb	r2, r2
 8009fa6:	440b      	add	r3, r1
 8009fa8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009fac:	e00a      	b.n	8009fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	b2da      	uxtb	r2, r3
 8009fb2:	4908      	ldr	r1, [pc, #32]	; (8009fd4 <__NVIC_SetPriority+0x50>)
 8009fb4:	79fb      	ldrb	r3, [r7, #7]
 8009fb6:	f003 030f 	and.w	r3, r3, #15
 8009fba:	3b04      	subs	r3, #4
 8009fbc:	0112      	lsls	r2, r2, #4
 8009fbe:	b2d2      	uxtb	r2, r2
 8009fc0:	440b      	add	r3, r1
 8009fc2:	761a      	strb	r2, [r3, #24]
}
 8009fc4:	bf00      	nop
 8009fc6:	370c      	adds	r7, #12
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr
 8009fd0:	e000e100 	.word	0xe000e100
 8009fd4:	e000ed00 	.word	0xe000ed00

08009fd8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009fdc:	4b05      	ldr	r3, [pc, #20]	; (8009ff4 <SysTick_Handler+0x1c>)
 8009fde:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009fe0:	f002 f8d8 	bl	800c194 <xTaskGetSchedulerState>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	2b01      	cmp	r3, #1
 8009fe8:	d001      	beq.n	8009fee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009fea:	f002 ffbd 	bl	800cf68 <xPortSysTickHandler>
  }
}
 8009fee:	bf00      	nop
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	e000e010 	.word	0xe000e010

08009ff8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	f06f 0004 	mvn.w	r0, #4
 800a002:	f7ff ffbf 	bl	8009f84 <__NVIC_SetPriority>
#endif
}
 800a006:	bf00      	nop
 800a008:	bd80      	pop	{r7, pc}
	...

0800a00c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a00c:	b480      	push	{r7}
 800a00e:	b083      	sub	sp, #12
 800a010:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a012:	f3ef 8305 	mrs	r3, IPSR
 800a016:	603b      	str	r3, [r7, #0]
  return(result);
 800a018:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d003      	beq.n	800a026 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a01e:	f06f 0305 	mvn.w	r3, #5
 800a022:	607b      	str	r3, [r7, #4]
 800a024:	e00c      	b.n	800a040 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a026:	4b0a      	ldr	r3, [pc, #40]	; (800a050 <osKernelInitialize+0x44>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d105      	bne.n	800a03a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a02e:	4b08      	ldr	r3, [pc, #32]	; (800a050 <osKernelInitialize+0x44>)
 800a030:	2201      	movs	r2, #1
 800a032:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a034:	2300      	movs	r3, #0
 800a036:	607b      	str	r3, [r7, #4]
 800a038:	e002      	b.n	800a040 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a03a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a03e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a040:	687b      	ldr	r3, [r7, #4]
}
 800a042:	4618      	mov	r0, r3
 800a044:	370c      	adds	r7, #12
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr
 800a04e:	bf00      	nop
 800a050:	200027f0 	.word	0x200027f0

0800a054 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a054:	b580      	push	{r7, lr}
 800a056:	b082      	sub	sp, #8
 800a058:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a05a:	f3ef 8305 	mrs	r3, IPSR
 800a05e:	603b      	str	r3, [r7, #0]
  return(result);
 800a060:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a062:	2b00      	cmp	r3, #0
 800a064:	d003      	beq.n	800a06e <osKernelStart+0x1a>
    stat = osErrorISR;
 800a066:	f06f 0305 	mvn.w	r3, #5
 800a06a:	607b      	str	r3, [r7, #4]
 800a06c:	e010      	b.n	800a090 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a06e:	4b0b      	ldr	r3, [pc, #44]	; (800a09c <osKernelStart+0x48>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	2b01      	cmp	r3, #1
 800a074:	d109      	bne.n	800a08a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a076:	f7ff ffbf 	bl	8009ff8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a07a:	4b08      	ldr	r3, [pc, #32]	; (800a09c <osKernelStart+0x48>)
 800a07c:	2202      	movs	r2, #2
 800a07e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a080:	f001 fc1c 	bl	800b8bc <vTaskStartScheduler>
      stat = osOK;
 800a084:	2300      	movs	r3, #0
 800a086:	607b      	str	r3, [r7, #4]
 800a088:	e002      	b.n	800a090 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a08a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a08e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a090:	687b      	ldr	r3, [r7, #4]
}
 800a092:	4618      	mov	r0, r3
 800a094:	3708      	adds	r7, #8
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	200027f0 	.word	0x200027f0

0800a0a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b08e      	sub	sp, #56	; 0x38
 800a0a4:	af04      	add	r7, sp, #16
 800a0a6:	60f8      	str	r0, [r7, #12]
 800a0a8:	60b9      	str	r1, [r7, #8]
 800a0aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0b0:	f3ef 8305 	mrs	r3, IPSR
 800a0b4:	617b      	str	r3, [r7, #20]
  return(result);
 800a0b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d17e      	bne.n	800a1ba <osThreadNew+0x11a>
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d07b      	beq.n	800a1ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a0c2:	2340      	movs	r3, #64	; 0x40
 800a0c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a0c6:	2318      	movs	r3, #24
 800a0c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a0ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a0d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d045      	beq.n	800a166 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d002      	beq.n	800a0e8 <osThreadNew+0x48>
        name = attr->name;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	699b      	ldr	r3, [r3, #24]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d002      	beq.n	800a0f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	699b      	ldr	r3, [r3, #24]
 800a0f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a0f6:	69fb      	ldr	r3, [r7, #28]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d008      	beq.n	800a10e <osThreadNew+0x6e>
 800a0fc:	69fb      	ldr	r3, [r7, #28]
 800a0fe:	2b38      	cmp	r3, #56	; 0x38
 800a100:	d805      	bhi.n	800a10e <osThreadNew+0x6e>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	f003 0301 	and.w	r3, r3, #1
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d001      	beq.n	800a112 <osThreadNew+0x72>
        return (NULL);
 800a10e:	2300      	movs	r3, #0
 800a110:	e054      	b.n	800a1bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	695b      	ldr	r3, [r3, #20]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d003      	beq.n	800a122 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	695b      	ldr	r3, [r3, #20]
 800a11e:	089b      	lsrs	r3, r3, #2
 800a120:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	689b      	ldr	r3, [r3, #8]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d00e      	beq.n	800a148 <osThreadNew+0xa8>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	68db      	ldr	r3, [r3, #12]
 800a12e:	2bbb      	cmp	r3, #187	; 0xbb
 800a130:	d90a      	bls.n	800a148 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a136:	2b00      	cmp	r3, #0
 800a138:	d006      	beq.n	800a148 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	695b      	ldr	r3, [r3, #20]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d002      	beq.n	800a148 <osThreadNew+0xa8>
        mem = 1;
 800a142:	2301      	movs	r3, #1
 800a144:	61bb      	str	r3, [r7, #24]
 800a146:	e010      	b.n	800a16a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d10c      	bne.n	800a16a <osThreadNew+0xca>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	68db      	ldr	r3, [r3, #12]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d108      	bne.n	800a16a <osThreadNew+0xca>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	691b      	ldr	r3, [r3, #16]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d104      	bne.n	800a16a <osThreadNew+0xca>
          mem = 0;
 800a160:	2300      	movs	r3, #0
 800a162:	61bb      	str	r3, [r7, #24]
 800a164:	e001      	b.n	800a16a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a166:	2300      	movs	r3, #0
 800a168:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a16a:	69bb      	ldr	r3, [r7, #24]
 800a16c:	2b01      	cmp	r3, #1
 800a16e:	d110      	bne.n	800a192 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a178:	9202      	str	r2, [sp, #8]
 800a17a:	9301      	str	r3, [sp, #4]
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	9300      	str	r3, [sp, #0]
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	6a3a      	ldr	r2, [r7, #32]
 800a184:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a186:	68f8      	ldr	r0, [r7, #12]
 800a188:	f001 f92e 	bl	800b3e8 <xTaskCreateStatic>
 800a18c:	4603      	mov	r3, r0
 800a18e:	613b      	str	r3, [r7, #16]
 800a190:	e013      	b.n	800a1ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a192:	69bb      	ldr	r3, [r7, #24]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d110      	bne.n	800a1ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a198:	6a3b      	ldr	r3, [r7, #32]
 800a19a:	b29a      	uxth	r2, r3
 800a19c:	f107 0310 	add.w	r3, r7, #16
 800a1a0:	9301      	str	r3, [sp, #4]
 800a1a2:	69fb      	ldr	r3, [r7, #28]
 800a1a4:	9300      	str	r3, [sp, #0]
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a1aa:	68f8      	ldr	r0, [r7, #12]
 800a1ac:	f001 f979 	bl	800b4a2 <xTaskCreate>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d001      	beq.n	800a1ba <osThreadNew+0x11a>
            hTask = NULL;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a1ba:	693b      	ldr	r3, [r7, #16]
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3728      	adds	r7, #40	; 0x28
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a1cc:	f3ef 8305 	mrs	r3, IPSR
 800a1d0:	60bb      	str	r3, [r7, #8]
  return(result);
 800a1d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d003      	beq.n	800a1e0 <osDelay+0x1c>
    stat = osErrorISR;
 800a1d8:	f06f 0305 	mvn.w	r3, #5
 800a1dc:	60fb      	str	r3, [r7, #12]
 800a1de:	e007      	b.n	800a1f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d002      	beq.n	800a1f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f001 fb32 	bl	800b854 <vTaskDelay>
    }
  }

  return (stat);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3710      	adds	r7, #16
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}

0800a1fa <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800a1fa:	b580      	push	{r7, lr}
 800a1fc:	b088      	sub	sp, #32
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800a202:	2300      	movs	r3, #0
 800a204:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a206:	f3ef 8305 	mrs	r3, IPSR
 800a20a:	60bb      	str	r3, [r7, #8]
  return(result);
 800a20c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d174      	bne.n	800a2fc <osMutexNew+0x102>
    if (attr != NULL) {
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d003      	beq.n	800a220 <osMutexNew+0x26>
      type = attr->attr_bits;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	61bb      	str	r3, [r7, #24]
 800a21e:	e001      	b.n	800a224 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800a220:	2300      	movs	r3, #0
 800a222:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800a224:	69bb      	ldr	r3, [r7, #24]
 800a226:	f003 0301 	and.w	r3, r3, #1
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d002      	beq.n	800a234 <osMutexNew+0x3a>
      rmtx = 1U;
 800a22e:	2301      	movs	r3, #1
 800a230:	617b      	str	r3, [r7, #20]
 800a232:	e001      	b.n	800a238 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800a234:	2300      	movs	r3, #0
 800a236:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800a238:	69bb      	ldr	r3, [r7, #24]
 800a23a:	f003 0308 	and.w	r3, r3, #8
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d15c      	bne.n	800a2fc <osMutexNew+0x102>
      mem = -1;
 800a242:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a246:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d015      	beq.n	800a27a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d006      	beq.n	800a264 <osMutexNew+0x6a>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	68db      	ldr	r3, [r3, #12]
 800a25a:	2b4f      	cmp	r3, #79	; 0x4f
 800a25c:	d902      	bls.n	800a264 <osMutexNew+0x6a>
          mem = 1;
 800a25e:	2301      	movs	r3, #1
 800a260:	613b      	str	r3, [r7, #16]
 800a262:	e00c      	b.n	800a27e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d108      	bne.n	800a27e <osMutexNew+0x84>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d104      	bne.n	800a27e <osMutexNew+0x84>
            mem = 0;
 800a274:	2300      	movs	r3, #0
 800a276:	613b      	str	r3, [r7, #16]
 800a278:	e001      	b.n	800a27e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800a27a:	2300      	movs	r3, #0
 800a27c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	2b01      	cmp	r3, #1
 800a282:	d112      	bne.n	800a2aa <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800a284:	697b      	ldr	r3, [r7, #20]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d007      	beq.n	800a29a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	689b      	ldr	r3, [r3, #8]
 800a28e:	4619      	mov	r1, r3
 800a290:	2004      	movs	r0, #4
 800a292:	f000 fb18 	bl	800a8c6 <xQueueCreateMutexStatic>
 800a296:	61f8      	str	r0, [r7, #28]
 800a298:	e016      	b.n	800a2c8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	4619      	mov	r1, r3
 800a2a0:	2001      	movs	r0, #1
 800a2a2:	f000 fb10 	bl	800a8c6 <xQueueCreateMutexStatic>
 800a2a6:	61f8      	str	r0, [r7, #28]
 800a2a8:	e00e      	b.n	800a2c8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d10b      	bne.n	800a2c8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d004      	beq.n	800a2c0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800a2b6:	2004      	movs	r0, #4
 800a2b8:	f000 faed 	bl	800a896 <xQueueCreateMutex>
 800a2bc:	61f8      	str	r0, [r7, #28]
 800a2be:	e003      	b.n	800a2c8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800a2c0:	2001      	movs	r0, #1
 800a2c2:	f000 fae8 	bl	800a896 <xQueueCreateMutex>
 800a2c6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800a2c8:	69fb      	ldr	r3, [r7, #28]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d00c      	beq.n	800a2e8 <osMutexNew+0xee>
        if (attr != NULL) {
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d003      	beq.n	800a2dc <osMutexNew+0xe2>
          name = attr->name;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	60fb      	str	r3, [r7, #12]
 800a2da:	e001      	b.n	800a2e0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800a2e0:	68f9      	ldr	r1, [r7, #12]
 800a2e2:	69f8      	ldr	r0, [r7, #28]
 800a2e4:	f001 f822 	bl	800b32c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800a2e8:	69fb      	ldr	r3, [r7, #28]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d006      	beq.n	800a2fc <osMutexNew+0x102>
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d003      	beq.n	800a2fc <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800a2f4:	69fb      	ldr	r3, [r7, #28]
 800a2f6:	f043 0301 	orr.w	r3, r3, #1
 800a2fa:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800a2fc:	69fb      	ldr	r3, [r7, #28]
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3720      	adds	r7, #32
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}

0800a306 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800a306:	b580      	push	{r7, lr}
 800a308:	b086      	sub	sp, #24
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
 800a30e:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f023 0301 	bic.w	r3, r3, #1
 800a316:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f003 0301 	and.w	r3, r3, #1
 800a31e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800a320:	2300      	movs	r3, #0
 800a322:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a324:	f3ef 8305 	mrs	r3, IPSR
 800a328:	60bb      	str	r3, [r7, #8]
  return(result);
 800a32a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d003      	beq.n	800a338 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800a330:	f06f 0305 	mvn.w	r3, #5
 800a334:	617b      	str	r3, [r7, #20]
 800a336:	e02c      	b.n	800a392 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d103      	bne.n	800a346 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800a33e:	f06f 0303 	mvn.w	r3, #3
 800a342:	617b      	str	r3, [r7, #20]
 800a344:	e025      	b.n	800a392 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d011      	beq.n	800a370 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800a34c:	6839      	ldr	r1, [r7, #0]
 800a34e:	6938      	ldr	r0, [r7, #16]
 800a350:	f000 fb08 	bl	800a964 <xQueueTakeMutexRecursive>
 800a354:	4603      	mov	r3, r0
 800a356:	2b01      	cmp	r3, #1
 800a358:	d01b      	beq.n	800a392 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d003      	beq.n	800a368 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800a360:	f06f 0301 	mvn.w	r3, #1
 800a364:	617b      	str	r3, [r7, #20]
 800a366:	e014      	b.n	800a392 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a368:	f06f 0302 	mvn.w	r3, #2
 800a36c:	617b      	str	r3, [r7, #20]
 800a36e:	e010      	b.n	800a392 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800a370:	6839      	ldr	r1, [r7, #0]
 800a372:	6938      	ldr	r0, [r7, #16]
 800a374:	f000 fda6 	bl	800aec4 <xQueueSemaphoreTake>
 800a378:	4603      	mov	r3, r0
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d009      	beq.n	800a392 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d003      	beq.n	800a38c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800a384:	f06f 0301 	mvn.w	r3, #1
 800a388:	617b      	str	r3, [r7, #20]
 800a38a:	e002      	b.n	800a392 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a38c:	f06f 0302 	mvn.w	r3, #2
 800a390:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800a392:	697b      	ldr	r3, [r7, #20]
}
 800a394:	4618      	mov	r0, r3
 800a396:	3718      	adds	r7, #24
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b086      	sub	sp, #24
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f023 0301 	bic.w	r3, r3, #1
 800a3aa:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f003 0301 	and.w	r3, r3, #1
 800a3b2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a3b8:	f3ef 8305 	mrs	r3, IPSR
 800a3bc:	60bb      	str	r3, [r7, #8]
  return(result);
 800a3be:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d003      	beq.n	800a3cc <osMutexRelease+0x30>
    stat = osErrorISR;
 800a3c4:	f06f 0305 	mvn.w	r3, #5
 800a3c8:	617b      	str	r3, [r7, #20]
 800a3ca:	e01f      	b.n	800a40c <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d103      	bne.n	800a3da <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800a3d2:	f06f 0303 	mvn.w	r3, #3
 800a3d6:	617b      	str	r3, [r7, #20]
 800a3d8:	e018      	b.n	800a40c <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d009      	beq.n	800a3f4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800a3e0:	6938      	ldr	r0, [r7, #16]
 800a3e2:	f000 fa8b 	bl	800a8fc <xQueueGiveMutexRecursive>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	2b01      	cmp	r3, #1
 800a3ea:	d00f      	beq.n	800a40c <osMutexRelease+0x70>
        stat = osErrorResource;
 800a3ec:	f06f 0302 	mvn.w	r3, #2
 800a3f0:	617b      	str	r3, [r7, #20]
 800a3f2:	e00b      	b.n	800a40c <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	2100      	movs	r1, #0
 800a3fa:	6938      	ldr	r0, [r7, #16]
 800a3fc:	f000 fae8 	bl	800a9d0 <xQueueGenericSend>
 800a400:	4603      	mov	r3, r0
 800a402:	2b01      	cmp	r3, #1
 800a404:	d002      	beq.n	800a40c <osMutexRelease+0x70>
        stat = osErrorResource;
 800a406:	f06f 0302 	mvn.w	r3, #2
 800a40a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800a40c:	697b      	ldr	r3, [r7, #20]
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3718      	adds	r7, #24
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
	...

0800a418 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	60f8      	str	r0, [r7, #12]
 800a420:	60b9      	str	r1, [r7, #8]
 800a422:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	4a07      	ldr	r2, [pc, #28]	; (800a444 <vApplicationGetIdleTaskMemory+0x2c>)
 800a428:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	4a06      	ldr	r2, [pc, #24]	; (800a448 <vApplicationGetIdleTaskMemory+0x30>)
 800a42e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2240      	movs	r2, #64	; 0x40
 800a434:	601a      	str	r2, [r3, #0]
}
 800a436:	bf00      	nop
 800a438:	3714      	adds	r7, #20
 800a43a:	46bd      	mov	sp, r7
 800a43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a440:	4770      	bx	lr
 800a442:	bf00      	nop
 800a444:	200027f4 	.word	0x200027f4
 800a448:	200028b0 	.word	0x200028b0

0800a44c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a44c:	b480      	push	{r7}
 800a44e:	b085      	sub	sp, #20
 800a450:	af00      	add	r7, sp, #0
 800a452:	60f8      	str	r0, [r7, #12]
 800a454:	60b9      	str	r1, [r7, #8]
 800a456:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	4a07      	ldr	r2, [pc, #28]	; (800a478 <vApplicationGetTimerTaskMemory+0x2c>)
 800a45c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	4a06      	ldr	r2, [pc, #24]	; (800a47c <vApplicationGetTimerTaskMemory+0x30>)
 800a462:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2280      	movs	r2, #128	; 0x80
 800a468:	601a      	str	r2, [r3, #0]
}
 800a46a:	bf00      	nop
 800a46c:	3714      	adds	r7, #20
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr
 800a476:	bf00      	nop
 800a478:	200029b0 	.word	0x200029b0
 800a47c:	20002a6c 	.word	0x20002a6c

0800a480 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a480:	b480      	push	{r7}
 800a482:	b083      	sub	sp, #12
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f103 0208 	add.w	r2, r3, #8
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a498:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f103 0208 	add.w	r2, r3, #8
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f103 0208 	add.w	r2, r3, #8
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a4b4:	bf00      	nop
 800a4b6:	370c      	adds	r7, #12
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4be:	4770      	bx	lr

0800a4c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b083      	sub	sp, #12
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a4ce:	bf00      	nop
 800a4d0:	370c      	adds	r7, #12
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr

0800a4da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a4da:	b480      	push	{r7}
 800a4dc:	b085      	sub	sp, #20
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	6078      	str	r0, [r7, #4]
 800a4e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	68fa      	ldr	r2, [r7, #12]
 800a4ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	689a      	ldr	r2, [r3, #8]
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	689b      	ldr	r3, [r3, #8]
 800a4fc:	683a      	ldr	r2, [r7, #0]
 800a4fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	683a      	ldr	r2, [r7, #0]
 800a504:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	687a      	ldr	r2, [r7, #4]
 800a50a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	1c5a      	adds	r2, r3, #1
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	601a      	str	r2, [r3, #0]
}
 800a516:	bf00      	nop
 800a518:	3714      	adds	r7, #20
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr

0800a522 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a522:	b480      	push	{r7}
 800a524:	b085      	sub	sp, #20
 800a526:	af00      	add	r7, sp, #0
 800a528:	6078      	str	r0, [r7, #4]
 800a52a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a538:	d103      	bne.n	800a542 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	60fb      	str	r3, [r7, #12]
 800a540:	e00c      	b.n	800a55c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	3308      	adds	r3, #8
 800a546:	60fb      	str	r3, [r7, #12]
 800a548:	e002      	b.n	800a550 <vListInsert+0x2e>
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	60fb      	str	r3, [r7, #12]
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	685b      	ldr	r3, [r3, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	68ba      	ldr	r2, [r7, #8]
 800a558:	429a      	cmp	r2, r3
 800a55a:	d2f6      	bcs.n	800a54a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	685a      	ldr	r2, [r3, #4]
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	685b      	ldr	r3, [r3, #4]
 800a568:	683a      	ldr	r2, [r7, #0]
 800a56a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	68fa      	ldr	r2, [r7, #12]
 800a570:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	683a      	ldr	r2, [r7, #0]
 800a576:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	1c5a      	adds	r2, r3, #1
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	601a      	str	r2, [r3, #0]
}
 800a588:	bf00      	nop
 800a58a:	3714      	adds	r7, #20
 800a58c:	46bd      	mov	sp, r7
 800a58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a592:	4770      	bx	lr

0800a594 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a594:	b480      	push	{r7}
 800a596:	b085      	sub	sp, #20
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	691b      	ldr	r3, [r3, #16]
 800a5a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	6892      	ldr	r2, [r2, #8]
 800a5aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	689b      	ldr	r3, [r3, #8]
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	6852      	ldr	r2, [r2, #4]
 800a5b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	429a      	cmp	r2, r3
 800a5be:	d103      	bne.n	800a5c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	689a      	ldr	r2, [r3, #8]
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	1e5a      	subs	r2, r3, #1
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3714      	adds	r7, #20
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e6:	4770      	bx	lr

0800a5e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b084      	sub	sp, #16
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d10a      	bne.n	800a612 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a600:	f383 8811 	msr	BASEPRI, r3
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a60e:	bf00      	nop
 800a610:	e7fe      	b.n	800a610 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a612:	f002 fc17 	bl	800ce44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a61e:	68f9      	ldr	r1, [r7, #12]
 800a620:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a622:	fb01 f303 	mul.w	r3, r1, r3
 800a626:	441a      	add	r2, r3
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	2200      	movs	r2, #0
 800a630:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681a      	ldr	r2, [r3, #0]
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681a      	ldr	r2, [r3, #0]
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a642:	3b01      	subs	r3, #1
 800a644:	68f9      	ldr	r1, [r7, #12]
 800a646:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a648:	fb01 f303 	mul.w	r3, r1, r3
 800a64c:	441a      	add	r2, r3
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	22ff      	movs	r2, #255	; 0xff
 800a656:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	22ff      	movs	r2, #255	; 0xff
 800a65e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d114      	bne.n	800a692 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	691b      	ldr	r3, [r3, #16]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d01a      	beq.n	800a6a6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	3310      	adds	r3, #16
 800a674:	4618      	mov	r0, r3
 800a676:	f001 fbbb 	bl	800bdf0 <xTaskRemoveFromEventList>
 800a67a:	4603      	mov	r3, r0
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d012      	beq.n	800a6a6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a680:	4b0c      	ldr	r3, [pc, #48]	; (800a6b4 <xQueueGenericReset+0xcc>)
 800a682:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a686:	601a      	str	r2, [r3, #0]
 800a688:	f3bf 8f4f 	dsb	sy
 800a68c:	f3bf 8f6f 	isb	sy
 800a690:	e009      	b.n	800a6a6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	3310      	adds	r3, #16
 800a696:	4618      	mov	r0, r3
 800a698:	f7ff fef2 	bl	800a480 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	3324      	adds	r3, #36	; 0x24
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f7ff feed 	bl	800a480 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a6a6:	f002 fbfd 	bl	800cea4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a6aa:	2301      	movs	r3, #1
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3710      	adds	r7, #16
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}
 800a6b4:	e000ed04 	.word	0xe000ed04

0800a6b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b08e      	sub	sp, #56	; 0x38
 800a6bc:	af02      	add	r7, sp, #8
 800a6be:	60f8      	str	r0, [r7, #12]
 800a6c0:	60b9      	str	r1, [r7, #8]
 800a6c2:	607a      	str	r2, [r7, #4]
 800a6c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d10a      	bne.n	800a6e2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a6cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6d0:	f383 8811 	msr	BASEPRI, r3
 800a6d4:	f3bf 8f6f 	isb	sy
 800a6d8:	f3bf 8f4f 	dsb	sy
 800a6dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a6de:	bf00      	nop
 800a6e0:	e7fe      	b.n	800a6e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d10a      	bne.n	800a6fe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ec:	f383 8811 	msr	BASEPRI, r3
 800a6f0:	f3bf 8f6f 	isb	sy
 800a6f4:	f3bf 8f4f 	dsb	sy
 800a6f8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a6fa:	bf00      	nop
 800a6fc:	e7fe      	b.n	800a6fc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d002      	beq.n	800a70a <xQueueGenericCreateStatic+0x52>
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d001      	beq.n	800a70e <xQueueGenericCreateStatic+0x56>
 800a70a:	2301      	movs	r3, #1
 800a70c:	e000      	b.n	800a710 <xQueueGenericCreateStatic+0x58>
 800a70e:	2300      	movs	r3, #0
 800a710:	2b00      	cmp	r3, #0
 800a712:	d10a      	bne.n	800a72a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a714:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a718:	f383 8811 	msr	BASEPRI, r3
 800a71c:	f3bf 8f6f 	isb	sy
 800a720:	f3bf 8f4f 	dsb	sy
 800a724:	623b      	str	r3, [r7, #32]
}
 800a726:	bf00      	nop
 800a728:	e7fe      	b.n	800a728 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d102      	bne.n	800a736 <xQueueGenericCreateStatic+0x7e>
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d101      	bne.n	800a73a <xQueueGenericCreateStatic+0x82>
 800a736:	2301      	movs	r3, #1
 800a738:	e000      	b.n	800a73c <xQueueGenericCreateStatic+0x84>
 800a73a:	2300      	movs	r3, #0
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d10a      	bne.n	800a756 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a744:	f383 8811 	msr	BASEPRI, r3
 800a748:	f3bf 8f6f 	isb	sy
 800a74c:	f3bf 8f4f 	dsb	sy
 800a750:	61fb      	str	r3, [r7, #28]
}
 800a752:	bf00      	nop
 800a754:	e7fe      	b.n	800a754 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a756:	2350      	movs	r3, #80	; 0x50
 800a758:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	2b50      	cmp	r3, #80	; 0x50
 800a75e:	d00a      	beq.n	800a776 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a760:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a764:	f383 8811 	msr	BASEPRI, r3
 800a768:	f3bf 8f6f 	isb	sy
 800a76c:	f3bf 8f4f 	dsb	sy
 800a770:	61bb      	str	r3, [r7, #24]
}
 800a772:	bf00      	nop
 800a774:	e7fe      	b.n	800a774 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a776:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a77c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d00d      	beq.n	800a79e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a784:	2201      	movs	r2, #1
 800a786:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a78a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a78e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a790:	9300      	str	r3, [sp, #0]
 800a792:	4613      	mov	r3, r2
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	68b9      	ldr	r1, [r7, #8]
 800a798:	68f8      	ldr	r0, [r7, #12]
 800a79a:	f000 f83f 	bl	800a81c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a79e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	3730      	adds	r7, #48	; 0x30
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}

0800a7a8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b08a      	sub	sp, #40	; 0x28
 800a7ac:	af02      	add	r7, sp, #8
 800a7ae:	60f8      	str	r0, [r7, #12]
 800a7b0:	60b9      	str	r1, [r7, #8]
 800a7b2:	4613      	mov	r3, r2
 800a7b4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d10a      	bne.n	800a7d2 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c0:	f383 8811 	msr	BASEPRI, r3
 800a7c4:	f3bf 8f6f 	isb	sy
 800a7c8:	f3bf 8f4f 	dsb	sy
 800a7cc:	613b      	str	r3, [r7, #16]
}
 800a7ce:	bf00      	nop
 800a7d0:	e7fe      	b.n	800a7d0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	68ba      	ldr	r2, [r7, #8]
 800a7d6:	fb02 f303 	mul.w	r3, r2, r3
 800a7da:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a7dc:	69fb      	ldr	r3, [r7, #28]
 800a7de:	3350      	adds	r3, #80	; 0x50
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f002 fc51 	bl	800d088 <pvPortMalloc>
 800a7e6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d011      	beq.n	800a812 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	3350      	adds	r3, #80	; 0x50
 800a7f6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a800:	79fa      	ldrb	r2, [r7, #7]
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	9300      	str	r3, [sp, #0]
 800a806:	4613      	mov	r3, r2
 800a808:	697a      	ldr	r2, [r7, #20]
 800a80a:	68b9      	ldr	r1, [r7, #8]
 800a80c:	68f8      	ldr	r0, [r7, #12]
 800a80e:	f000 f805 	bl	800a81c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a812:	69bb      	ldr	r3, [r7, #24]
	}
 800a814:	4618      	mov	r0, r3
 800a816:	3720      	adds	r7, #32
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}

0800a81c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b084      	sub	sp, #16
 800a820:	af00      	add	r7, sp, #0
 800a822:	60f8      	str	r0, [r7, #12]
 800a824:	60b9      	str	r1, [r7, #8]
 800a826:	607a      	str	r2, [r7, #4]
 800a828:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d103      	bne.n	800a838 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a830:	69bb      	ldr	r3, [r7, #24]
 800a832:	69ba      	ldr	r2, [r7, #24]
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	e002      	b.n	800a83e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a838:	69bb      	ldr	r3, [r7, #24]
 800a83a:	687a      	ldr	r2, [r7, #4]
 800a83c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a83e:	69bb      	ldr	r3, [r7, #24]
 800a840:	68fa      	ldr	r2, [r7, #12]
 800a842:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a844:	69bb      	ldr	r3, [r7, #24]
 800a846:	68ba      	ldr	r2, [r7, #8]
 800a848:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a84a:	2101      	movs	r1, #1
 800a84c:	69b8      	ldr	r0, [r7, #24]
 800a84e:	f7ff fecb 	bl	800a5e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a852:	69bb      	ldr	r3, [r7, #24]
 800a854:	78fa      	ldrb	r2, [r7, #3]
 800a856:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a85a:	bf00      	nop
 800a85c:	3710      	adds	r7, #16
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}

0800a862 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a862:	b580      	push	{r7, lr}
 800a864:	b082      	sub	sp, #8
 800a866:	af00      	add	r7, sp, #0
 800a868:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d00e      	beq.n	800a88e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2200      	movs	r2, #0
 800a874:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2200      	movs	r2, #0
 800a87a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2200      	movs	r2, #0
 800a880:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a882:	2300      	movs	r3, #0
 800a884:	2200      	movs	r2, #0
 800a886:	2100      	movs	r1, #0
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f000 f8a1 	bl	800a9d0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a88e:	bf00      	nop
 800a890:	3708      	adds	r7, #8
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}

0800a896 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a896:	b580      	push	{r7, lr}
 800a898:	b086      	sub	sp, #24
 800a89a:	af00      	add	r7, sp, #0
 800a89c:	4603      	mov	r3, r0
 800a89e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	617b      	str	r3, [r7, #20]
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a8a8:	79fb      	ldrb	r3, [r7, #7]
 800a8aa:	461a      	mov	r2, r3
 800a8ac:	6939      	ldr	r1, [r7, #16]
 800a8ae:	6978      	ldr	r0, [r7, #20]
 800a8b0:	f7ff ff7a 	bl	800a7a8 <xQueueGenericCreate>
 800a8b4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a8b6:	68f8      	ldr	r0, [r7, #12]
 800a8b8:	f7ff ffd3 	bl	800a862 <prvInitialiseMutex>

		return xNewQueue;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
	}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3718      	adds	r7, #24
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}

0800a8c6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a8c6:	b580      	push	{r7, lr}
 800a8c8:	b088      	sub	sp, #32
 800a8ca:	af02      	add	r7, sp, #8
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	6039      	str	r1, [r7, #0]
 800a8d0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	617b      	str	r3, [r7, #20]
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a8da:	79fb      	ldrb	r3, [r7, #7]
 800a8dc:	9300      	str	r3, [sp, #0]
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	6939      	ldr	r1, [r7, #16]
 800a8e4:	6978      	ldr	r0, [r7, #20]
 800a8e6:	f7ff fee7 	bl	800a6b8 <xQueueGenericCreateStatic>
 800a8ea:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a8ec:	68f8      	ldr	r0, [r7, #12]
 800a8ee:	f7ff ffb8 	bl	800a862 <prvInitialiseMutex>

		return xNewQueue;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
	}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3718      	adds	r7, #24
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800a8fc:	b590      	push	{r4, r7, lr}
 800a8fe:	b087      	sub	sp, #28
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d10a      	bne.n	800a924 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800a90e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a912:	f383 8811 	msr	BASEPRI, r3
 800a916:	f3bf 8f6f 	isb	sy
 800a91a:	f3bf 8f4f 	dsb	sy
 800a91e:	60fb      	str	r3, [r7, #12]
}
 800a920:	bf00      	nop
 800a922:	e7fe      	b.n	800a922 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	689c      	ldr	r4, [r3, #8]
 800a928:	f001 fc24 	bl	800c174 <xTaskGetCurrentTaskHandle>
 800a92c:	4603      	mov	r3, r0
 800a92e:	429c      	cmp	r4, r3
 800a930:	d111      	bne.n	800a956 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	68db      	ldr	r3, [r3, #12]
 800a936:	1e5a      	subs	r2, r3, #1
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	68db      	ldr	r3, [r3, #12]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d105      	bne.n	800a950 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800a944:	2300      	movs	r3, #0
 800a946:	2200      	movs	r2, #0
 800a948:	2100      	movs	r1, #0
 800a94a:	6938      	ldr	r0, [r7, #16]
 800a94c:	f000 f840 	bl	800a9d0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800a950:	2301      	movs	r3, #1
 800a952:	617b      	str	r3, [r7, #20]
 800a954:	e001      	b.n	800a95a <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800a956:	2300      	movs	r3, #0
 800a958:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800a95a:	697b      	ldr	r3, [r7, #20]
	}
 800a95c:	4618      	mov	r0, r3
 800a95e:	371c      	adds	r7, #28
 800a960:	46bd      	mov	sp, r7
 800a962:	bd90      	pop	{r4, r7, pc}

0800a964 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800a964:	b590      	push	{r4, r7, lr}
 800a966:	b087      	sub	sp, #28
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a972:	693b      	ldr	r3, [r7, #16]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d10a      	bne.n	800a98e <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800a978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97c:	f383 8811 	msr	BASEPRI, r3
 800a980:	f3bf 8f6f 	isb	sy
 800a984:	f3bf 8f4f 	dsb	sy
 800a988:	60fb      	str	r3, [r7, #12]
}
 800a98a:	bf00      	nop
 800a98c:	e7fe      	b.n	800a98c <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	689c      	ldr	r4, [r3, #8]
 800a992:	f001 fbef 	bl	800c174 <xTaskGetCurrentTaskHandle>
 800a996:	4603      	mov	r3, r0
 800a998:	429c      	cmp	r4, r3
 800a99a:	d107      	bne.n	800a9ac <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a99c:	693b      	ldr	r3, [r7, #16]
 800a99e:	68db      	ldr	r3, [r3, #12]
 800a9a0:	1c5a      	adds	r2, r3, #1
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	617b      	str	r3, [r7, #20]
 800a9aa:	e00c      	b.n	800a9c6 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800a9ac:	6839      	ldr	r1, [r7, #0]
 800a9ae:	6938      	ldr	r0, [r7, #16]
 800a9b0:	f000 fa88 	bl	800aec4 <xQueueSemaphoreTake>
 800a9b4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d004      	beq.n	800a9c6 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a9bc:	693b      	ldr	r3, [r7, #16]
 800a9be:	68db      	ldr	r3, [r3, #12]
 800a9c0:	1c5a      	adds	r2, r3, #1
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800a9c6:	697b      	ldr	r3, [r7, #20]
	}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	371c      	adds	r7, #28
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd90      	pop	{r4, r7, pc}

0800a9d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b08e      	sub	sp, #56	; 0x38
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	60f8      	str	r0, [r7, #12]
 800a9d8:	60b9      	str	r1, [r7, #8]
 800a9da:	607a      	str	r2, [r7, #4]
 800a9dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a9e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d10a      	bne.n	800aa02 <xQueueGenericSend+0x32>
	__asm volatile
 800a9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9f0:	f383 8811 	msr	BASEPRI, r3
 800a9f4:	f3bf 8f6f 	isb	sy
 800a9f8:	f3bf 8f4f 	dsb	sy
 800a9fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a9fe:	bf00      	nop
 800aa00:	e7fe      	b.n	800aa00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d103      	bne.n	800aa10 <xQueueGenericSend+0x40>
 800aa08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d101      	bne.n	800aa14 <xQueueGenericSend+0x44>
 800aa10:	2301      	movs	r3, #1
 800aa12:	e000      	b.n	800aa16 <xQueueGenericSend+0x46>
 800aa14:	2300      	movs	r3, #0
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d10a      	bne.n	800aa30 <xQueueGenericSend+0x60>
	__asm volatile
 800aa1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa1e:	f383 8811 	msr	BASEPRI, r3
 800aa22:	f3bf 8f6f 	isb	sy
 800aa26:	f3bf 8f4f 	dsb	sy
 800aa2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aa2c:	bf00      	nop
 800aa2e:	e7fe      	b.n	800aa2e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	2b02      	cmp	r3, #2
 800aa34:	d103      	bne.n	800aa3e <xQueueGenericSend+0x6e>
 800aa36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	d101      	bne.n	800aa42 <xQueueGenericSend+0x72>
 800aa3e:	2301      	movs	r3, #1
 800aa40:	e000      	b.n	800aa44 <xQueueGenericSend+0x74>
 800aa42:	2300      	movs	r3, #0
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d10a      	bne.n	800aa5e <xQueueGenericSend+0x8e>
	__asm volatile
 800aa48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa4c:	f383 8811 	msr	BASEPRI, r3
 800aa50:	f3bf 8f6f 	isb	sy
 800aa54:	f3bf 8f4f 	dsb	sy
 800aa58:	623b      	str	r3, [r7, #32]
}
 800aa5a:	bf00      	nop
 800aa5c:	e7fe      	b.n	800aa5c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa5e:	f001 fb99 	bl	800c194 <xTaskGetSchedulerState>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d102      	bne.n	800aa6e <xQueueGenericSend+0x9e>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d101      	bne.n	800aa72 <xQueueGenericSend+0xa2>
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e000      	b.n	800aa74 <xQueueGenericSend+0xa4>
 800aa72:	2300      	movs	r3, #0
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d10a      	bne.n	800aa8e <xQueueGenericSend+0xbe>
	__asm volatile
 800aa78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa7c:	f383 8811 	msr	BASEPRI, r3
 800aa80:	f3bf 8f6f 	isb	sy
 800aa84:	f3bf 8f4f 	dsb	sy
 800aa88:	61fb      	str	r3, [r7, #28]
}
 800aa8a:	bf00      	nop
 800aa8c:	e7fe      	b.n	800aa8c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aa8e:	f002 f9d9 	bl	800ce44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aa92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa9a:	429a      	cmp	r2, r3
 800aa9c:	d302      	bcc.n	800aaa4 <xQueueGenericSend+0xd4>
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	2b02      	cmp	r3, #2
 800aaa2:	d129      	bne.n	800aaf8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aaa4:	683a      	ldr	r2, [r7, #0]
 800aaa6:	68b9      	ldr	r1, [r7, #8]
 800aaa8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aaaa:	f000 fb2f 	bl	800b10c <prvCopyDataToQueue>
 800aaae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d010      	beq.n	800aada <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaba:	3324      	adds	r3, #36	; 0x24
 800aabc:	4618      	mov	r0, r3
 800aabe:	f001 f997 	bl	800bdf0 <xTaskRemoveFromEventList>
 800aac2:	4603      	mov	r3, r0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d013      	beq.n	800aaf0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800aac8:	4b3f      	ldr	r3, [pc, #252]	; (800abc8 <xQueueGenericSend+0x1f8>)
 800aaca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aace:	601a      	str	r2, [r3, #0]
 800aad0:	f3bf 8f4f 	dsb	sy
 800aad4:	f3bf 8f6f 	isb	sy
 800aad8:	e00a      	b.n	800aaf0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800aada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d007      	beq.n	800aaf0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800aae0:	4b39      	ldr	r3, [pc, #228]	; (800abc8 <xQueueGenericSend+0x1f8>)
 800aae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aae6:	601a      	str	r2, [r3, #0]
 800aae8:	f3bf 8f4f 	dsb	sy
 800aaec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800aaf0:	f002 f9d8 	bl	800cea4 <vPortExitCritical>
				return pdPASS;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	e063      	b.n	800abc0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d103      	bne.n	800ab06 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aafe:	f002 f9d1 	bl	800cea4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ab02:	2300      	movs	r3, #0
 800ab04:	e05c      	b.n	800abc0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d106      	bne.n	800ab1a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab0c:	f107 0314 	add.w	r3, r7, #20
 800ab10:	4618      	mov	r0, r3
 800ab12:	f001 f9d1 	bl	800beb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab16:	2301      	movs	r3, #1
 800ab18:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab1a:	f002 f9c3 	bl	800cea4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab1e:	f000 ff3d 	bl	800b99c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab22:	f002 f98f 	bl	800ce44 <vPortEnterCritical>
 800ab26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab2c:	b25b      	sxtb	r3, r3
 800ab2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab32:	d103      	bne.n	800ab3c <xQueueGenericSend+0x16c>
 800ab34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab36:	2200      	movs	r2, #0
 800ab38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab42:	b25b      	sxtb	r3, r3
 800ab44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab48:	d103      	bne.n	800ab52 <xQueueGenericSend+0x182>
 800ab4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab52:	f002 f9a7 	bl	800cea4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab56:	1d3a      	adds	r2, r7, #4
 800ab58:	f107 0314 	add.w	r3, r7, #20
 800ab5c:	4611      	mov	r1, r2
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f001 f9c0 	bl	800bee4 <xTaskCheckForTimeOut>
 800ab64:	4603      	mov	r3, r0
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d124      	bne.n	800abb4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ab6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab6c:	f000 fbc6 	bl	800b2fc <prvIsQueueFull>
 800ab70:	4603      	mov	r3, r0
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d018      	beq.n	800aba8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ab76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab78:	3310      	adds	r3, #16
 800ab7a:	687a      	ldr	r2, [r7, #4]
 800ab7c:	4611      	mov	r1, r2
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f001 f8e6 	bl	800bd50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ab84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab86:	f000 fb51 	bl	800b22c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ab8a:	f000 ff15 	bl	800b9b8 <xTaskResumeAll>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	f47f af7c 	bne.w	800aa8e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ab96:	4b0c      	ldr	r3, [pc, #48]	; (800abc8 <xQueueGenericSend+0x1f8>)
 800ab98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab9c:	601a      	str	r2, [r3, #0]
 800ab9e:	f3bf 8f4f 	dsb	sy
 800aba2:	f3bf 8f6f 	isb	sy
 800aba6:	e772      	b.n	800aa8e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aba8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abaa:	f000 fb3f 	bl	800b22c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800abae:	f000 ff03 	bl	800b9b8 <xTaskResumeAll>
 800abb2:	e76c      	b.n	800aa8e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800abb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abb6:	f000 fb39 	bl	800b22c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800abba:	f000 fefd 	bl	800b9b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800abbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3738      	adds	r7, #56	; 0x38
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}
 800abc8:	e000ed04 	.word	0xe000ed04

0800abcc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b090      	sub	sp, #64	; 0x40
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	60f8      	str	r0, [r7, #12]
 800abd4:	60b9      	str	r1, [r7, #8]
 800abd6:	607a      	str	r2, [r7, #4]
 800abd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800abde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d10a      	bne.n	800abfa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800abe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe8:	f383 8811 	msr	BASEPRI, r3
 800abec:	f3bf 8f6f 	isb	sy
 800abf0:	f3bf 8f4f 	dsb	sy
 800abf4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800abf6:	bf00      	nop
 800abf8:	e7fe      	b.n	800abf8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d103      	bne.n	800ac08 <xQueueGenericSendFromISR+0x3c>
 800ac00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d101      	bne.n	800ac0c <xQueueGenericSendFromISR+0x40>
 800ac08:	2301      	movs	r3, #1
 800ac0a:	e000      	b.n	800ac0e <xQueueGenericSendFromISR+0x42>
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d10a      	bne.n	800ac28 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ac12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac16:	f383 8811 	msr	BASEPRI, r3
 800ac1a:	f3bf 8f6f 	isb	sy
 800ac1e:	f3bf 8f4f 	dsb	sy
 800ac22:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ac24:	bf00      	nop
 800ac26:	e7fe      	b.n	800ac26 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	2b02      	cmp	r3, #2
 800ac2c:	d103      	bne.n	800ac36 <xQueueGenericSendFromISR+0x6a>
 800ac2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac32:	2b01      	cmp	r3, #1
 800ac34:	d101      	bne.n	800ac3a <xQueueGenericSendFromISR+0x6e>
 800ac36:	2301      	movs	r3, #1
 800ac38:	e000      	b.n	800ac3c <xQueueGenericSendFromISR+0x70>
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d10a      	bne.n	800ac56 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800ac40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac44:	f383 8811 	msr	BASEPRI, r3
 800ac48:	f3bf 8f6f 	isb	sy
 800ac4c:	f3bf 8f4f 	dsb	sy
 800ac50:	623b      	str	r3, [r7, #32]
}
 800ac52:	bf00      	nop
 800ac54:	e7fe      	b.n	800ac54 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac56:	f002 f9d7 	bl	800d008 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ac5a:	f3ef 8211 	mrs	r2, BASEPRI
 800ac5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac62:	f383 8811 	msr	BASEPRI, r3
 800ac66:	f3bf 8f6f 	isb	sy
 800ac6a:	f3bf 8f4f 	dsb	sy
 800ac6e:	61fa      	str	r2, [r7, #28]
 800ac70:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ac72:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac74:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ac76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac7e:	429a      	cmp	r2, r3
 800ac80:	d302      	bcc.n	800ac88 <xQueueGenericSendFromISR+0xbc>
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	2b02      	cmp	r3, #2
 800ac86:	d12f      	bne.n	800ace8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ac88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac96:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ac98:	683a      	ldr	r2, [r7, #0]
 800ac9a:	68b9      	ldr	r1, [r7, #8]
 800ac9c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ac9e:	f000 fa35 	bl	800b10c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800aca2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800aca6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800acaa:	d112      	bne.n	800acd2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800acac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d016      	beq.n	800ace2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800acb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acb6:	3324      	adds	r3, #36	; 0x24
 800acb8:	4618      	mov	r0, r3
 800acba:	f001 f899 	bl	800bdf0 <xTaskRemoveFromEventList>
 800acbe:	4603      	mov	r3, r0
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d00e      	beq.n	800ace2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d00b      	beq.n	800ace2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2201      	movs	r2, #1
 800acce:	601a      	str	r2, [r3, #0]
 800acd0:	e007      	b.n	800ace2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800acd2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800acd6:	3301      	adds	r3, #1
 800acd8:	b2db      	uxtb	r3, r3
 800acda:	b25a      	sxtb	r2, r3
 800acdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ace2:	2301      	movs	r3, #1
 800ace4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800ace6:	e001      	b.n	800acec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ace8:	2300      	movs	r3, #0
 800acea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800acec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800acee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800acf6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800acf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	3740      	adds	r7, #64	; 0x40
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
	...

0800ad04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b08c      	sub	sp, #48	; 0x30
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	60f8      	str	r0, [r7, #12]
 800ad0c:	60b9      	str	r1, [r7, #8]
 800ad0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ad10:	2300      	movs	r3, #0
 800ad12:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ad18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d10a      	bne.n	800ad34 <xQueueReceive+0x30>
	__asm volatile
 800ad1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad22:	f383 8811 	msr	BASEPRI, r3
 800ad26:	f3bf 8f6f 	isb	sy
 800ad2a:	f3bf 8f4f 	dsb	sy
 800ad2e:	623b      	str	r3, [r7, #32]
}
 800ad30:	bf00      	nop
 800ad32:	e7fe      	b.n	800ad32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad34:	68bb      	ldr	r3, [r7, #8]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d103      	bne.n	800ad42 <xQueueReceive+0x3e>
 800ad3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d101      	bne.n	800ad46 <xQueueReceive+0x42>
 800ad42:	2301      	movs	r3, #1
 800ad44:	e000      	b.n	800ad48 <xQueueReceive+0x44>
 800ad46:	2300      	movs	r3, #0
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d10a      	bne.n	800ad62 <xQueueReceive+0x5e>
	__asm volatile
 800ad4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad50:	f383 8811 	msr	BASEPRI, r3
 800ad54:	f3bf 8f6f 	isb	sy
 800ad58:	f3bf 8f4f 	dsb	sy
 800ad5c:	61fb      	str	r3, [r7, #28]
}
 800ad5e:	bf00      	nop
 800ad60:	e7fe      	b.n	800ad60 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad62:	f001 fa17 	bl	800c194 <xTaskGetSchedulerState>
 800ad66:	4603      	mov	r3, r0
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d102      	bne.n	800ad72 <xQueueReceive+0x6e>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d101      	bne.n	800ad76 <xQueueReceive+0x72>
 800ad72:	2301      	movs	r3, #1
 800ad74:	e000      	b.n	800ad78 <xQueueReceive+0x74>
 800ad76:	2300      	movs	r3, #0
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d10a      	bne.n	800ad92 <xQueueReceive+0x8e>
	__asm volatile
 800ad7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad80:	f383 8811 	msr	BASEPRI, r3
 800ad84:	f3bf 8f6f 	isb	sy
 800ad88:	f3bf 8f4f 	dsb	sy
 800ad8c:	61bb      	str	r3, [r7, #24]
}
 800ad8e:	bf00      	nop
 800ad90:	e7fe      	b.n	800ad90 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad92:	f002 f857 	bl	800ce44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad9a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d01f      	beq.n	800ade2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ada2:	68b9      	ldr	r1, [r7, #8]
 800ada4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ada6:	f000 fa1b 	bl	800b1e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800adaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adac:	1e5a      	subs	r2, r3, #1
 800adae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adb0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800adb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adb4:	691b      	ldr	r3, [r3, #16]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d00f      	beq.n	800adda <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800adba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adbc:	3310      	adds	r3, #16
 800adbe:	4618      	mov	r0, r3
 800adc0:	f001 f816 	bl	800bdf0 <xTaskRemoveFromEventList>
 800adc4:	4603      	mov	r3, r0
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d007      	beq.n	800adda <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800adca:	4b3d      	ldr	r3, [pc, #244]	; (800aec0 <xQueueReceive+0x1bc>)
 800adcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800add0:	601a      	str	r2, [r3, #0]
 800add2:	f3bf 8f4f 	dsb	sy
 800add6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800adda:	f002 f863 	bl	800cea4 <vPortExitCritical>
				return pdPASS;
 800adde:	2301      	movs	r3, #1
 800ade0:	e069      	b.n	800aeb6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d103      	bne.n	800adf0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ade8:	f002 f85c 	bl	800cea4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800adec:	2300      	movs	r3, #0
 800adee:	e062      	b.n	800aeb6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800adf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d106      	bne.n	800ae04 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800adf6:	f107 0310 	add.w	r3, r7, #16
 800adfa:	4618      	mov	r0, r3
 800adfc:	f001 f85c 	bl	800beb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ae00:	2301      	movs	r3, #1
 800ae02:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ae04:	f002 f84e 	bl	800cea4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ae08:	f000 fdc8 	bl	800b99c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ae0c:	f002 f81a 	bl	800ce44 <vPortEnterCritical>
 800ae10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae16:	b25b      	sxtb	r3, r3
 800ae18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae1c:	d103      	bne.n	800ae26 <xQueueReceive+0x122>
 800ae1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae20:	2200      	movs	r2, #0
 800ae22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae2c:	b25b      	sxtb	r3, r3
 800ae2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae32:	d103      	bne.n	800ae3c <xQueueReceive+0x138>
 800ae34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae36:	2200      	movs	r2, #0
 800ae38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae3c:	f002 f832 	bl	800cea4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae40:	1d3a      	adds	r2, r7, #4
 800ae42:	f107 0310 	add.w	r3, r7, #16
 800ae46:	4611      	mov	r1, r2
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f001 f84b 	bl	800bee4 <xTaskCheckForTimeOut>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d123      	bne.n	800ae9c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae56:	f000 fa3b 	bl	800b2d0 <prvIsQueueEmpty>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d017      	beq.n	800ae90 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ae60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae62:	3324      	adds	r3, #36	; 0x24
 800ae64:	687a      	ldr	r2, [r7, #4]
 800ae66:	4611      	mov	r1, r2
 800ae68:	4618      	mov	r0, r3
 800ae6a:	f000 ff71 	bl	800bd50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ae6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae70:	f000 f9dc 	bl	800b22c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ae74:	f000 fda0 	bl	800b9b8 <xTaskResumeAll>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d189      	bne.n	800ad92 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ae7e:	4b10      	ldr	r3, [pc, #64]	; (800aec0 <xQueueReceive+0x1bc>)
 800ae80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae84:	601a      	str	r2, [r3, #0]
 800ae86:	f3bf 8f4f 	dsb	sy
 800ae8a:	f3bf 8f6f 	isb	sy
 800ae8e:	e780      	b.n	800ad92 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ae90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae92:	f000 f9cb 	bl	800b22c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae96:	f000 fd8f 	bl	800b9b8 <xTaskResumeAll>
 800ae9a:	e77a      	b.n	800ad92 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ae9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae9e:	f000 f9c5 	bl	800b22c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aea2:	f000 fd89 	bl	800b9b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aea6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aea8:	f000 fa12 	bl	800b2d0 <prvIsQueueEmpty>
 800aeac:	4603      	mov	r3, r0
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	f43f af6f 	beq.w	800ad92 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aeb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	3730      	adds	r7, #48	; 0x30
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd80      	pop	{r7, pc}
 800aebe:	bf00      	nop
 800aec0:	e000ed04 	.word	0xe000ed04

0800aec4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b08e      	sub	sp, #56	; 0x38
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800aece:	2300      	movs	r3, #0
 800aed0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800aed6:	2300      	movs	r3, #0
 800aed8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aeda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d10a      	bne.n	800aef6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800aee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee4:	f383 8811 	msr	BASEPRI, r3
 800aee8:	f3bf 8f6f 	isb	sy
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	623b      	str	r3, [r7, #32]
}
 800aef2:	bf00      	nop
 800aef4:	e7fe      	b.n	800aef4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800aef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00a      	beq.n	800af14 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800aefe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af02:	f383 8811 	msr	BASEPRI, r3
 800af06:	f3bf 8f6f 	isb	sy
 800af0a:	f3bf 8f4f 	dsb	sy
 800af0e:	61fb      	str	r3, [r7, #28]
}
 800af10:	bf00      	nop
 800af12:	e7fe      	b.n	800af12 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800af14:	f001 f93e 	bl	800c194 <xTaskGetSchedulerState>
 800af18:	4603      	mov	r3, r0
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d102      	bne.n	800af24 <xQueueSemaphoreTake+0x60>
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d101      	bne.n	800af28 <xQueueSemaphoreTake+0x64>
 800af24:	2301      	movs	r3, #1
 800af26:	e000      	b.n	800af2a <xQueueSemaphoreTake+0x66>
 800af28:	2300      	movs	r3, #0
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d10a      	bne.n	800af44 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800af2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af32:	f383 8811 	msr	BASEPRI, r3
 800af36:	f3bf 8f6f 	isb	sy
 800af3a:	f3bf 8f4f 	dsb	sy
 800af3e:	61bb      	str	r3, [r7, #24]
}
 800af40:	bf00      	nop
 800af42:	e7fe      	b.n	800af42 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800af44:	f001 ff7e 	bl	800ce44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800af48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af4c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800af4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af50:	2b00      	cmp	r3, #0
 800af52:	d024      	beq.n	800af9e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800af54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af56:	1e5a      	subs	r2, r3, #1
 800af58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af5a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800af5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d104      	bne.n	800af6e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800af64:	f001 fa8c 	bl	800c480 <pvTaskIncrementMutexHeldCount>
 800af68:	4602      	mov	r2, r0
 800af6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af6c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af70:	691b      	ldr	r3, [r3, #16]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d00f      	beq.n	800af96 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af78:	3310      	adds	r3, #16
 800af7a:	4618      	mov	r0, r3
 800af7c:	f000 ff38 	bl	800bdf0 <xTaskRemoveFromEventList>
 800af80:	4603      	mov	r3, r0
 800af82:	2b00      	cmp	r3, #0
 800af84:	d007      	beq.n	800af96 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800af86:	4b54      	ldr	r3, [pc, #336]	; (800b0d8 <xQueueSemaphoreTake+0x214>)
 800af88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af8c:	601a      	str	r2, [r3, #0]
 800af8e:	f3bf 8f4f 	dsb	sy
 800af92:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800af96:	f001 ff85 	bl	800cea4 <vPortExitCritical>
				return pdPASS;
 800af9a:	2301      	movs	r3, #1
 800af9c:	e097      	b.n	800b0ce <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d111      	bne.n	800afc8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800afa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d00a      	beq.n	800afc0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800afaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afae:	f383 8811 	msr	BASEPRI, r3
 800afb2:	f3bf 8f6f 	isb	sy
 800afb6:	f3bf 8f4f 	dsb	sy
 800afba:	617b      	str	r3, [r7, #20]
}
 800afbc:	bf00      	nop
 800afbe:	e7fe      	b.n	800afbe <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800afc0:	f001 ff70 	bl	800cea4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800afc4:	2300      	movs	r3, #0
 800afc6:	e082      	b.n	800b0ce <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800afc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d106      	bne.n	800afdc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800afce:	f107 030c 	add.w	r3, r7, #12
 800afd2:	4618      	mov	r0, r3
 800afd4:	f000 ff70 	bl	800beb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800afd8:	2301      	movs	r3, #1
 800afda:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800afdc:	f001 ff62 	bl	800cea4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800afe0:	f000 fcdc 	bl	800b99c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800afe4:	f001 ff2e 	bl	800ce44 <vPortEnterCritical>
 800afe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800afee:	b25b      	sxtb	r3, r3
 800aff0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aff4:	d103      	bne.n	800affe <xQueueSemaphoreTake+0x13a>
 800aff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aff8:	2200      	movs	r2, #0
 800affa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800affe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b000:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b004:	b25b      	sxtb	r3, r3
 800b006:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b00a:	d103      	bne.n	800b014 <xQueueSemaphoreTake+0x150>
 800b00c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b00e:	2200      	movs	r2, #0
 800b010:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b014:	f001 ff46 	bl	800cea4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b018:	463a      	mov	r2, r7
 800b01a:	f107 030c 	add.w	r3, r7, #12
 800b01e:	4611      	mov	r1, r2
 800b020:	4618      	mov	r0, r3
 800b022:	f000 ff5f 	bl	800bee4 <xTaskCheckForTimeOut>
 800b026:	4603      	mov	r3, r0
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d132      	bne.n	800b092 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b02c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b02e:	f000 f94f 	bl	800b2d0 <prvIsQueueEmpty>
 800b032:	4603      	mov	r3, r0
 800b034:	2b00      	cmp	r3, #0
 800b036:	d026      	beq.n	800b086 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d109      	bne.n	800b054 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800b040:	f001 ff00 	bl	800ce44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	4618      	mov	r0, r3
 800b04a:	f001 f8c1 	bl	800c1d0 <xTaskPriorityInherit>
 800b04e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b050:	f001 ff28 	bl	800cea4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b056:	3324      	adds	r3, #36	; 0x24
 800b058:	683a      	ldr	r2, [r7, #0]
 800b05a:	4611      	mov	r1, r2
 800b05c:	4618      	mov	r0, r3
 800b05e:	f000 fe77 	bl	800bd50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b062:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b064:	f000 f8e2 	bl	800b22c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b068:	f000 fca6 	bl	800b9b8 <xTaskResumeAll>
 800b06c:	4603      	mov	r3, r0
 800b06e:	2b00      	cmp	r3, #0
 800b070:	f47f af68 	bne.w	800af44 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800b074:	4b18      	ldr	r3, [pc, #96]	; (800b0d8 <xQueueSemaphoreTake+0x214>)
 800b076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b07a:	601a      	str	r2, [r3, #0]
 800b07c:	f3bf 8f4f 	dsb	sy
 800b080:	f3bf 8f6f 	isb	sy
 800b084:	e75e      	b.n	800af44 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b086:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b088:	f000 f8d0 	bl	800b22c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b08c:	f000 fc94 	bl	800b9b8 <xTaskResumeAll>
 800b090:	e758      	b.n	800af44 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b092:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b094:	f000 f8ca 	bl	800b22c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b098:	f000 fc8e 	bl	800b9b8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b09c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b09e:	f000 f917 	bl	800b2d0 <prvIsQueueEmpty>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	f43f af4d 	beq.w	800af44 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b0aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d00d      	beq.n	800b0cc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800b0b0:	f001 fec8 	bl	800ce44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b0b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b0b6:	f000 f811 	bl	800b0dc <prvGetDisinheritPriorityAfterTimeout>
 800b0ba:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0be:	689b      	ldr	r3, [r3, #8]
 800b0c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	f001 f95a 	bl	800c37c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b0c8:	f001 feec 	bl	800cea4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b0cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3738      	adds	r7, #56	; 0x38
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}
 800b0d6:	bf00      	nop
 800b0d8:	e000ed04 	.word	0xe000ed04

0800b0dc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b0dc:	b480      	push	{r7}
 800b0de:	b085      	sub	sp, #20
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d006      	beq.n	800b0fa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800b0f6:	60fb      	str	r3, [r7, #12]
 800b0f8:	e001      	b.n	800b0fe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
	}
 800b100:	4618      	mov	r0, r3
 800b102:	3714      	adds	r7, #20
 800b104:	46bd      	mov	sp, r7
 800b106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10a:	4770      	bx	lr

0800b10c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b086      	sub	sp, #24
 800b110:	af00      	add	r7, sp, #0
 800b112:	60f8      	str	r0, [r7, #12]
 800b114:	60b9      	str	r1, [r7, #8]
 800b116:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b118:	2300      	movs	r3, #0
 800b11a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b120:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b126:	2b00      	cmp	r3, #0
 800b128:	d10d      	bne.n	800b146 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d14d      	bne.n	800b1ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	689b      	ldr	r3, [r3, #8]
 800b136:	4618      	mov	r0, r3
 800b138:	f001 f8b2 	bl	800c2a0 <xTaskPriorityDisinherit>
 800b13c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	2200      	movs	r2, #0
 800b142:	609a      	str	r2, [r3, #8]
 800b144:	e043      	b.n	800b1ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d119      	bne.n	800b180 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	6858      	ldr	r0, [r3, #4]
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b154:	461a      	mov	r2, r3
 800b156:	68b9      	ldr	r1, [r7, #8]
 800b158:	f002 f9ac 	bl	800d4b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	685a      	ldr	r2, [r3, #4]
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b164:	441a      	add	r2, r3
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	685a      	ldr	r2, [r3, #4]
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	689b      	ldr	r3, [r3, #8]
 800b172:	429a      	cmp	r2, r3
 800b174:	d32b      	bcc.n	800b1ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681a      	ldr	r2, [r3, #0]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	605a      	str	r2, [r3, #4]
 800b17e:	e026      	b.n	800b1ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	68d8      	ldr	r0, [r3, #12]
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b188:	461a      	mov	r2, r3
 800b18a:	68b9      	ldr	r1, [r7, #8]
 800b18c:	f002 f992 	bl	800d4b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	68da      	ldr	r2, [r3, #12]
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b198:	425b      	negs	r3, r3
 800b19a:	441a      	add	r2, r3
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	68da      	ldr	r2, [r3, #12]
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d207      	bcs.n	800b1bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	689a      	ldr	r2, [r3, #8]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1b4:	425b      	negs	r3, r3
 800b1b6:	441a      	add	r2, r3
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2b02      	cmp	r3, #2
 800b1c0:	d105      	bne.n	800b1ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b1c2:	693b      	ldr	r3, [r7, #16]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d002      	beq.n	800b1ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	3b01      	subs	r3, #1
 800b1cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	1c5a      	adds	r2, r3, #1
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b1d6:	697b      	ldr	r3, [r7, #20]
}
 800b1d8:	4618      	mov	r0, r3
 800b1da:	3718      	adds	r7, #24
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}

0800b1e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b082      	sub	sp, #8
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
 800b1e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d018      	beq.n	800b224 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	68da      	ldr	r2, [r3, #12]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1fa:	441a      	add	r2, r3
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	68da      	ldr	r2, [r3, #12]
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	689b      	ldr	r3, [r3, #8]
 800b208:	429a      	cmp	r2, r3
 800b20a:	d303      	bcc.n	800b214 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681a      	ldr	r2, [r3, #0]
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	68d9      	ldr	r1, [r3, #12]
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b21c:	461a      	mov	r2, r3
 800b21e:	6838      	ldr	r0, [r7, #0]
 800b220:	f002 f948 	bl	800d4b4 <memcpy>
	}
}
 800b224:	bf00      	nop
 800b226:	3708      	adds	r7, #8
 800b228:	46bd      	mov	sp, r7
 800b22a:	bd80      	pop	{r7, pc}

0800b22c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b084      	sub	sp, #16
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b234:	f001 fe06 	bl	800ce44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b23e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b240:	e011      	b.n	800b266 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b246:	2b00      	cmp	r3, #0
 800b248:	d012      	beq.n	800b270 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	3324      	adds	r3, #36	; 0x24
 800b24e:	4618      	mov	r0, r3
 800b250:	f000 fdce 	bl	800bdf0 <xTaskRemoveFromEventList>
 800b254:	4603      	mov	r3, r0
 800b256:	2b00      	cmp	r3, #0
 800b258:	d001      	beq.n	800b25e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b25a:	f000 fea5 	bl	800bfa8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b25e:	7bfb      	ldrb	r3, [r7, #15]
 800b260:	3b01      	subs	r3, #1
 800b262:	b2db      	uxtb	r3, r3
 800b264:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	dce9      	bgt.n	800b242 <prvUnlockQueue+0x16>
 800b26e:	e000      	b.n	800b272 <prvUnlockQueue+0x46>
					break;
 800b270:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	22ff      	movs	r2, #255	; 0xff
 800b276:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b27a:	f001 fe13 	bl	800cea4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b27e:	f001 fde1 	bl	800ce44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b288:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b28a:	e011      	b.n	800b2b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	691b      	ldr	r3, [r3, #16]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d012      	beq.n	800b2ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	3310      	adds	r3, #16
 800b298:	4618      	mov	r0, r3
 800b29a:	f000 fda9 	bl	800bdf0 <xTaskRemoveFromEventList>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d001      	beq.n	800b2a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b2a4:	f000 fe80 	bl	800bfa8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b2a8:	7bbb      	ldrb	r3, [r7, #14]
 800b2aa:	3b01      	subs	r3, #1
 800b2ac:	b2db      	uxtb	r3, r3
 800b2ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b2b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	dce9      	bgt.n	800b28c <prvUnlockQueue+0x60>
 800b2b8:	e000      	b.n	800b2bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b2ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	22ff      	movs	r2, #255	; 0xff
 800b2c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b2c4:	f001 fdee 	bl	800cea4 <vPortExitCritical>
}
 800b2c8:	bf00      	nop
 800b2ca:	3710      	adds	r7, #16
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}

0800b2d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	b084      	sub	sp, #16
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b2d8:	f001 fdb4 	bl	800ce44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d102      	bne.n	800b2ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	60fb      	str	r3, [r7, #12]
 800b2e8:	e001      	b.n	800b2ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b2ee:	f001 fdd9 	bl	800cea4 <vPortExitCritical>

	return xReturn;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3710      	adds	r7, #16
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}

0800b2fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b084      	sub	sp, #16
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b304:	f001 fd9e 	bl	800ce44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b310:	429a      	cmp	r2, r3
 800b312:	d102      	bne.n	800b31a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b314:	2301      	movs	r3, #1
 800b316:	60fb      	str	r3, [r7, #12]
 800b318:	e001      	b.n	800b31e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b31a:	2300      	movs	r3, #0
 800b31c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b31e:	f001 fdc1 	bl	800cea4 <vPortExitCritical>

	return xReturn;
 800b322:	68fb      	ldr	r3, [r7, #12]
}
 800b324:	4618      	mov	r0, r3
 800b326:	3710      	adds	r7, #16
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}

0800b32c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b32c:	b480      	push	{r7}
 800b32e:	b085      	sub	sp, #20
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
 800b334:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b336:	2300      	movs	r3, #0
 800b338:	60fb      	str	r3, [r7, #12]
 800b33a:	e014      	b.n	800b366 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b33c:	4a0f      	ldr	r2, [pc, #60]	; (800b37c <vQueueAddToRegistry+0x50>)
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d10b      	bne.n	800b360 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b348:	490c      	ldr	r1, [pc, #48]	; (800b37c <vQueueAddToRegistry+0x50>)
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	683a      	ldr	r2, [r7, #0]
 800b34e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b352:	4a0a      	ldr	r2, [pc, #40]	; (800b37c <vQueueAddToRegistry+0x50>)
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	00db      	lsls	r3, r3, #3
 800b358:	4413      	add	r3, r2
 800b35a:	687a      	ldr	r2, [r7, #4]
 800b35c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b35e:	e006      	b.n	800b36e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	3301      	adds	r3, #1
 800b364:	60fb      	str	r3, [r7, #12]
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2b07      	cmp	r3, #7
 800b36a:	d9e7      	bls.n	800b33c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b36c:	bf00      	nop
 800b36e:	bf00      	nop
 800b370:	3714      	adds	r7, #20
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr
 800b37a:	bf00      	nop
 800b37c:	20002c6c 	.word	0x20002c6c

0800b380 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b380:	b580      	push	{r7, lr}
 800b382:	b086      	sub	sp, #24
 800b384:	af00      	add	r7, sp, #0
 800b386:	60f8      	str	r0, [r7, #12]
 800b388:	60b9      	str	r1, [r7, #8]
 800b38a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b390:	f001 fd58 	bl	800ce44 <vPortEnterCritical>
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b39a:	b25b      	sxtb	r3, r3
 800b39c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3a0:	d103      	bne.n	800b3aa <vQueueWaitForMessageRestricted+0x2a>
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b3b0:	b25b      	sxtb	r3, r3
 800b3b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3b6:	d103      	bne.n	800b3c0 <vQueueWaitForMessageRestricted+0x40>
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b3c0:	f001 fd70 	bl	800cea4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b3c4:	697b      	ldr	r3, [r7, #20]
 800b3c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d106      	bne.n	800b3da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b3cc:	697b      	ldr	r3, [r7, #20]
 800b3ce:	3324      	adds	r3, #36	; 0x24
 800b3d0:	687a      	ldr	r2, [r7, #4]
 800b3d2:	68b9      	ldr	r1, [r7, #8]
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f000 fcdf 	bl	800bd98 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b3da:	6978      	ldr	r0, [r7, #20]
 800b3dc:	f7ff ff26 	bl	800b22c <prvUnlockQueue>
	}
 800b3e0:	bf00      	nop
 800b3e2:	3718      	adds	r7, #24
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}

0800b3e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b08e      	sub	sp, #56	; 0x38
 800b3ec:	af04      	add	r7, sp, #16
 800b3ee:	60f8      	str	r0, [r7, #12]
 800b3f0:	60b9      	str	r1, [r7, #8]
 800b3f2:	607a      	str	r2, [r7, #4]
 800b3f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b3f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d10a      	bne.n	800b412 <xTaskCreateStatic+0x2a>
	__asm volatile
 800b3fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b400:	f383 8811 	msr	BASEPRI, r3
 800b404:	f3bf 8f6f 	isb	sy
 800b408:	f3bf 8f4f 	dsb	sy
 800b40c:	623b      	str	r3, [r7, #32]
}
 800b40e:	bf00      	nop
 800b410:	e7fe      	b.n	800b410 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b414:	2b00      	cmp	r3, #0
 800b416:	d10a      	bne.n	800b42e <xTaskCreateStatic+0x46>
	__asm volatile
 800b418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b41c:	f383 8811 	msr	BASEPRI, r3
 800b420:	f3bf 8f6f 	isb	sy
 800b424:	f3bf 8f4f 	dsb	sy
 800b428:	61fb      	str	r3, [r7, #28]
}
 800b42a:	bf00      	nop
 800b42c:	e7fe      	b.n	800b42c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b42e:	23bc      	movs	r3, #188	; 0xbc
 800b430:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	2bbc      	cmp	r3, #188	; 0xbc
 800b436:	d00a      	beq.n	800b44e <xTaskCreateStatic+0x66>
	__asm volatile
 800b438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b43c:	f383 8811 	msr	BASEPRI, r3
 800b440:	f3bf 8f6f 	isb	sy
 800b444:	f3bf 8f4f 	dsb	sy
 800b448:	61bb      	str	r3, [r7, #24]
}
 800b44a:	bf00      	nop
 800b44c:	e7fe      	b.n	800b44c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b44e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b452:	2b00      	cmp	r3, #0
 800b454:	d01e      	beq.n	800b494 <xTaskCreateStatic+0xac>
 800b456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d01b      	beq.n	800b494 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b45c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b45e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b462:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b464:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b468:	2202      	movs	r2, #2
 800b46a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b46e:	2300      	movs	r3, #0
 800b470:	9303      	str	r3, [sp, #12]
 800b472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b474:	9302      	str	r3, [sp, #8]
 800b476:	f107 0314 	add.w	r3, r7, #20
 800b47a:	9301      	str	r3, [sp, #4]
 800b47c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b47e:	9300      	str	r3, [sp, #0]
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	68b9      	ldr	r1, [r7, #8]
 800b486:	68f8      	ldr	r0, [r7, #12]
 800b488:	f000 f850 	bl	800b52c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b48c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b48e:	f000 f8f3 	bl	800b678 <prvAddNewTaskToReadyList>
 800b492:	e001      	b.n	800b498 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b494:	2300      	movs	r3, #0
 800b496:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b498:	697b      	ldr	r3, [r7, #20]
	}
 800b49a:	4618      	mov	r0, r3
 800b49c:	3728      	adds	r7, #40	; 0x28
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}

0800b4a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b4a2:	b580      	push	{r7, lr}
 800b4a4:	b08c      	sub	sp, #48	; 0x30
 800b4a6:	af04      	add	r7, sp, #16
 800b4a8:	60f8      	str	r0, [r7, #12]
 800b4aa:	60b9      	str	r1, [r7, #8]
 800b4ac:	603b      	str	r3, [r7, #0]
 800b4ae:	4613      	mov	r3, r2
 800b4b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b4b2:	88fb      	ldrh	r3, [r7, #6]
 800b4b4:	009b      	lsls	r3, r3, #2
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	f001 fde6 	bl	800d088 <pvPortMalloc>
 800b4bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b4be:	697b      	ldr	r3, [r7, #20]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d00e      	beq.n	800b4e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b4c4:	20bc      	movs	r0, #188	; 0xbc
 800b4c6:	f001 fddf 	bl	800d088 <pvPortMalloc>
 800b4ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b4cc:	69fb      	ldr	r3, [r7, #28]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d003      	beq.n	800b4da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b4d2:	69fb      	ldr	r3, [r7, #28]
 800b4d4:	697a      	ldr	r2, [r7, #20]
 800b4d6:	631a      	str	r2, [r3, #48]	; 0x30
 800b4d8:	e005      	b.n	800b4e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b4da:	6978      	ldr	r0, [r7, #20]
 800b4dc:	f001 fea0 	bl	800d220 <vPortFree>
 800b4e0:	e001      	b.n	800b4e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b4e6:	69fb      	ldr	r3, [r7, #28]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d017      	beq.n	800b51c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b4ec:	69fb      	ldr	r3, [r7, #28]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b4f4:	88fa      	ldrh	r2, [r7, #6]
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	9303      	str	r3, [sp, #12]
 800b4fa:	69fb      	ldr	r3, [r7, #28]
 800b4fc:	9302      	str	r3, [sp, #8]
 800b4fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b500:	9301      	str	r3, [sp, #4]
 800b502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	68b9      	ldr	r1, [r7, #8]
 800b50a:	68f8      	ldr	r0, [r7, #12]
 800b50c:	f000 f80e 	bl	800b52c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b510:	69f8      	ldr	r0, [r7, #28]
 800b512:	f000 f8b1 	bl	800b678 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b516:	2301      	movs	r3, #1
 800b518:	61bb      	str	r3, [r7, #24]
 800b51a:	e002      	b.n	800b522 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b51c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b520:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b522:	69bb      	ldr	r3, [r7, #24]
	}
 800b524:	4618      	mov	r0, r3
 800b526:	3720      	adds	r7, #32
 800b528:	46bd      	mov	sp, r7
 800b52a:	bd80      	pop	{r7, pc}

0800b52c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b088      	sub	sp, #32
 800b530:	af00      	add	r7, sp, #0
 800b532:	60f8      	str	r0, [r7, #12]
 800b534:	60b9      	str	r1, [r7, #8]
 800b536:	607a      	str	r2, [r7, #4]
 800b538:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b53c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	009b      	lsls	r3, r3, #2
 800b542:	461a      	mov	r2, r3
 800b544:	21a5      	movs	r1, #165	; 0xa5
 800b546:	f001 ffc3 	bl	800d4d0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b54a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b554:	3b01      	subs	r3, #1
 800b556:	009b      	lsls	r3, r3, #2
 800b558:	4413      	add	r3, r2
 800b55a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b55c:	69bb      	ldr	r3, [r7, #24]
 800b55e:	f023 0307 	bic.w	r3, r3, #7
 800b562:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b564:	69bb      	ldr	r3, [r7, #24]
 800b566:	f003 0307 	and.w	r3, r3, #7
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d00a      	beq.n	800b584 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b56e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b572:	f383 8811 	msr	BASEPRI, r3
 800b576:	f3bf 8f6f 	isb	sy
 800b57a:	f3bf 8f4f 	dsb	sy
 800b57e:	617b      	str	r3, [r7, #20]
}
 800b580:	bf00      	nop
 800b582:	e7fe      	b.n	800b582 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d01f      	beq.n	800b5ca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b58a:	2300      	movs	r3, #0
 800b58c:	61fb      	str	r3, [r7, #28]
 800b58e:	e012      	b.n	800b5b6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b590:	68ba      	ldr	r2, [r7, #8]
 800b592:	69fb      	ldr	r3, [r7, #28]
 800b594:	4413      	add	r3, r2
 800b596:	7819      	ldrb	r1, [r3, #0]
 800b598:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b59a:	69fb      	ldr	r3, [r7, #28]
 800b59c:	4413      	add	r3, r2
 800b59e:	3334      	adds	r3, #52	; 0x34
 800b5a0:	460a      	mov	r2, r1
 800b5a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b5a4:	68ba      	ldr	r2, [r7, #8]
 800b5a6:	69fb      	ldr	r3, [r7, #28]
 800b5a8:	4413      	add	r3, r2
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d006      	beq.n	800b5be <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b5b0:	69fb      	ldr	r3, [r7, #28]
 800b5b2:	3301      	adds	r3, #1
 800b5b4:	61fb      	str	r3, [r7, #28]
 800b5b6:	69fb      	ldr	r3, [r7, #28]
 800b5b8:	2b0f      	cmp	r3, #15
 800b5ba:	d9e9      	bls.n	800b590 <prvInitialiseNewTask+0x64>
 800b5bc:	e000      	b.n	800b5c0 <prvInitialiseNewTask+0x94>
			{
				break;
 800b5be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b5c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b5c8:	e003      	b.n	800b5d2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b5d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5d4:	2b37      	cmp	r3, #55	; 0x37
 800b5d6:	d901      	bls.n	800b5dc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b5d8:	2337      	movs	r3, #55	; 0x37
 800b5da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b5dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b5e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f0:	3304      	adds	r3, #4
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	f7fe ff64 	bl	800a4c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b5f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5fa:	3318      	adds	r3, #24
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	f7fe ff5f 	bl	800a4c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b604:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b606:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b60a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b610:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b616:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b61a:	2200      	movs	r2, #0
 800b61c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b622:	2200      	movs	r2, #0
 800b624:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b62a:	3354      	adds	r3, #84	; 0x54
 800b62c:	2260      	movs	r2, #96	; 0x60
 800b62e:	2100      	movs	r1, #0
 800b630:	4618      	mov	r0, r3
 800b632:	f001 ff4d 	bl	800d4d0 <memset>
 800b636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b638:	4a0c      	ldr	r2, [pc, #48]	; (800b66c <prvInitialiseNewTask+0x140>)
 800b63a:	659a      	str	r2, [r3, #88]	; 0x58
 800b63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b63e:	4a0c      	ldr	r2, [pc, #48]	; (800b670 <prvInitialiseNewTask+0x144>)
 800b640:	65da      	str	r2, [r3, #92]	; 0x5c
 800b642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b644:	4a0b      	ldr	r2, [pc, #44]	; (800b674 <prvInitialiseNewTask+0x148>)
 800b646:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b648:	683a      	ldr	r2, [r7, #0]
 800b64a:	68f9      	ldr	r1, [r7, #12]
 800b64c:	69b8      	ldr	r0, [r7, #24]
 800b64e:	f001 facd 	bl	800cbec <pxPortInitialiseStack>
 800b652:	4602      	mov	r2, r0
 800b654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b656:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d002      	beq.n	800b664 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b65e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b662:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b664:	bf00      	nop
 800b666:	3720      	adds	r7, #32
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}
 800b66c:	08010798 	.word	0x08010798
 800b670:	080107b8 	.word	0x080107b8
 800b674:	08010778 	.word	0x08010778

0800b678 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b680:	f001 fbe0 	bl	800ce44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b684:	4b2d      	ldr	r3, [pc, #180]	; (800b73c <prvAddNewTaskToReadyList+0xc4>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	3301      	adds	r3, #1
 800b68a:	4a2c      	ldr	r2, [pc, #176]	; (800b73c <prvAddNewTaskToReadyList+0xc4>)
 800b68c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b68e:	4b2c      	ldr	r3, [pc, #176]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d109      	bne.n	800b6aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b696:	4a2a      	ldr	r2, [pc, #168]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b69c:	4b27      	ldr	r3, [pc, #156]	; (800b73c <prvAddNewTaskToReadyList+0xc4>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	2b01      	cmp	r3, #1
 800b6a2:	d110      	bne.n	800b6c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b6a4:	f000 fca4 	bl	800bff0 <prvInitialiseTaskLists>
 800b6a8:	e00d      	b.n	800b6c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b6aa:	4b26      	ldr	r3, [pc, #152]	; (800b744 <prvAddNewTaskToReadyList+0xcc>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d109      	bne.n	800b6c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b6b2:	4b23      	ldr	r3, [pc, #140]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d802      	bhi.n	800b6c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b6c0:	4a1f      	ldr	r2, [pc, #124]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b6c6:	4b20      	ldr	r3, [pc, #128]	; (800b748 <prvAddNewTaskToReadyList+0xd0>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	3301      	adds	r3, #1
 800b6cc:	4a1e      	ldr	r2, [pc, #120]	; (800b748 <prvAddNewTaskToReadyList+0xd0>)
 800b6ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b6d0:	4b1d      	ldr	r3, [pc, #116]	; (800b748 <prvAddNewTaskToReadyList+0xd0>)
 800b6d2:	681a      	ldr	r2, [r3, #0]
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6dc:	4b1b      	ldr	r3, [pc, #108]	; (800b74c <prvAddNewTaskToReadyList+0xd4>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d903      	bls.n	800b6ec <prvAddNewTaskToReadyList+0x74>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6e8:	4a18      	ldr	r2, [pc, #96]	; (800b74c <prvAddNewTaskToReadyList+0xd4>)
 800b6ea:	6013      	str	r3, [r2, #0]
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6f0:	4613      	mov	r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	4413      	add	r3, r2
 800b6f6:	009b      	lsls	r3, r3, #2
 800b6f8:	4a15      	ldr	r2, [pc, #84]	; (800b750 <prvAddNewTaskToReadyList+0xd8>)
 800b6fa:	441a      	add	r2, r3
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	3304      	adds	r3, #4
 800b700:	4619      	mov	r1, r3
 800b702:	4610      	mov	r0, r2
 800b704:	f7fe fee9 	bl	800a4da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b708:	f001 fbcc 	bl	800cea4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b70c:	4b0d      	ldr	r3, [pc, #52]	; (800b744 <prvAddNewTaskToReadyList+0xcc>)
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d00e      	beq.n	800b732 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b714:	4b0a      	ldr	r3, [pc, #40]	; (800b740 <prvAddNewTaskToReadyList+0xc8>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b71e:	429a      	cmp	r2, r3
 800b720:	d207      	bcs.n	800b732 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b722:	4b0c      	ldr	r3, [pc, #48]	; (800b754 <prvAddNewTaskToReadyList+0xdc>)
 800b724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b728:	601a      	str	r2, [r3, #0]
 800b72a:	f3bf 8f4f 	dsb	sy
 800b72e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b732:	bf00      	nop
 800b734:	3708      	adds	r7, #8
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
 800b73a:	bf00      	nop
 800b73c:	20003180 	.word	0x20003180
 800b740:	20002cac 	.word	0x20002cac
 800b744:	2000318c 	.word	0x2000318c
 800b748:	2000319c 	.word	0x2000319c
 800b74c:	20003188 	.word	0x20003188
 800b750:	20002cb0 	.word	0x20002cb0
 800b754:	e000ed04 	.word	0xe000ed04

0800b758 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b08a      	sub	sp, #40	; 0x28
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800b762:	2300      	movs	r3, #0
 800b764:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d10a      	bne.n	800b782 <vTaskDelayUntil+0x2a>
	__asm volatile
 800b76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b770:	f383 8811 	msr	BASEPRI, r3
 800b774:	f3bf 8f6f 	isb	sy
 800b778:	f3bf 8f4f 	dsb	sy
 800b77c:	617b      	str	r3, [r7, #20]
}
 800b77e:	bf00      	nop
 800b780:	e7fe      	b.n	800b780 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d10a      	bne.n	800b79e <vTaskDelayUntil+0x46>
	__asm volatile
 800b788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b78c:	f383 8811 	msr	BASEPRI, r3
 800b790:	f3bf 8f6f 	isb	sy
 800b794:	f3bf 8f4f 	dsb	sy
 800b798:	613b      	str	r3, [r7, #16]
}
 800b79a:	bf00      	nop
 800b79c:	e7fe      	b.n	800b79c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800b79e:	4b2a      	ldr	r3, [pc, #168]	; (800b848 <vTaskDelayUntil+0xf0>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d00a      	beq.n	800b7bc <vTaskDelayUntil+0x64>
	__asm volatile
 800b7a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7aa:	f383 8811 	msr	BASEPRI, r3
 800b7ae:	f3bf 8f6f 	isb	sy
 800b7b2:	f3bf 8f4f 	dsb	sy
 800b7b6:	60fb      	str	r3, [r7, #12]
}
 800b7b8:	bf00      	nop
 800b7ba:	e7fe      	b.n	800b7ba <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800b7bc:	f000 f8ee 	bl	800b99c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800b7c0:	4b22      	ldr	r3, [pc, #136]	; (800b84c <vTaskDelayUntil+0xf4>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	683a      	ldr	r2, [r7, #0]
 800b7cc:	4413      	add	r3, r2
 800b7ce:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	6a3a      	ldr	r2, [r7, #32]
 800b7d6:	429a      	cmp	r2, r3
 800b7d8:	d20b      	bcs.n	800b7f2 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	69fa      	ldr	r2, [r7, #28]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d211      	bcs.n	800b808 <vTaskDelayUntil+0xb0>
 800b7e4:	69fa      	ldr	r2, [r7, #28]
 800b7e6:	6a3b      	ldr	r3, [r7, #32]
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	d90d      	bls.n	800b808 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	627b      	str	r3, [r7, #36]	; 0x24
 800b7f0:	e00a      	b.n	800b808 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	69fa      	ldr	r2, [r7, #28]
 800b7f8:	429a      	cmp	r2, r3
 800b7fa:	d303      	bcc.n	800b804 <vTaskDelayUntil+0xac>
 800b7fc:	69fa      	ldr	r2, [r7, #28]
 800b7fe:	6a3b      	ldr	r3, [r7, #32]
 800b800:	429a      	cmp	r2, r3
 800b802:	d901      	bls.n	800b808 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800b804:	2301      	movs	r3, #1
 800b806:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	69fa      	ldr	r2, [r7, #28]
 800b80c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800b80e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b810:	2b00      	cmp	r3, #0
 800b812:	d006      	beq.n	800b822 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800b814:	69fa      	ldr	r2, [r7, #28]
 800b816:	6a3b      	ldr	r3, [r7, #32]
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	2100      	movs	r1, #0
 800b81c:	4618      	mov	r0, r3
 800b81e:	f000 fe43 	bl	800c4a8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800b822:	f000 f8c9 	bl	800b9b8 <xTaskResumeAll>
 800b826:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b828:	69bb      	ldr	r3, [r7, #24]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d107      	bne.n	800b83e <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800b82e:	4b08      	ldr	r3, [pc, #32]	; (800b850 <vTaskDelayUntil+0xf8>)
 800b830:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b834:	601a      	str	r2, [r3, #0]
 800b836:	f3bf 8f4f 	dsb	sy
 800b83a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b83e:	bf00      	nop
 800b840:	3728      	adds	r7, #40	; 0x28
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}
 800b846:	bf00      	nop
 800b848:	200031a8 	.word	0x200031a8
 800b84c:	20003184 	.word	0x20003184
 800b850:	e000ed04 	.word	0xe000ed04

0800b854 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b854:	b580      	push	{r7, lr}
 800b856:	b084      	sub	sp, #16
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b85c:	2300      	movs	r3, #0
 800b85e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d017      	beq.n	800b896 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b866:	4b13      	ldr	r3, [pc, #76]	; (800b8b4 <vTaskDelay+0x60>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d00a      	beq.n	800b884 <vTaskDelay+0x30>
	__asm volatile
 800b86e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b872:	f383 8811 	msr	BASEPRI, r3
 800b876:	f3bf 8f6f 	isb	sy
 800b87a:	f3bf 8f4f 	dsb	sy
 800b87e:	60bb      	str	r3, [r7, #8]
}
 800b880:	bf00      	nop
 800b882:	e7fe      	b.n	800b882 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b884:	f000 f88a 	bl	800b99c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b888:	2100      	movs	r1, #0
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f000 fe0c 	bl	800c4a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b890:	f000 f892 	bl	800b9b8 <xTaskResumeAll>
 800b894:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d107      	bne.n	800b8ac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b89c:	4b06      	ldr	r3, [pc, #24]	; (800b8b8 <vTaskDelay+0x64>)
 800b89e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8a2:	601a      	str	r2, [r3, #0]
 800b8a4:	f3bf 8f4f 	dsb	sy
 800b8a8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b8ac:	bf00      	nop
 800b8ae:	3710      	adds	r7, #16
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	200031a8 	.word	0x200031a8
 800b8b8:	e000ed04 	.word	0xe000ed04

0800b8bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b08a      	sub	sp, #40	; 0x28
 800b8c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b8ca:	463a      	mov	r2, r7
 800b8cc:	1d39      	adds	r1, r7, #4
 800b8ce:	f107 0308 	add.w	r3, r7, #8
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	f7fe fda0 	bl	800a418 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b8d8:	6839      	ldr	r1, [r7, #0]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	68ba      	ldr	r2, [r7, #8]
 800b8de:	9202      	str	r2, [sp, #8]
 800b8e0:	9301      	str	r3, [sp, #4]
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	9300      	str	r3, [sp, #0]
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	460a      	mov	r2, r1
 800b8ea:	4924      	ldr	r1, [pc, #144]	; (800b97c <vTaskStartScheduler+0xc0>)
 800b8ec:	4824      	ldr	r0, [pc, #144]	; (800b980 <vTaskStartScheduler+0xc4>)
 800b8ee:	f7ff fd7b 	bl	800b3e8 <xTaskCreateStatic>
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	4a23      	ldr	r2, [pc, #140]	; (800b984 <vTaskStartScheduler+0xc8>)
 800b8f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b8f8:	4b22      	ldr	r3, [pc, #136]	; (800b984 <vTaskStartScheduler+0xc8>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d002      	beq.n	800b906 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b900:	2301      	movs	r3, #1
 800b902:	617b      	str	r3, [r7, #20]
 800b904:	e001      	b.n	800b90a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b906:	2300      	movs	r3, #0
 800b908:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d102      	bne.n	800b916 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b910:	f000 fe1e 	bl	800c550 <xTimerCreateTimerTask>
 800b914:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d11b      	bne.n	800b954 <vTaskStartScheduler+0x98>
	__asm volatile
 800b91c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b920:	f383 8811 	msr	BASEPRI, r3
 800b924:	f3bf 8f6f 	isb	sy
 800b928:	f3bf 8f4f 	dsb	sy
 800b92c:	613b      	str	r3, [r7, #16]
}
 800b92e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b930:	4b15      	ldr	r3, [pc, #84]	; (800b988 <vTaskStartScheduler+0xcc>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	3354      	adds	r3, #84	; 0x54
 800b936:	4a15      	ldr	r2, [pc, #84]	; (800b98c <vTaskStartScheduler+0xd0>)
 800b938:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b93a:	4b15      	ldr	r3, [pc, #84]	; (800b990 <vTaskStartScheduler+0xd4>)
 800b93c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b940:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b942:	4b14      	ldr	r3, [pc, #80]	; (800b994 <vTaskStartScheduler+0xd8>)
 800b944:	2201      	movs	r2, #1
 800b946:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b948:	4b13      	ldr	r3, [pc, #76]	; (800b998 <vTaskStartScheduler+0xdc>)
 800b94a:	2200      	movs	r2, #0
 800b94c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b94e:	f001 f9d7 	bl	800cd00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b952:	e00e      	b.n	800b972 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b95a:	d10a      	bne.n	800b972 <vTaskStartScheduler+0xb6>
	__asm volatile
 800b95c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b960:	f383 8811 	msr	BASEPRI, r3
 800b964:	f3bf 8f6f 	isb	sy
 800b968:	f3bf 8f4f 	dsb	sy
 800b96c:	60fb      	str	r3, [r7, #12]
}
 800b96e:	bf00      	nop
 800b970:	e7fe      	b.n	800b970 <vTaskStartScheduler+0xb4>
}
 800b972:	bf00      	nop
 800b974:	3718      	adds	r7, #24
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}
 800b97a:	bf00      	nop
 800b97c:	0801018c 	.word	0x0801018c
 800b980:	0800bfc1 	.word	0x0800bfc1
 800b984:	200031a4 	.word	0x200031a4
 800b988:	20002cac 	.word	0x20002cac
 800b98c:	20000014 	.word	0x20000014
 800b990:	200031a0 	.word	0x200031a0
 800b994:	2000318c 	.word	0x2000318c
 800b998:	20003184 	.word	0x20003184

0800b99c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b99c:	b480      	push	{r7}
 800b99e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b9a0:	4b04      	ldr	r3, [pc, #16]	; (800b9b4 <vTaskSuspendAll+0x18>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	3301      	adds	r3, #1
 800b9a6:	4a03      	ldr	r2, [pc, #12]	; (800b9b4 <vTaskSuspendAll+0x18>)
 800b9a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b9aa:	bf00      	nop
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b2:	4770      	bx	lr
 800b9b4:	200031a8 	.word	0x200031a8

0800b9b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b084      	sub	sp, #16
 800b9bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b9be:	2300      	movs	r3, #0
 800b9c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b9c6:	4b42      	ldr	r3, [pc, #264]	; (800bad0 <xTaskResumeAll+0x118>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d10a      	bne.n	800b9e4 <xTaskResumeAll+0x2c>
	__asm volatile
 800b9ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d2:	f383 8811 	msr	BASEPRI, r3
 800b9d6:	f3bf 8f6f 	isb	sy
 800b9da:	f3bf 8f4f 	dsb	sy
 800b9de:	603b      	str	r3, [r7, #0]
}
 800b9e0:	bf00      	nop
 800b9e2:	e7fe      	b.n	800b9e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b9e4:	f001 fa2e 	bl	800ce44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b9e8:	4b39      	ldr	r3, [pc, #228]	; (800bad0 <xTaskResumeAll+0x118>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	3b01      	subs	r3, #1
 800b9ee:	4a38      	ldr	r2, [pc, #224]	; (800bad0 <xTaskResumeAll+0x118>)
 800b9f0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9f2:	4b37      	ldr	r3, [pc, #220]	; (800bad0 <xTaskResumeAll+0x118>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d162      	bne.n	800bac0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b9fa:	4b36      	ldr	r3, [pc, #216]	; (800bad4 <xTaskResumeAll+0x11c>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d05e      	beq.n	800bac0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ba02:	e02f      	b.n	800ba64 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba04:	4b34      	ldr	r3, [pc, #208]	; (800bad8 <xTaskResumeAll+0x120>)
 800ba06:	68db      	ldr	r3, [r3, #12]
 800ba08:	68db      	ldr	r3, [r3, #12]
 800ba0a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	3318      	adds	r3, #24
 800ba10:	4618      	mov	r0, r3
 800ba12:	f7fe fdbf 	bl	800a594 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	3304      	adds	r3, #4
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f7fe fdba 	bl	800a594 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba24:	4b2d      	ldr	r3, [pc, #180]	; (800badc <xTaskResumeAll+0x124>)
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	429a      	cmp	r2, r3
 800ba2a:	d903      	bls.n	800ba34 <xTaskResumeAll+0x7c>
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba30:	4a2a      	ldr	r2, [pc, #168]	; (800badc <xTaskResumeAll+0x124>)
 800ba32:	6013      	str	r3, [r2, #0]
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba38:	4613      	mov	r3, r2
 800ba3a:	009b      	lsls	r3, r3, #2
 800ba3c:	4413      	add	r3, r2
 800ba3e:	009b      	lsls	r3, r3, #2
 800ba40:	4a27      	ldr	r2, [pc, #156]	; (800bae0 <xTaskResumeAll+0x128>)
 800ba42:	441a      	add	r2, r3
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	3304      	adds	r3, #4
 800ba48:	4619      	mov	r1, r3
 800ba4a:	4610      	mov	r0, r2
 800ba4c:	f7fe fd45 	bl	800a4da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba54:	4b23      	ldr	r3, [pc, #140]	; (800bae4 <xTaskResumeAll+0x12c>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	d302      	bcc.n	800ba64 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ba5e:	4b22      	ldr	r3, [pc, #136]	; (800bae8 <xTaskResumeAll+0x130>)
 800ba60:	2201      	movs	r2, #1
 800ba62:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ba64:	4b1c      	ldr	r3, [pc, #112]	; (800bad8 <xTaskResumeAll+0x120>)
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d1cb      	bne.n	800ba04 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d001      	beq.n	800ba76 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ba72:	f000 fb5f 	bl	800c134 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ba76:	4b1d      	ldr	r3, [pc, #116]	; (800baec <xTaskResumeAll+0x134>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d010      	beq.n	800baa4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ba82:	f000 f847 	bl	800bb14 <xTaskIncrementTick>
 800ba86:	4603      	mov	r3, r0
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d002      	beq.n	800ba92 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ba8c:	4b16      	ldr	r3, [pc, #88]	; (800bae8 <xTaskResumeAll+0x130>)
 800ba8e:	2201      	movs	r2, #1
 800ba90:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	3b01      	subs	r3, #1
 800ba96:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d1f1      	bne.n	800ba82 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ba9e:	4b13      	ldr	r3, [pc, #76]	; (800baec <xTaskResumeAll+0x134>)
 800baa0:	2200      	movs	r2, #0
 800baa2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800baa4:	4b10      	ldr	r3, [pc, #64]	; (800bae8 <xTaskResumeAll+0x130>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d009      	beq.n	800bac0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800baac:	2301      	movs	r3, #1
 800baae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bab0:	4b0f      	ldr	r3, [pc, #60]	; (800baf0 <xTaskResumeAll+0x138>)
 800bab2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bab6:	601a      	str	r2, [r3, #0]
 800bab8:	f3bf 8f4f 	dsb	sy
 800babc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bac0:	f001 f9f0 	bl	800cea4 <vPortExitCritical>

	return xAlreadyYielded;
 800bac4:	68bb      	ldr	r3, [r7, #8]
}
 800bac6:	4618      	mov	r0, r3
 800bac8:	3710      	adds	r7, #16
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}
 800bace:	bf00      	nop
 800bad0:	200031a8 	.word	0x200031a8
 800bad4:	20003180 	.word	0x20003180
 800bad8:	20003140 	.word	0x20003140
 800badc:	20003188 	.word	0x20003188
 800bae0:	20002cb0 	.word	0x20002cb0
 800bae4:	20002cac 	.word	0x20002cac
 800bae8:	20003194 	.word	0x20003194
 800baec:	20003190 	.word	0x20003190
 800baf0:	e000ed04 	.word	0xe000ed04

0800baf4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800baf4:	b480      	push	{r7}
 800baf6:	b083      	sub	sp, #12
 800baf8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bafa:	4b05      	ldr	r3, [pc, #20]	; (800bb10 <xTaskGetTickCount+0x1c>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bb00:	687b      	ldr	r3, [r7, #4]
}
 800bb02:	4618      	mov	r0, r3
 800bb04:	370c      	adds	r7, #12
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr
 800bb0e:	bf00      	nop
 800bb10:	20003184 	.word	0x20003184

0800bb14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b086      	sub	sp, #24
 800bb18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb1e:	4b4f      	ldr	r3, [pc, #316]	; (800bc5c <xTaskIncrementTick+0x148>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	f040 808f 	bne.w	800bc46 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bb28:	4b4d      	ldr	r3, [pc, #308]	; (800bc60 <xTaskIncrementTick+0x14c>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	3301      	adds	r3, #1
 800bb2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bb30:	4a4b      	ldr	r2, [pc, #300]	; (800bc60 <xTaskIncrementTick+0x14c>)
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bb36:	693b      	ldr	r3, [r7, #16]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d120      	bne.n	800bb7e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bb3c:	4b49      	ldr	r3, [pc, #292]	; (800bc64 <xTaskIncrementTick+0x150>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d00a      	beq.n	800bb5c <xTaskIncrementTick+0x48>
	__asm volatile
 800bb46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb4a:	f383 8811 	msr	BASEPRI, r3
 800bb4e:	f3bf 8f6f 	isb	sy
 800bb52:	f3bf 8f4f 	dsb	sy
 800bb56:	603b      	str	r3, [r7, #0]
}
 800bb58:	bf00      	nop
 800bb5a:	e7fe      	b.n	800bb5a <xTaskIncrementTick+0x46>
 800bb5c:	4b41      	ldr	r3, [pc, #260]	; (800bc64 <xTaskIncrementTick+0x150>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	60fb      	str	r3, [r7, #12]
 800bb62:	4b41      	ldr	r3, [pc, #260]	; (800bc68 <xTaskIncrementTick+0x154>)
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	4a3f      	ldr	r2, [pc, #252]	; (800bc64 <xTaskIncrementTick+0x150>)
 800bb68:	6013      	str	r3, [r2, #0]
 800bb6a:	4a3f      	ldr	r2, [pc, #252]	; (800bc68 <xTaskIncrementTick+0x154>)
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	6013      	str	r3, [r2, #0]
 800bb70:	4b3e      	ldr	r3, [pc, #248]	; (800bc6c <xTaskIncrementTick+0x158>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	3301      	adds	r3, #1
 800bb76:	4a3d      	ldr	r2, [pc, #244]	; (800bc6c <xTaskIncrementTick+0x158>)
 800bb78:	6013      	str	r3, [r2, #0]
 800bb7a:	f000 fadb 	bl	800c134 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bb7e:	4b3c      	ldr	r3, [pc, #240]	; (800bc70 <xTaskIncrementTick+0x15c>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	693a      	ldr	r2, [r7, #16]
 800bb84:	429a      	cmp	r2, r3
 800bb86:	d349      	bcc.n	800bc1c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb88:	4b36      	ldr	r3, [pc, #216]	; (800bc64 <xTaskIncrementTick+0x150>)
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d104      	bne.n	800bb9c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb92:	4b37      	ldr	r3, [pc, #220]	; (800bc70 <xTaskIncrementTick+0x15c>)
 800bb94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb98:	601a      	str	r2, [r3, #0]
					break;
 800bb9a:	e03f      	b.n	800bc1c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb9c:	4b31      	ldr	r3, [pc, #196]	; (800bc64 <xTaskIncrementTick+0x150>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	68db      	ldr	r3, [r3, #12]
 800bba2:	68db      	ldr	r3, [r3, #12]
 800bba4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bba6:	68bb      	ldr	r3, [r7, #8]
 800bba8:	685b      	ldr	r3, [r3, #4]
 800bbaa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bbac:	693a      	ldr	r2, [r7, #16]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d203      	bcs.n	800bbbc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bbb4:	4a2e      	ldr	r2, [pc, #184]	; (800bc70 <xTaskIncrementTick+0x15c>)
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bbba:	e02f      	b.n	800bc1c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	3304      	adds	r3, #4
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	f7fe fce7 	bl	800a594 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d004      	beq.n	800bbd8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	3318      	adds	r3, #24
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f7fe fcde 	bl	800a594 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbdc:	4b25      	ldr	r3, [pc, #148]	; (800bc74 <xTaskIncrementTick+0x160>)
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	429a      	cmp	r2, r3
 800bbe2:	d903      	bls.n	800bbec <xTaskIncrementTick+0xd8>
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbe8:	4a22      	ldr	r2, [pc, #136]	; (800bc74 <xTaskIncrementTick+0x160>)
 800bbea:	6013      	str	r3, [r2, #0]
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbf0:	4613      	mov	r3, r2
 800bbf2:	009b      	lsls	r3, r3, #2
 800bbf4:	4413      	add	r3, r2
 800bbf6:	009b      	lsls	r3, r3, #2
 800bbf8:	4a1f      	ldr	r2, [pc, #124]	; (800bc78 <xTaskIncrementTick+0x164>)
 800bbfa:	441a      	add	r2, r3
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	3304      	adds	r3, #4
 800bc00:	4619      	mov	r1, r3
 800bc02:	4610      	mov	r0, r2
 800bc04:	f7fe fc69 	bl	800a4da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc0c:	4b1b      	ldr	r3, [pc, #108]	; (800bc7c <xTaskIncrementTick+0x168>)
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc12:	429a      	cmp	r2, r3
 800bc14:	d3b8      	bcc.n	800bb88 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bc16:	2301      	movs	r3, #1
 800bc18:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bc1a:	e7b5      	b.n	800bb88 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bc1c:	4b17      	ldr	r3, [pc, #92]	; (800bc7c <xTaskIncrementTick+0x168>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc22:	4915      	ldr	r1, [pc, #84]	; (800bc78 <xTaskIncrementTick+0x164>)
 800bc24:	4613      	mov	r3, r2
 800bc26:	009b      	lsls	r3, r3, #2
 800bc28:	4413      	add	r3, r2
 800bc2a:	009b      	lsls	r3, r3, #2
 800bc2c:	440b      	add	r3, r1
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	2b01      	cmp	r3, #1
 800bc32:	d901      	bls.n	800bc38 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bc34:	2301      	movs	r3, #1
 800bc36:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bc38:	4b11      	ldr	r3, [pc, #68]	; (800bc80 <xTaskIncrementTick+0x16c>)
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d007      	beq.n	800bc50 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bc40:	2301      	movs	r3, #1
 800bc42:	617b      	str	r3, [r7, #20]
 800bc44:	e004      	b.n	800bc50 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bc46:	4b0f      	ldr	r3, [pc, #60]	; (800bc84 <xTaskIncrementTick+0x170>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	3301      	adds	r3, #1
 800bc4c:	4a0d      	ldr	r2, [pc, #52]	; (800bc84 <xTaskIncrementTick+0x170>)
 800bc4e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bc50:	697b      	ldr	r3, [r7, #20]
}
 800bc52:	4618      	mov	r0, r3
 800bc54:	3718      	adds	r7, #24
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bd80      	pop	{r7, pc}
 800bc5a:	bf00      	nop
 800bc5c:	200031a8 	.word	0x200031a8
 800bc60:	20003184 	.word	0x20003184
 800bc64:	20003138 	.word	0x20003138
 800bc68:	2000313c 	.word	0x2000313c
 800bc6c:	20003198 	.word	0x20003198
 800bc70:	200031a0 	.word	0x200031a0
 800bc74:	20003188 	.word	0x20003188
 800bc78:	20002cb0 	.word	0x20002cb0
 800bc7c:	20002cac 	.word	0x20002cac
 800bc80:	20003194 	.word	0x20003194
 800bc84:	20003190 	.word	0x20003190

0800bc88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b085      	sub	sp, #20
 800bc8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bc8e:	4b2a      	ldr	r3, [pc, #168]	; (800bd38 <vTaskSwitchContext+0xb0>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d003      	beq.n	800bc9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bc96:	4b29      	ldr	r3, [pc, #164]	; (800bd3c <vTaskSwitchContext+0xb4>)
 800bc98:	2201      	movs	r2, #1
 800bc9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bc9c:	e046      	b.n	800bd2c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800bc9e:	4b27      	ldr	r3, [pc, #156]	; (800bd3c <vTaskSwitchContext+0xb4>)
 800bca0:	2200      	movs	r2, #0
 800bca2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bca4:	4b26      	ldr	r3, [pc, #152]	; (800bd40 <vTaskSwitchContext+0xb8>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	60fb      	str	r3, [r7, #12]
 800bcaa:	e010      	b.n	800bcce <vTaskSwitchContext+0x46>
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d10a      	bne.n	800bcc8 <vTaskSwitchContext+0x40>
	__asm volatile
 800bcb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb6:	f383 8811 	msr	BASEPRI, r3
 800bcba:	f3bf 8f6f 	isb	sy
 800bcbe:	f3bf 8f4f 	dsb	sy
 800bcc2:	607b      	str	r3, [r7, #4]
}
 800bcc4:	bf00      	nop
 800bcc6:	e7fe      	b.n	800bcc6 <vTaskSwitchContext+0x3e>
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	3b01      	subs	r3, #1
 800bccc:	60fb      	str	r3, [r7, #12]
 800bcce:	491d      	ldr	r1, [pc, #116]	; (800bd44 <vTaskSwitchContext+0xbc>)
 800bcd0:	68fa      	ldr	r2, [r7, #12]
 800bcd2:	4613      	mov	r3, r2
 800bcd4:	009b      	lsls	r3, r3, #2
 800bcd6:	4413      	add	r3, r2
 800bcd8:	009b      	lsls	r3, r3, #2
 800bcda:	440b      	add	r3, r1
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d0e4      	beq.n	800bcac <vTaskSwitchContext+0x24>
 800bce2:	68fa      	ldr	r2, [r7, #12]
 800bce4:	4613      	mov	r3, r2
 800bce6:	009b      	lsls	r3, r3, #2
 800bce8:	4413      	add	r3, r2
 800bcea:	009b      	lsls	r3, r3, #2
 800bcec:	4a15      	ldr	r2, [pc, #84]	; (800bd44 <vTaskSwitchContext+0xbc>)
 800bcee:	4413      	add	r3, r2
 800bcf0:	60bb      	str	r3, [r7, #8]
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	685b      	ldr	r3, [r3, #4]
 800bcf6:	685a      	ldr	r2, [r3, #4]
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	605a      	str	r2, [r3, #4]
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	685a      	ldr	r2, [r3, #4]
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	3308      	adds	r3, #8
 800bd04:	429a      	cmp	r2, r3
 800bd06:	d104      	bne.n	800bd12 <vTaskSwitchContext+0x8a>
 800bd08:	68bb      	ldr	r3, [r7, #8]
 800bd0a:	685b      	ldr	r3, [r3, #4]
 800bd0c:	685a      	ldr	r2, [r3, #4]
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	605a      	str	r2, [r3, #4]
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	685b      	ldr	r3, [r3, #4]
 800bd16:	68db      	ldr	r3, [r3, #12]
 800bd18:	4a0b      	ldr	r2, [pc, #44]	; (800bd48 <vTaskSwitchContext+0xc0>)
 800bd1a:	6013      	str	r3, [r2, #0]
 800bd1c:	4a08      	ldr	r2, [pc, #32]	; (800bd40 <vTaskSwitchContext+0xb8>)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bd22:	4b09      	ldr	r3, [pc, #36]	; (800bd48 <vTaskSwitchContext+0xc0>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	3354      	adds	r3, #84	; 0x54
 800bd28:	4a08      	ldr	r2, [pc, #32]	; (800bd4c <vTaskSwitchContext+0xc4>)
 800bd2a:	6013      	str	r3, [r2, #0]
}
 800bd2c:	bf00      	nop
 800bd2e:	3714      	adds	r7, #20
 800bd30:	46bd      	mov	sp, r7
 800bd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd36:	4770      	bx	lr
 800bd38:	200031a8 	.word	0x200031a8
 800bd3c:	20003194 	.word	0x20003194
 800bd40:	20003188 	.word	0x20003188
 800bd44:	20002cb0 	.word	0x20002cb0
 800bd48:	20002cac 	.word	0x20002cac
 800bd4c:	20000014 	.word	0x20000014

0800bd50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b084      	sub	sp, #16
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	6078      	str	r0, [r7, #4]
 800bd58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d10a      	bne.n	800bd76 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bd60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd64:	f383 8811 	msr	BASEPRI, r3
 800bd68:	f3bf 8f6f 	isb	sy
 800bd6c:	f3bf 8f4f 	dsb	sy
 800bd70:	60fb      	str	r3, [r7, #12]
}
 800bd72:	bf00      	nop
 800bd74:	e7fe      	b.n	800bd74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bd76:	4b07      	ldr	r3, [pc, #28]	; (800bd94 <vTaskPlaceOnEventList+0x44>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	3318      	adds	r3, #24
 800bd7c:	4619      	mov	r1, r3
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f7fe fbcf 	bl	800a522 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bd84:	2101      	movs	r1, #1
 800bd86:	6838      	ldr	r0, [r7, #0]
 800bd88:	f000 fb8e 	bl	800c4a8 <prvAddCurrentTaskToDelayedList>
}
 800bd8c:	bf00      	nop
 800bd8e:	3710      	adds	r7, #16
 800bd90:	46bd      	mov	sp, r7
 800bd92:	bd80      	pop	{r7, pc}
 800bd94:	20002cac 	.word	0x20002cac

0800bd98 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b086      	sub	sp, #24
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	60f8      	str	r0, [r7, #12]
 800bda0:	60b9      	str	r1, [r7, #8]
 800bda2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d10a      	bne.n	800bdc0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bdaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdae:	f383 8811 	msr	BASEPRI, r3
 800bdb2:	f3bf 8f6f 	isb	sy
 800bdb6:	f3bf 8f4f 	dsb	sy
 800bdba:	617b      	str	r3, [r7, #20]
}
 800bdbc:	bf00      	nop
 800bdbe:	e7fe      	b.n	800bdbe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bdc0:	4b0a      	ldr	r3, [pc, #40]	; (800bdec <vTaskPlaceOnEventListRestricted+0x54>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	3318      	adds	r3, #24
 800bdc6:	4619      	mov	r1, r3
 800bdc8:	68f8      	ldr	r0, [r7, #12]
 800bdca:	f7fe fb86 	bl	800a4da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d002      	beq.n	800bdda <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bdd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bdd8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bdda:	6879      	ldr	r1, [r7, #4]
 800bddc:	68b8      	ldr	r0, [r7, #8]
 800bdde:	f000 fb63 	bl	800c4a8 <prvAddCurrentTaskToDelayedList>
	}
 800bde2:	bf00      	nop
 800bde4:	3718      	adds	r7, #24
 800bde6:	46bd      	mov	sp, r7
 800bde8:	bd80      	pop	{r7, pc}
 800bdea:	bf00      	nop
 800bdec:	20002cac 	.word	0x20002cac

0800bdf0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b086      	sub	sp, #24
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	68db      	ldr	r3, [r3, #12]
 800bdfc:	68db      	ldr	r3, [r3, #12]
 800bdfe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d10a      	bne.n	800be1c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800be06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be0a:	f383 8811 	msr	BASEPRI, r3
 800be0e:	f3bf 8f6f 	isb	sy
 800be12:	f3bf 8f4f 	dsb	sy
 800be16:	60fb      	str	r3, [r7, #12]
}
 800be18:	bf00      	nop
 800be1a:	e7fe      	b.n	800be1a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800be1c:	693b      	ldr	r3, [r7, #16]
 800be1e:	3318      	adds	r3, #24
 800be20:	4618      	mov	r0, r3
 800be22:	f7fe fbb7 	bl	800a594 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be26:	4b1e      	ldr	r3, [pc, #120]	; (800bea0 <xTaskRemoveFromEventList+0xb0>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d11d      	bne.n	800be6a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800be2e:	693b      	ldr	r3, [r7, #16]
 800be30:	3304      	adds	r3, #4
 800be32:	4618      	mov	r0, r3
 800be34:	f7fe fbae 	bl	800a594 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800be38:	693b      	ldr	r3, [r7, #16]
 800be3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be3c:	4b19      	ldr	r3, [pc, #100]	; (800bea4 <xTaskRemoveFromEventList+0xb4>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	429a      	cmp	r2, r3
 800be42:	d903      	bls.n	800be4c <xTaskRemoveFromEventList+0x5c>
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be48:	4a16      	ldr	r2, [pc, #88]	; (800bea4 <xTaskRemoveFromEventList+0xb4>)
 800be4a:	6013      	str	r3, [r2, #0]
 800be4c:	693b      	ldr	r3, [r7, #16]
 800be4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be50:	4613      	mov	r3, r2
 800be52:	009b      	lsls	r3, r3, #2
 800be54:	4413      	add	r3, r2
 800be56:	009b      	lsls	r3, r3, #2
 800be58:	4a13      	ldr	r2, [pc, #76]	; (800bea8 <xTaskRemoveFromEventList+0xb8>)
 800be5a:	441a      	add	r2, r3
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	3304      	adds	r3, #4
 800be60:	4619      	mov	r1, r3
 800be62:	4610      	mov	r0, r2
 800be64:	f7fe fb39 	bl	800a4da <vListInsertEnd>
 800be68:	e005      	b.n	800be76 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800be6a:	693b      	ldr	r3, [r7, #16]
 800be6c:	3318      	adds	r3, #24
 800be6e:	4619      	mov	r1, r3
 800be70:	480e      	ldr	r0, [pc, #56]	; (800beac <xTaskRemoveFromEventList+0xbc>)
 800be72:	f7fe fb32 	bl	800a4da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800be76:	693b      	ldr	r3, [r7, #16]
 800be78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be7a:	4b0d      	ldr	r3, [pc, #52]	; (800beb0 <xTaskRemoveFromEventList+0xc0>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be80:	429a      	cmp	r2, r3
 800be82:	d905      	bls.n	800be90 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800be84:	2301      	movs	r3, #1
 800be86:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800be88:	4b0a      	ldr	r3, [pc, #40]	; (800beb4 <xTaskRemoveFromEventList+0xc4>)
 800be8a:	2201      	movs	r2, #1
 800be8c:	601a      	str	r2, [r3, #0]
 800be8e:	e001      	b.n	800be94 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800be90:	2300      	movs	r3, #0
 800be92:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800be94:	697b      	ldr	r3, [r7, #20]
}
 800be96:	4618      	mov	r0, r3
 800be98:	3718      	adds	r7, #24
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}
 800be9e:	bf00      	nop
 800bea0:	200031a8 	.word	0x200031a8
 800bea4:	20003188 	.word	0x20003188
 800bea8:	20002cb0 	.word	0x20002cb0
 800beac:	20003140 	.word	0x20003140
 800beb0:	20002cac 	.word	0x20002cac
 800beb4:	20003194 	.word	0x20003194

0800beb8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800beb8:	b480      	push	{r7}
 800beba:	b083      	sub	sp, #12
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bec0:	4b06      	ldr	r3, [pc, #24]	; (800bedc <vTaskInternalSetTimeOutState+0x24>)
 800bec2:	681a      	ldr	r2, [r3, #0]
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bec8:	4b05      	ldr	r3, [pc, #20]	; (800bee0 <vTaskInternalSetTimeOutState+0x28>)
 800beca:	681a      	ldr	r2, [r3, #0]
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	605a      	str	r2, [r3, #4]
}
 800bed0:	bf00      	nop
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr
 800bedc:	20003198 	.word	0x20003198
 800bee0:	20003184 	.word	0x20003184

0800bee4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b088      	sub	sp, #32
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
 800beec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d10a      	bne.n	800bf0a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bef8:	f383 8811 	msr	BASEPRI, r3
 800befc:	f3bf 8f6f 	isb	sy
 800bf00:	f3bf 8f4f 	dsb	sy
 800bf04:	613b      	str	r3, [r7, #16]
}
 800bf06:	bf00      	nop
 800bf08:	e7fe      	b.n	800bf08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d10a      	bne.n	800bf26 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bf10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf14:	f383 8811 	msr	BASEPRI, r3
 800bf18:	f3bf 8f6f 	isb	sy
 800bf1c:	f3bf 8f4f 	dsb	sy
 800bf20:	60fb      	str	r3, [r7, #12]
}
 800bf22:	bf00      	nop
 800bf24:	e7fe      	b.n	800bf24 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800bf26:	f000 ff8d 	bl	800ce44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bf2a:	4b1d      	ldr	r3, [pc, #116]	; (800bfa0 <xTaskCheckForTimeOut+0xbc>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	69ba      	ldr	r2, [r7, #24]
 800bf36:	1ad3      	subs	r3, r2, r3
 800bf38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bf42:	d102      	bne.n	800bf4a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bf44:	2300      	movs	r3, #0
 800bf46:	61fb      	str	r3, [r7, #28]
 800bf48:	e023      	b.n	800bf92 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681a      	ldr	r2, [r3, #0]
 800bf4e:	4b15      	ldr	r3, [pc, #84]	; (800bfa4 <xTaskCheckForTimeOut+0xc0>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	429a      	cmp	r2, r3
 800bf54:	d007      	beq.n	800bf66 <xTaskCheckForTimeOut+0x82>
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	685b      	ldr	r3, [r3, #4]
 800bf5a:	69ba      	ldr	r2, [r7, #24]
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	d302      	bcc.n	800bf66 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bf60:	2301      	movs	r3, #1
 800bf62:	61fb      	str	r3, [r7, #28]
 800bf64:	e015      	b.n	800bf92 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	697a      	ldr	r2, [r7, #20]
 800bf6c:	429a      	cmp	r2, r3
 800bf6e:	d20b      	bcs.n	800bf88 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	681a      	ldr	r2, [r3, #0]
 800bf74:	697b      	ldr	r3, [r7, #20]
 800bf76:	1ad2      	subs	r2, r2, r3
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bf7c:	6878      	ldr	r0, [r7, #4]
 800bf7e:	f7ff ff9b 	bl	800beb8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bf82:	2300      	movs	r3, #0
 800bf84:	61fb      	str	r3, [r7, #28]
 800bf86:	e004      	b.n	800bf92 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800bf88:	683b      	ldr	r3, [r7, #0]
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bf8e:	2301      	movs	r3, #1
 800bf90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bf92:	f000 ff87 	bl	800cea4 <vPortExitCritical>

	return xReturn;
 800bf96:	69fb      	ldr	r3, [r7, #28]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3720      	adds	r7, #32
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	20003184 	.word	0x20003184
 800bfa4:	20003198 	.word	0x20003198

0800bfa8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bfac:	4b03      	ldr	r3, [pc, #12]	; (800bfbc <vTaskMissedYield+0x14>)
 800bfae:	2201      	movs	r2, #1
 800bfb0:	601a      	str	r2, [r3, #0]
}
 800bfb2:	bf00      	nop
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfba:	4770      	bx	lr
 800bfbc:	20003194 	.word	0x20003194

0800bfc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b082      	sub	sp, #8
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bfc8:	f000 f852 	bl	800c070 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bfcc:	4b06      	ldr	r3, [pc, #24]	; (800bfe8 <prvIdleTask+0x28>)
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	d9f9      	bls.n	800bfc8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bfd4:	4b05      	ldr	r3, [pc, #20]	; (800bfec <prvIdleTask+0x2c>)
 800bfd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfda:	601a      	str	r2, [r3, #0]
 800bfdc:	f3bf 8f4f 	dsb	sy
 800bfe0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bfe4:	e7f0      	b.n	800bfc8 <prvIdleTask+0x8>
 800bfe6:	bf00      	nop
 800bfe8:	20002cb0 	.word	0x20002cb0
 800bfec:	e000ed04 	.word	0xe000ed04

0800bff0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b082      	sub	sp, #8
 800bff4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bff6:	2300      	movs	r3, #0
 800bff8:	607b      	str	r3, [r7, #4]
 800bffa:	e00c      	b.n	800c016 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bffc:	687a      	ldr	r2, [r7, #4]
 800bffe:	4613      	mov	r3, r2
 800c000:	009b      	lsls	r3, r3, #2
 800c002:	4413      	add	r3, r2
 800c004:	009b      	lsls	r3, r3, #2
 800c006:	4a12      	ldr	r2, [pc, #72]	; (800c050 <prvInitialiseTaskLists+0x60>)
 800c008:	4413      	add	r3, r2
 800c00a:	4618      	mov	r0, r3
 800c00c:	f7fe fa38 	bl	800a480 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	3301      	adds	r3, #1
 800c014:	607b      	str	r3, [r7, #4]
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2b37      	cmp	r3, #55	; 0x37
 800c01a:	d9ef      	bls.n	800bffc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c01c:	480d      	ldr	r0, [pc, #52]	; (800c054 <prvInitialiseTaskLists+0x64>)
 800c01e:	f7fe fa2f 	bl	800a480 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c022:	480d      	ldr	r0, [pc, #52]	; (800c058 <prvInitialiseTaskLists+0x68>)
 800c024:	f7fe fa2c 	bl	800a480 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c028:	480c      	ldr	r0, [pc, #48]	; (800c05c <prvInitialiseTaskLists+0x6c>)
 800c02a:	f7fe fa29 	bl	800a480 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c02e:	480c      	ldr	r0, [pc, #48]	; (800c060 <prvInitialiseTaskLists+0x70>)
 800c030:	f7fe fa26 	bl	800a480 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c034:	480b      	ldr	r0, [pc, #44]	; (800c064 <prvInitialiseTaskLists+0x74>)
 800c036:	f7fe fa23 	bl	800a480 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c03a:	4b0b      	ldr	r3, [pc, #44]	; (800c068 <prvInitialiseTaskLists+0x78>)
 800c03c:	4a05      	ldr	r2, [pc, #20]	; (800c054 <prvInitialiseTaskLists+0x64>)
 800c03e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c040:	4b0a      	ldr	r3, [pc, #40]	; (800c06c <prvInitialiseTaskLists+0x7c>)
 800c042:	4a05      	ldr	r2, [pc, #20]	; (800c058 <prvInitialiseTaskLists+0x68>)
 800c044:	601a      	str	r2, [r3, #0]
}
 800c046:	bf00      	nop
 800c048:	3708      	adds	r7, #8
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	bf00      	nop
 800c050:	20002cb0 	.word	0x20002cb0
 800c054:	20003110 	.word	0x20003110
 800c058:	20003124 	.word	0x20003124
 800c05c:	20003140 	.word	0x20003140
 800c060:	20003154 	.word	0x20003154
 800c064:	2000316c 	.word	0x2000316c
 800c068:	20003138 	.word	0x20003138
 800c06c:	2000313c 	.word	0x2000313c

0800c070 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b082      	sub	sp, #8
 800c074:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c076:	e019      	b.n	800c0ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c078:	f000 fee4 	bl	800ce44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c07c:	4b10      	ldr	r3, [pc, #64]	; (800c0c0 <prvCheckTasksWaitingTermination+0x50>)
 800c07e:	68db      	ldr	r3, [r3, #12]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	3304      	adds	r3, #4
 800c088:	4618      	mov	r0, r3
 800c08a:	f7fe fa83 	bl	800a594 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c08e:	4b0d      	ldr	r3, [pc, #52]	; (800c0c4 <prvCheckTasksWaitingTermination+0x54>)
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	3b01      	subs	r3, #1
 800c094:	4a0b      	ldr	r2, [pc, #44]	; (800c0c4 <prvCheckTasksWaitingTermination+0x54>)
 800c096:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c098:	4b0b      	ldr	r3, [pc, #44]	; (800c0c8 <prvCheckTasksWaitingTermination+0x58>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	3b01      	subs	r3, #1
 800c09e:	4a0a      	ldr	r2, [pc, #40]	; (800c0c8 <prvCheckTasksWaitingTermination+0x58>)
 800c0a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c0a2:	f000 feff 	bl	800cea4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f000 f810 	bl	800c0cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c0ac:	4b06      	ldr	r3, [pc, #24]	; (800c0c8 <prvCheckTasksWaitingTermination+0x58>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d1e1      	bne.n	800c078 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c0b4:	bf00      	nop
 800c0b6:	bf00      	nop
 800c0b8:	3708      	adds	r7, #8
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}
 800c0be:	bf00      	nop
 800c0c0:	20003154 	.word	0x20003154
 800c0c4:	20003180 	.word	0x20003180
 800c0c8:	20003168 	.word	0x20003168

0800c0cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b084      	sub	sp, #16
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	3354      	adds	r3, #84	; 0x54
 800c0d8:	4618      	mov	r0, r3
 800c0da:	f001 faa3 	bl	800d624 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d108      	bne.n	800c0fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	f001 f897 	bl	800d220 <vPortFree>
				vPortFree( pxTCB );
 800c0f2:	6878      	ldr	r0, [r7, #4]
 800c0f4:	f001 f894 	bl	800d220 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c0f8:	e018      	b.n	800c12c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c100:	2b01      	cmp	r3, #1
 800c102:	d103      	bne.n	800c10c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f001 f88b 	bl	800d220 <vPortFree>
	}
 800c10a:	e00f      	b.n	800c12c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c112:	2b02      	cmp	r3, #2
 800c114:	d00a      	beq.n	800c12c <prvDeleteTCB+0x60>
	__asm volatile
 800c116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c11a:	f383 8811 	msr	BASEPRI, r3
 800c11e:	f3bf 8f6f 	isb	sy
 800c122:	f3bf 8f4f 	dsb	sy
 800c126:	60fb      	str	r3, [r7, #12]
}
 800c128:	bf00      	nop
 800c12a:	e7fe      	b.n	800c12a <prvDeleteTCB+0x5e>
	}
 800c12c:	bf00      	nop
 800c12e:	3710      	adds	r7, #16
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c134:	b480      	push	{r7}
 800c136:	b083      	sub	sp, #12
 800c138:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c13a:	4b0c      	ldr	r3, [pc, #48]	; (800c16c <prvResetNextTaskUnblockTime+0x38>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d104      	bne.n	800c14e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c144:	4b0a      	ldr	r3, [pc, #40]	; (800c170 <prvResetNextTaskUnblockTime+0x3c>)
 800c146:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c14a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c14c:	e008      	b.n	800c160 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c14e:	4b07      	ldr	r3, [pc, #28]	; (800c16c <prvResetNextTaskUnblockTime+0x38>)
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	68db      	ldr	r3, [r3, #12]
 800c154:	68db      	ldr	r3, [r3, #12]
 800c156:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	685b      	ldr	r3, [r3, #4]
 800c15c:	4a04      	ldr	r2, [pc, #16]	; (800c170 <prvResetNextTaskUnblockTime+0x3c>)
 800c15e:	6013      	str	r3, [r2, #0]
}
 800c160:	bf00      	nop
 800c162:	370c      	adds	r7, #12
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr
 800c16c:	20003138 	.word	0x20003138
 800c170:	200031a0 	.word	0x200031a0

0800c174 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800c174:	b480      	push	{r7}
 800c176:	b083      	sub	sp, #12
 800c178:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800c17a:	4b05      	ldr	r3, [pc, #20]	; (800c190 <xTaskGetCurrentTaskHandle+0x1c>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800c180:	687b      	ldr	r3, [r7, #4]
	}
 800c182:	4618      	mov	r0, r3
 800c184:	370c      	adds	r7, #12
 800c186:	46bd      	mov	sp, r7
 800c188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18c:	4770      	bx	lr
 800c18e:	bf00      	nop
 800c190:	20002cac 	.word	0x20002cac

0800c194 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c194:	b480      	push	{r7}
 800c196:	b083      	sub	sp, #12
 800c198:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c19a:	4b0b      	ldr	r3, [pc, #44]	; (800c1c8 <xTaskGetSchedulerState+0x34>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d102      	bne.n	800c1a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	607b      	str	r3, [r7, #4]
 800c1a6:	e008      	b.n	800c1ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c1a8:	4b08      	ldr	r3, [pc, #32]	; (800c1cc <xTaskGetSchedulerState+0x38>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d102      	bne.n	800c1b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c1b0:	2302      	movs	r3, #2
 800c1b2:	607b      	str	r3, [r7, #4]
 800c1b4:	e001      	b.n	800c1ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c1ba:	687b      	ldr	r3, [r7, #4]
	}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	370c      	adds	r7, #12
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c6:	4770      	bx	lr
 800c1c8:	2000318c 	.word	0x2000318c
 800c1cc:	200031a8 	.word	0x200031a8

0800c1d0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b084      	sub	sp, #16
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d051      	beq.n	800c28a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1ea:	4b2a      	ldr	r3, [pc, #168]	; (800c294 <xTaskPriorityInherit+0xc4>)
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1f0:	429a      	cmp	r2, r3
 800c1f2:	d241      	bcs.n	800c278 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	699b      	ldr	r3, [r3, #24]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	db06      	blt.n	800c20a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c1fc:	4b25      	ldr	r3, [pc, #148]	; (800c294 <xTaskPriorityInherit+0xc4>)
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c202:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c206:	68bb      	ldr	r3, [r7, #8]
 800c208:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c20a:	68bb      	ldr	r3, [r7, #8]
 800c20c:	6959      	ldr	r1, [r3, #20]
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c212:	4613      	mov	r3, r2
 800c214:	009b      	lsls	r3, r3, #2
 800c216:	4413      	add	r3, r2
 800c218:	009b      	lsls	r3, r3, #2
 800c21a:	4a1f      	ldr	r2, [pc, #124]	; (800c298 <xTaskPriorityInherit+0xc8>)
 800c21c:	4413      	add	r3, r2
 800c21e:	4299      	cmp	r1, r3
 800c220:	d122      	bne.n	800c268 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	3304      	adds	r3, #4
 800c226:	4618      	mov	r0, r3
 800c228:	f7fe f9b4 	bl	800a594 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c22c:	4b19      	ldr	r3, [pc, #100]	; (800c294 <xTaskPriorityInherit+0xc4>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c23a:	4b18      	ldr	r3, [pc, #96]	; (800c29c <xTaskPriorityInherit+0xcc>)
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	429a      	cmp	r2, r3
 800c240:	d903      	bls.n	800c24a <xTaskPriorityInherit+0x7a>
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c246:	4a15      	ldr	r2, [pc, #84]	; (800c29c <xTaskPriorityInherit+0xcc>)
 800c248:	6013      	str	r3, [r2, #0]
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c24e:	4613      	mov	r3, r2
 800c250:	009b      	lsls	r3, r3, #2
 800c252:	4413      	add	r3, r2
 800c254:	009b      	lsls	r3, r3, #2
 800c256:	4a10      	ldr	r2, [pc, #64]	; (800c298 <xTaskPriorityInherit+0xc8>)
 800c258:	441a      	add	r2, r3
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	3304      	adds	r3, #4
 800c25e:	4619      	mov	r1, r3
 800c260:	4610      	mov	r0, r2
 800c262:	f7fe f93a 	bl	800a4da <vListInsertEnd>
 800c266:	e004      	b.n	800c272 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c268:	4b0a      	ldr	r3, [pc, #40]	; (800c294 <xTaskPriorityInherit+0xc4>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c26e:	68bb      	ldr	r3, [r7, #8]
 800c270:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c272:	2301      	movs	r3, #1
 800c274:	60fb      	str	r3, [r7, #12]
 800c276:	e008      	b.n	800c28a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c27c:	4b05      	ldr	r3, [pc, #20]	; (800c294 <xTaskPriorityInherit+0xc4>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c282:	429a      	cmp	r2, r3
 800c284:	d201      	bcs.n	800c28a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c286:	2301      	movs	r3, #1
 800c288:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c28a:	68fb      	ldr	r3, [r7, #12]
	}
 800c28c:	4618      	mov	r0, r3
 800c28e:	3710      	adds	r7, #16
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}
 800c294:	20002cac 	.word	0x20002cac
 800c298:	20002cb0 	.word	0x20002cb0
 800c29c:	20003188 	.word	0x20003188

0800c2a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b086      	sub	sp, #24
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d056      	beq.n	800c364 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c2b6:	4b2e      	ldr	r3, [pc, #184]	; (800c370 <xTaskPriorityDisinherit+0xd0>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	693a      	ldr	r2, [r7, #16]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d00a      	beq.n	800c2d6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c2c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2c4:	f383 8811 	msr	BASEPRI, r3
 800c2c8:	f3bf 8f6f 	isb	sy
 800c2cc:	f3bf 8f4f 	dsb	sy
 800c2d0:	60fb      	str	r3, [r7, #12]
}
 800c2d2:	bf00      	nop
 800c2d4:	e7fe      	b.n	800c2d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d10a      	bne.n	800c2f4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c2de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2e2:	f383 8811 	msr	BASEPRI, r3
 800c2e6:	f3bf 8f6f 	isb	sy
 800c2ea:	f3bf 8f4f 	dsb	sy
 800c2ee:	60bb      	str	r3, [r7, #8]
}
 800c2f0:	bf00      	nop
 800c2f2:	e7fe      	b.n	800c2f2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c2f4:	693b      	ldr	r3, [r7, #16]
 800c2f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2f8:	1e5a      	subs	r2, r3, #1
 800c2fa:	693b      	ldr	r3, [r7, #16]
 800c2fc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c2fe:	693b      	ldr	r3, [r7, #16]
 800c300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c302:	693b      	ldr	r3, [r7, #16]
 800c304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c306:	429a      	cmp	r2, r3
 800c308:	d02c      	beq.n	800c364 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c30a:	693b      	ldr	r3, [r7, #16]
 800c30c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d128      	bne.n	800c364 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c312:	693b      	ldr	r3, [r7, #16]
 800c314:	3304      	adds	r3, #4
 800c316:	4618      	mov	r0, r3
 800c318:	f7fe f93c 	bl	800a594 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c324:	693b      	ldr	r3, [r7, #16]
 800c326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c328:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c32c:	693b      	ldr	r3, [r7, #16]
 800c32e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c330:	693b      	ldr	r3, [r7, #16]
 800c332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c334:	4b0f      	ldr	r3, [pc, #60]	; (800c374 <xTaskPriorityDisinherit+0xd4>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	429a      	cmp	r2, r3
 800c33a:	d903      	bls.n	800c344 <xTaskPriorityDisinherit+0xa4>
 800c33c:	693b      	ldr	r3, [r7, #16]
 800c33e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c340:	4a0c      	ldr	r2, [pc, #48]	; (800c374 <xTaskPriorityDisinherit+0xd4>)
 800c342:	6013      	str	r3, [r2, #0]
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c348:	4613      	mov	r3, r2
 800c34a:	009b      	lsls	r3, r3, #2
 800c34c:	4413      	add	r3, r2
 800c34e:	009b      	lsls	r3, r3, #2
 800c350:	4a09      	ldr	r2, [pc, #36]	; (800c378 <xTaskPriorityDisinherit+0xd8>)
 800c352:	441a      	add	r2, r3
 800c354:	693b      	ldr	r3, [r7, #16]
 800c356:	3304      	adds	r3, #4
 800c358:	4619      	mov	r1, r3
 800c35a:	4610      	mov	r0, r2
 800c35c:	f7fe f8bd 	bl	800a4da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c360:	2301      	movs	r3, #1
 800c362:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c364:	697b      	ldr	r3, [r7, #20]
	}
 800c366:	4618      	mov	r0, r3
 800c368:	3718      	adds	r7, #24
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	bf00      	nop
 800c370:	20002cac 	.word	0x20002cac
 800c374:	20003188 	.word	0x20003188
 800c378:	20002cb0 	.word	0x20002cb0

0800c37c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b088      	sub	sp, #32
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
 800c384:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c38a:	2301      	movs	r3, #1
 800c38c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d06a      	beq.n	800c46a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c394:	69bb      	ldr	r3, [r7, #24]
 800c396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d10a      	bne.n	800c3b2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3a0:	f383 8811 	msr	BASEPRI, r3
 800c3a4:	f3bf 8f6f 	isb	sy
 800c3a8:	f3bf 8f4f 	dsb	sy
 800c3ac:	60fb      	str	r3, [r7, #12]
}
 800c3ae:	bf00      	nop
 800c3b0:	e7fe      	b.n	800c3b0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c3b2:	69bb      	ldr	r3, [r7, #24]
 800c3b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3b6:	683a      	ldr	r2, [r7, #0]
 800c3b8:	429a      	cmp	r2, r3
 800c3ba:	d902      	bls.n	800c3c2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	61fb      	str	r3, [r7, #28]
 800c3c0:	e002      	b.n	800c3c8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c3c2:	69bb      	ldr	r3, [r7, #24]
 800c3c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3c6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c3c8:	69bb      	ldr	r3, [r7, #24]
 800c3ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3cc:	69fa      	ldr	r2, [r7, #28]
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	d04b      	beq.n	800c46a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c3d2:	69bb      	ldr	r3, [r7, #24]
 800c3d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3d6:	697a      	ldr	r2, [r7, #20]
 800c3d8:	429a      	cmp	r2, r3
 800c3da:	d146      	bne.n	800c46a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c3dc:	4b25      	ldr	r3, [pc, #148]	; (800c474 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	69ba      	ldr	r2, [r7, #24]
 800c3e2:	429a      	cmp	r2, r3
 800c3e4:	d10a      	bne.n	800c3fc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c3e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ea:	f383 8811 	msr	BASEPRI, r3
 800c3ee:	f3bf 8f6f 	isb	sy
 800c3f2:	f3bf 8f4f 	dsb	sy
 800c3f6:	60bb      	str	r3, [r7, #8]
}
 800c3f8:	bf00      	nop
 800c3fa:	e7fe      	b.n	800c3fa <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c3fc:	69bb      	ldr	r3, [r7, #24]
 800c3fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c400:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c402:	69bb      	ldr	r3, [r7, #24]
 800c404:	69fa      	ldr	r2, [r7, #28]
 800c406:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c408:	69bb      	ldr	r3, [r7, #24]
 800c40a:	699b      	ldr	r3, [r3, #24]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	db04      	blt.n	800c41a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c410:	69fb      	ldr	r3, [r7, #28]
 800c412:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c416:	69bb      	ldr	r3, [r7, #24]
 800c418:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c41a:	69bb      	ldr	r3, [r7, #24]
 800c41c:	6959      	ldr	r1, [r3, #20]
 800c41e:	693a      	ldr	r2, [r7, #16]
 800c420:	4613      	mov	r3, r2
 800c422:	009b      	lsls	r3, r3, #2
 800c424:	4413      	add	r3, r2
 800c426:	009b      	lsls	r3, r3, #2
 800c428:	4a13      	ldr	r2, [pc, #76]	; (800c478 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c42a:	4413      	add	r3, r2
 800c42c:	4299      	cmp	r1, r3
 800c42e:	d11c      	bne.n	800c46a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c430:	69bb      	ldr	r3, [r7, #24]
 800c432:	3304      	adds	r3, #4
 800c434:	4618      	mov	r0, r3
 800c436:	f7fe f8ad 	bl	800a594 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c43a:	69bb      	ldr	r3, [r7, #24]
 800c43c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c43e:	4b0f      	ldr	r3, [pc, #60]	; (800c47c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	429a      	cmp	r2, r3
 800c444:	d903      	bls.n	800c44e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c446:	69bb      	ldr	r3, [r7, #24]
 800c448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c44a:	4a0c      	ldr	r2, [pc, #48]	; (800c47c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c44c:	6013      	str	r3, [r2, #0]
 800c44e:	69bb      	ldr	r3, [r7, #24]
 800c450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c452:	4613      	mov	r3, r2
 800c454:	009b      	lsls	r3, r3, #2
 800c456:	4413      	add	r3, r2
 800c458:	009b      	lsls	r3, r3, #2
 800c45a:	4a07      	ldr	r2, [pc, #28]	; (800c478 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c45c:	441a      	add	r2, r3
 800c45e:	69bb      	ldr	r3, [r7, #24]
 800c460:	3304      	adds	r3, #4
 800c462:	4619      	mov	r1, r3
 800c464:	4610      	mov	r0, r2
 800c466:	f7fe f838 	bl	800a4da <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c46a:	bf00      	nop
 800c46c:	3720      	adds	r7, #32
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}
 800c472:	bf00      	nop
 800c474:	20002cac 	.word	0x20002cac
 800c478:	20002cb0 	.word	0x20002cb0
 800c47c:	20003188 	.word	0x20003188

0800c480 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c480:	b480      	push	{r7}
 800c482:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c484:	4b07      	ldr	r3, [pc, #28]	; (800c4a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d004      	beq.n	800c496 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c48c:	4b05      	ldr	r3, [pc, #20]	; (800c4a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c492:	3201      	adds	r2, #1
 800c494:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c496:	4b03      	ldr	r3, [pc, #12]	; (800c4a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c498:	681b      	ldr	r3, [r3, #0]
	}
 800c49a:	4618      	mov	r0, r3
 800c49c:	46bd      	mov	sp, r7
 800c49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a2:	4770      	bx	lr
 800c4a4:	20002cac 	.word	0x20002cac

0800c4a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b084      	sub	sp, #16
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c4b2:	4b21      	ldr	r3, [pc, #132]	; (800c538 <prvAddCurrentTaskToDelayedList+0x90>)
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c4b8:	4b20      	ldr	r3, [pc, #128]	; (800c53c <prvAddCurrentTaskToDelayedList+0x94>)
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	3304      	adds	r3, #4
 800c4be:	4618      	mov	r0, r3
 800c4c0:	f7fe f868 	bl	800a594 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c4ca:	d10a      	bne.n	800c4e2 <prvAddCurrentTaskToDelayedList+0x3a>
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d007      	beq.n	800c4e2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4d2:	4b1a      	ldr	r3, [pc, #104]	; (800c53c <prvAddCurrentTaskToDelayedList+0x94>)
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	3304      	adds	r3, #4
 800c4d8:	4619      	mov	r1, r3
 800c4da:	4819      	ldr	r0, [pc, #100]	; (800c540 <prvAddCurrentTaskToDelayedList+0x98>)
 800c4dc:	f7fd fffd 	bl	800a4da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c4e0:	e026      	b.n	800c530 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c4e2:	68fa      	ldr	r2, [r7, #12]
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	4413      	add	r3, r2
 800c4e8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c4ea:	4b14      	ldr	r3, [pc, #80]	; (800c53c <prvAddCurrentTaskToDelayedList+0x94>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	68ba      	ldr	r2, [r7, #8]
 800c4f0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c4f2:	68ba      	ldr	r2, [r7, #8]
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	429a      	cmp	r2, r3
 800c4f8:	d209      	bcs.n	800c50e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4fa:	4b12      	ldr	r3, [pc, #72]	; (800c544 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c4fc:	681a      	ldr	r2, [r3, #0]
 800c4fe:	4b0f      	ldr	r3, [pc, #60]	; (800c53c <prvAddCurrentTaskToDelayedList+0x94>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	3304      	adds	r3, #4
 800c504:	4619      	mov	r1, r3
 800c506:	4610      	mov	r0, r2
 800c508:	f7fe f80b 	bl	800a522 <vListInsert>
}
 800c50c:	e010      	b.n	800c530 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c50e:	4b0e      	ldr	r3, [pc, #56]	; (800c548 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c510:	681a      	ldr	r2, [r3, #0]
 800c512:	4b0a      	ldr	r3, [pc, #40]	; (800c53c <prvAddCurrentTaskToDelayedList+0x94>)
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	3304      	adds	r3, #4
 800c518:	4619      	mov	r1, r3
 800c51a:	4610      	mov	r0, r2
 800c51c:	f7fe f801 	bl	800a522 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c520:	4b0a      	ldr	r3, [pc, #40]	; (800c54c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	68ba      	ldr	r2, [r7, #8]
 800c526:	429a      	cmp	r2, r3
 800c528:	d202      	bcs.n	800c530 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c52a:	4a08      	ldr	r2, [pc, #32]	; (800c54c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c52c:	68bb      	ldr	r3, [r7, #8]
 800c52e:	6013      	str	r3, [r2, #0]
}
 800c530:	bf00      	nop
 800c532:	3710      	adds	r7, #16
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}
 800c538:	20003184 	.word	0x20003184
 800c53c:	20002cac 	.word	0x20002cac
 800c540:	2000316c 	.word	0x2000316c
 800c544:	2000313c 	.word	0x2000313c
 800c548:	20003138 	.word	0x20003138
 800c54c:	200031a0 	.word	0x200031a0

0800c550 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b08a      	sub	sp, #40	; 0x28
 800c554:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c556:	2300      	movs	r3, #0
 800c558:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c55a:	f000 fb07 	bl	800cb6c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c55e:	4b1c      	ldr	r3, [pc, #112]	; (800c5d0 <xTimerCreateTimerTask+0x80>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d021      	beq.n	800c5aa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c566:	2300      	movs	r3, #0
 800c568:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c56a:	2300      	movs	r3, #0
 800c56c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c56e:	1d3a      	adds	r2, r7, #4
 800c570:	f107 0108 	add.w	r1, r7, #8
 800c574:	f107 030c 	add.w	r3, r7, #12
 800c578:	4618      	mov	r0, r3
 800c57a:	f7fd ff67 	bl	800a44c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c57e:	6879      	ldr	r1, [r7, #4]
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	68fa      	ldr	r2, [r7, #12]
 800c584:	9202      	str	r2, [sp, #8]
 800c586:	9301      	str	r3, [sp, #4]
 800c588:	2302      	movs	r3, #2
 800c58a:	9300      	str	r3, [sp, #0]
 800c58c:	2300      	movs	r3, #0
 800c58e:	460a      	mov	r2, r1
 800c590:	4910      	ldr	r1, [pc, #64]	; (800c5d4 <xTimerCreateTimerTask+0x84>)
 800c592:	4811      	ldr	r0, [pc, #68]	; (800c5d8 <xTimerCreateTimerTask+0x88>)
 800c594:	f7fe ff28 	bl	800b3e8 <xTaskCreateStatic>
 800c598:	4603      	mov	r3, r0
 800c59a:	4a10      	ldr	r2, [pc, #64]	; (800c5dc <xTimerCreateTimerTask+0x8c>)
 800c59c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c59e:	4b0f      	ldr	r3, [pc, #60]	; (800c5dc <xTimerCreateTimerTask+0x8c>)
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d001      	beq.n	800c5aa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d10a      	bne.n	800c5c6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5b4:	f383 8811 	msr	BASEPRI, r3
 800c5b8:	f3bf 8f6f 	isb	sy
 800c5bc:	f3bf 8f4f 	dsb	sy
 800c5c0:	613b      	str	r3, [r7, #16]
}
 800c5c2:	bf00      	nop
 800c5c4:	e7fe      	b.n	800c5c4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c5c6:	697b      	ldr	r3, [r7, #20]
}
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	3718      	adds	r7, #24
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	bd80      	pop	{r7, pc}
 800c5d0:	200031dc 	.word	0x200031dc
 800c5d4:	08010194 	.word	0x08010194
 800c5d8:	0800c715 	.word	0x0800c715
 800c5dc:	200031e0 	.word	0x200031e0

0800c5e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b08a      	sub	sp, #40	; 0x28
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	60f8      	str	r0, [r7, #12]
 800c5e8:	60b9      	str	r1, [r7, #8]
 800c5ea:	607a      	str	r2, [r7, #4]
 800c5ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d10a      	bne.n	800c60e <xTimerGenericCommand+0x2e>
	__asm volatile
 800c5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5fc:	f383 8811 	msr	BASEPRI, r3
 800c600:	f3bf 8f6f 	isb	sy
 800c604:	f3bf 8f4f 	dsb	sy
 800c608:	623b      	str	r3, [r7, #32]
}
 800c60a:	bf00      	nop
 800c60c:	e7fe      	b.n	800c60c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c60e:	4b1a      	ldr	r3, [pc, #104]	; (800c678 <xTimerGenericCommand+0x98>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d02a      	beq.n	800c66c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	2b05      	cmp	r3, #5
 800c626:	dc18      	bgt.n	800c65a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c628:	f7ff fdb4 	bl	800c194 <xTaskGetSchedulerState>
 800c62c:	4603      	mov	r3, r0
 800c62e:	2b02      	cmp	r3, #2
 800c630:	d109      	bne.n	800c646 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c632:	4b11      	ldr	r3, [pc, #68]	; (800c678 <xTimerGenericCommand+0x98>)
 800c634:	6818      	ldr	r0, [r3, #0]
 800c636:	f107 0110 	add.w	r1, r7, #16
 800c63a:	2300      	movs	r3, #0
 800c63c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c63e:	f7fe f9c7 	bl	800a9d0 <xQueueGenericSend>
 800c642:	6278      	str	r0, [r7, #36]	; 0x24
 800c644:	e012      	b.n	800c66c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c646:	4b0c      	ldr	r3, [pc, #48]	; (800c678 <xTimerGenericCommand+0x98>)
 800c648:	6818      	ldr	r0, [r3, #0]
 800c64a:	f107 0110 	add.w	r1, r7, #16
 800c64e:	2300      	movs	r3, #0
 800c650:	2200      	movs	r2, #0
 800c652:	f7fe f9bd 	bl	800a9d0 <xQueueGenericSend>
 800c656:	6278      	str	r0, [r7, #36]	; 0x24
 800c658:	e008      	b.n	800c66c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c65a:	4b07      	ldr	r3, [pc, #28]	; (800c678 <xTimerGenericCommand+0x98>)
 800c65c:	6818      	ldr	r0, [r3, #0]
 800c65e:	f107 0110 	add.w	r1, r7, #16
 800c662:	2300      	movs	r3, #0
 800c664:	683a      	ldr	r2, [r7, #0]
 800c666:	f7fe fab1 	bl	800abcc <xQueueGenericSendFromISR>
 800c66a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3728      	adds	r7, #40	; 0x28
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}
 800c676:	bf00      	nop
 800c678:	200031dc 	.word	0x200031dc

0800c67c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b088      	sub	sp, #32
 800c680:	af02      	add	r7, sp, #8
 800c682:	6078      	str	r0, [r7, #4]
 800c684:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c686:	4b22      	ldr	r3, [pc, #136]	; (800c710 <prvProcessExpiredTimer+0x94>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	68db      	ldr	r3, [r3, #12]
 800c68c:	68db      	ldr	r3, [r3, #12]
 800c68e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c690:	697b      	ldr	r3, [r7, #20]
 800c692:	3304      	adds	r3, #4
 800c694:	4618      	mov	r0, r3
 800c696:	f7fd ff7d 	bl	800a594 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6a0:	f003 0304 	and.w	r3, r3, #4
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d022      	beq.n	800c6ee <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	699a      	ldr	r2, [r3, #24]
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	18d1      	adds	r1, r2, r3
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	683a      	ldr	r2, [r7, #0]
 800c6b4:	6978      	ldr	r0, [r7, #20]
 800c6b6:	f000 f8d1 	bl	800c85c <prvInsertTimerInActiveList>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d01f      	beq.n	800c700 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	9300      	str	r3, [sp, #0]
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	687a      	ldr	r2, [r7, #4]
 800c6c8:	2100      	movs	r1, #0
 800c6ca:	6978      	ldr	r0, [r7, #20]
 800c6cc:	f7ff ff88 	bl	800c5e0 <xTimerGenericCommand>
 800c6d0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c6d2:	693b      	ldr	r3, [r7, #16]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d113      	bne.n	800c700 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6dc:	f383 8811 	msr	BASEPRI, r3
 800c6e0:	f3bf 8f6f 	isb	sy
 800c6e4:	f3bf 8f4f 	dsb	sy
 800c6e8:	60fb      	str	r3, [r7, #12]
}
 800c6ea:	bf00      	nop
 800c6ec:	e7fe      	b.n	800c6ec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6f4:	f023 0301 	bic.w	r3, r3, #1
 800c6f8:	b2da      	uxtb	r2, r3
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c700:	697b      	ldr	r3, [r7, #20]
 800c702:	6a1b      	ldr	r3, [r3, #32]
 800c704:	6978      	ldr	r0, [r7, #20]
 800c706:	4798      	blx	r3
}
 800c708:	bf00      	nop
 800c70a:	3718      	adds	r7, #24
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}
 800c710:	200031d4 	.word	0x200031d4

0800c714 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b084      	sub	sp, #16
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c71c:	f107 0308 	add.w	r3, r7, #8
 800c720:	4618      	mov	r0, r3
 800c722:	f000 f857 	bl	800c7d4 <prvGetNextExpireTime>
 800c726:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	4619      	mov	r1, r3
 800c72c:	68f8      	ldr	r0, [r7, #12]
 800c72e:	f000 f803 	bl	800c738 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c732:	f000 f8d5 	bl	800c8e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c736:	e7f1      	b.n	800c71c <prvTimerTask+0x8>

0800c738 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b084      	sub	sp, #16
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
 800c740:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c742:	f7ff f92b 	bl	800b99c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c746:	f107 0308 	add.w	r3, r7, #8
 800c74a:	4618      	mov	r0, r3
 800c74c:	f000 f866 	bl	800c81c <prvSampleTimeNow>
 800c750:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d130      	bne.n	800c7ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d10a      	bne.n	800c774 <prvProcessTimerOrBlockTask+0x3c>
 800c75e:	687a      	ldr	r2, [r7, #4]
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	429a      	cmp	r2, r3
 800c764:	d806      	bhi.n	800c774 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c766:	f7ff f927 	bl	800b9b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c76a:	68f9      	ldr	r1, [r7, #12]
 800c76c:	6878      	ldr	r0, [r7, #4]
 800c76e:	f7ff ff85 	bl	800c67c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c772:	e024      	b.n	800c7be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d008      	beq.n	800c78c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c77a:	4b13      	ldr	r3, [pc, #76]	; (800c7c8 <prvProcessTimerOrBlockTask+0x90>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d101      	bne.n	800c788 <prvProcessTimerOrBlockTask+0x50>
 800c784:	2301      	movs	r3, #1
 800c786:	e000      	b.n	800c78a <prvProcessTimerOrBlockTask+0x52>
 800c788:	2300      	movs	r3, #0
 800c78a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c78c:	4b0f      	ldr	r3, [pc, #60]	; (800c7cc <prvProcessTimerOrBlockTask+0x94>)
 800c78e:	6818      	ldr	r0, [r3, #0]
 800c790:	687a      	ldr	r2, [r7, #4]
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	1ad3      	subs	r3, r2, r3
 800c796:	683a      	ldr	r2, [r7, #0]
 800c798:	4619      	mov	r1, r3
 800c79a:	f7fe fdf1 	bl	800b380 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c79e:	f7ff f90b 	bl	800b9b8 <xTaskResumeAll>
 800c7a2:	4603      	mov	r3, r0
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d10a      	bne.n	800c7be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c7a8:	4b09      	ldr	r3, [pc, #36]	; (800c7d0 <prvProcessTimerOrBlockTask+0x98>)
 800c7aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7ae:	601a      	str	r2, [r3, #0]
 800c7b0:	f3bf 8f4f 	dsb	sy
 800c7b4:	f3bf 8f6f 	isb	sy
}
 800c7b8:	e001      	b.n	800c7be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c7ba:	f7ff f8fd 	bl	800b9b8 <xTaskResumeAll>
}
 800c7be:	bf00      	nop
 800c7c0:	3710      	adds	r7, #16
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	bd80      	pop	{r7, pc}
 800c7c6:	bf00      	nop
 800c7c8:	200031d8 	.word	0x200031d8
 800c7cc:	200031dc 	.word	0x200031dc
 800c7d0:	e000ed04 	.word	0xe000ed04

0800c7d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c7d4:	b480      	push	{r7}
 800c7d6:	b085      	sub	sp, #20
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c7dc:	4b0e      	ldr	r3, [pc, #56]	; (800c818 <prvGetNextExpireTime+0x44>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d101      	bne.n	800c7ea <prvGetNextExpireTime+0x16>
 800c7e6:	2201      	movs	r2, #1
 800c7e8:	e000      	b.n	800c7ec <prvGetNextExpireTime+0x18>
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d105      	bne.n	800c804 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c7f8:	4b07      	ldr	r3, [pc, #28]	; (800c818 <prvGetNextExpireTime+0x44>)
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	68db      	ldr	r3, [r3, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	60fb      	str	r3, [r7, #12]
 800c802:	e001      	b.n	800c808 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c804:	2300      	movs	r3, #0
 800c806:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c808:	68fb      	ldr	r3, [r7, #12]
}
 800c80a:	4618      	mov	r0, r3
 800c80c:	3714      	adds	r7, #20
 800c80e:	46bd      	mov	sp, r7
 800c810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c814:	4770      	bx	lr
 800c816:	bf00      	nop
 800c818:	200031d4 	.word	0x200031d4

0800c81c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b084      	sub	sp, #16
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c824:	f7ff f966 	bl	800baf4 <xTaskGetTickCount>
 800c828:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c82a:	4b0b      	ldr	r3, [pc, #44]	; (800c858 <prvSampleTimeNow+0x3c>)
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	68fa      	ldr	r2, [r7, #12]
 800c830:	429a      	cmp	r2, r3
 800c832:	d205      	bcs.n	800c840 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c834:	f000 f936 	bl	800caa4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2201      	movs	r2, #1
 800c83c:	601a      	str	r2, [r3, #0]
 800c83e:	e002      	b.n	800c846 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2200      	movs	r2, #0
 800c844:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c846:	4a04      	ldr	r2, [pc, #16]	; (800c858 <prvSampleTimeNow+0x3c>)
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c84c:	68fb      	ldr	r3, [r7, #12]
}
 800c84e:	4618      	mov	r0, r3
 800c850:	3710      	adds	r7, #16
 800c852:	46bd      	mov	sp, r7
 800c854:	bd80      	pop	{r7, pc}
 800c856:	bf00      	nop
 800c858:	200031e4 	.word	0x200031e4

0800c85c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b086      	sub	sp, #24
 800c860:	af00      	add	r7, sp, #0
 800c862:	60f8      	str	r0, [r7, #12]
 800c864:	60b9      	str	r1, [r7, #8]
 800c866:	607a      	str	r2, [r7, #4]
 800c868:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c86a:	2300      	movs	r3, #0
 800c86c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	68ba      	ldr	r2, [r7, #8]
 800c872:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	68fa      	ldr	r2, [r7, #12]
 800c878:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c87a:	68ba      	ldr	r2, [r7, #8]
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	429a      	cmp	r2, r3
 800c880:	d812      	bhi.n	800c8a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c882:	687a      	ldr	r2, [r7, #4]
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	1ad2      	subs	r2, r2, r3
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	699b      	ldr	r3, [r3, #24]
 800c88c:	429a      	cmp	r2, r3
 800c88e:	d302      	bcc.n	800c896 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c890:	2301      	movs	r3, #1
 800c892:	617b      	str	r3, [r7, #20]
 800c894:	e01b      	b.n	800c8ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c896:	4b10      	ldr	r3, [pc, #64]	; (800c8d8 <prvInsertTimerInActiveList+0x7c>)
 800c898:	681a      	ldr	r2, [r3, #0]
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	3304      	adds	r3, #4
 800c89e:	4619      	mov	r1, r3
 800c8a0:	4610      	mov	r0, r2
 800c8a2:	f7fd fe3e 	bl	800a522 <vListInsert>
 800c8a6:	e012      	b.n	800c8ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c8a8:	687a      	ldr	r2, [r7, #4]
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	429a      	cmp	r2, r3
 800c8ae:	d206      	bcs.n	800c8be <prvInsertTimerInActiveList+0x62>
 800c8b0:	68ba      	ldr	r2, [r7, #8]
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d302      	bcc.n	800c8be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	617b      	str	r3, [r7, #20]
 800c8bc:	e007      	b.n	800c8ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c8be:	4b07      	ldr	r3, [pc, #28]	; (800c8dc <prvInsertTimerInActiveList+0x80>)
 800c8c0:	681a      	ldr	r2, [r3, #0]
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	3304      	adds	r3, #4
 800c8c6:	4619      	mov	r1, r3
 800c8c8:	4610      	mov	r0, r2
 800c8ca:	f7fd fe2a 	bl	800a522 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c8ce:	697b      	ldr	r3, [r7, #20]
}
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	3718      	adds	r7, #24
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	bd80      	pop	{r7, pc}
 800c8d8:	200031d8 	.word	0x200031d8
 800c8dc:	200031d4 	.word	0x200031d4

0800c8e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b08e      	sub	sp, #56	; 0x38
 800c8e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c8e6:	e0ca      	b.n	800ca7e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	da18      	bge.n	800c920 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c8ee:	1d3b      	adds	r3, r7, #4
 800c8f0:	3304      	adds	r3, #4
 800c8f2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c8f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d10a      	bne.n	800c910 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8fe:	f383 8811 	msr	BASEPRI, r3
 800c902:	f3bf 8f6f 	isb	sy
 800c906:	f3bf 8f4f 	dsb	sy
 800c90a:	61fb      	str	r3, [r7, #28]
}
 800c90c:	bf00      	nop
 800c90e:	e7fe      	b.n	800c90e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c916:	6850      	ldr	r0, [r2, #4]
 800c918:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c91a:	6892      	ldr	r2, [r2, #8]
 800c91c:	4611      	mov	r1, r2
 800c91e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2b00      	cmp	r3, #0
 800c924:	f2c0 80aa 	blt.w	800ca7c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c92e:	695b      	ldr	r3, [r3, #20]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d004      	beq.n	800c93e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c936:	3304      	adds	r3, #4
 800c938:	4618      	mov	r0, r3
 800c93a:	f7fd fe2b 	bl	800a594 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c93e:	463b      	mov	r3, r7
 800c940:	4618      	mov	r0, r3
 800c942:	f7ff ff6b 	bl	800c81c <prvSampleTimeNow>
 800c946:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	2b09      	cmp	r3, #9
 800c94c:	f200 8097 	bhi.w	800ca7e <prvProcessReceivedCommands+0x19e>
 800c950:	a201      	add	r2, pc, #4	; (adr r2, 800c958 <prvProcessReceivedCommands+0x78>)
 800c952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c956:	bf00      	nop
 800c958:	0800c981 	.word	0x0800c981
 800c95c:	0800c981 	.word	0x0800c981
 800c960:	0800c981 	.word	0x0800c981
 800c964:	0800c9f5 	.word	0x0800c9f5
 800c968:	0800ca09 	.word	0x0800ca09
 800c96c:	0800ca53 	.word	0x0800ca53
 800c970:	0800c981 	.word	0x0800c981
 800c974:	0800c981 	.word	0x0800c981
 800c978:	0800c9f5 	.word	0x0800c9f5
 800c97c:	0800ca09 	.word	0x0800ca09
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c982:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c986:	f043 0301 	orr.w	r3, r3, #1
 800c98a:	b2da      	uxtb	r2, r3
 800c98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c98e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c992:	68ba      	ldr	r2, [r7, #8]
 800c994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c996:	699b      	ldr	r3, [r3, #24]
 800c998:	18d1      	adds	r1, r2, r3
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c99e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9a0:	f7ff ff5c 	bl	800c85c <prvInsertTimerInActiveList>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d069      	beq.n	800ca7e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c9aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ac:	6a1b      	ldr	r3, [r3, #32]
 800c9ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c9b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9b8:	f003 0304 	and.w	r3, r3, #4
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d05e      	beq.n	800ca7e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c9c0:	68ba      	ldr	r2, [r7, #8]
 800c9c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c4:	699b      	ldr	r3, [r3, #24]
 800c9c6:	441a      	add	r2, r3
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	9300      	str	r3, [sp, #0]
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	2100      	movs	r1, #0
 800c9d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9d2:	f7ff fe05 	bl	800c5e0 <xTimerGenericCommand>
 800c9d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c9d8:	6a3b      	ldr	r3, [r7, #32]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d14f      	bne.n	800ca7e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e2:	f383 8811 	msr	BASEPRI, r3
 800c9e6:	f3bf 8f6f 	isb	sy
 800c9ea:	f3bf 8f4f 	dsb	sy
 800c9ee:	61bb      	str	r3, [r7, #24]
}
 800c9f0:	bf00      	nop
 800c9f2:	e7fe      	b.n	800c9f2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9fa:	f023 0301 	bic.w	r3, r3, #1
 800c9fe:	b2da      	uxtb	r2, r3
 800ca00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ca06:	e03a      	b.n	800ca7e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca0e:	f043 0301 	orr.w	r3, r3, #1
 800ca12:	b2da      	uxtb	r2, r3
 800ca14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ca1a:	68ba      	ldr	r2, [r7, #8]
 800ca1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca1e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ca20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca22:	699b      	ldr	r3, [r3, #24]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d10a      	bne.n	800ca3e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ca28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca2c:	f383 8811 	msr	BASEPRI, r3
 800ca30:	f3bf 8f6f 	isb	sy
 800ca34:	f3bf 8f4f 	dsb	sy
 800ca38:	617b      	str	r3, [r7, #20]
}
 800ca3a:	bf00      	nop
 800ca3c:	e7fe      	b.n	800ca3c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ca3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca40:	699a      	ldr	r2, [r3, #24]
 800ca42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca44:	18d1      	adds	r1, r2, r3
 800ca46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca4c:	f7ff ff06 	bl	800c85c <prvInsertTimerInActiveList>
					break;
 800ca50:	e015      	b.n	800ca7e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ca52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca58:	f003 0302 	and.w	r3, r3, #2
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d103      	bne.n	800ca68 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ca60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca62:	f000 fbdd 	bl	800d220 <vPortFree>
 800ca66:	e00a      	b.n	800ca7e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca6e:	f023 0301 	bic.w	r3, r3, #1
 800ca72:	b2da      	uxtb	r2, r3
 800ca74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ca7a:	e000      	b.n	800ca7e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ca7c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca7e:	4b08      	ldr	r3, [pc, #32]	; (800caa0 <prvProcessReceivedCommands+0x1c0>)
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	1d39      	adds	r1, r7, #4
 800ca84:	2200      	movs	r2, #0
 800ca86:	4618      	mov	r0, r3
 800ca88:	f7fe f93c 	bl	800ad04 <xQueueReceive>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	f47f af2a 	bne.w	800c8e8 <prvProcessReceivedCommands+0x8>
	}
}
 800ca94:	bf00      	nop
 800ca96:	bf00      	nop
 800ca98:	3730      	adds	r7, #48	; 0x30
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	bd80      	pop	{r7, pc}
 800ca9e:	bf00      	nop
 800caa0:	200031dc 	.word	0x200031dc

0800caa4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800caa4:	b580      	push	{r7, lr}
 800caa6:	b088      	sub	sp, #32
 800caa8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800caaa:	e048      	b.n	800cb3e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800caac:	4b2d      	ldr	r3, [pc, #180]	; (800cb64 <prvSwitchTimerLists+0xc0>)
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	68db      	ldr	r3, [r3, #12]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cab6:	4b2b      	ldr	r3, [pc, #172]	; (800cb64 <prvSwitchTimerLists+0xc0>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	68db      	ldr	r3, [r3, #12]
 800cabc:	68db      	ldr	r3, [r3, #12]
 800cabe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	3304      	adds	r3, #4
 800cac4:	4618      	mov	r0, r3
 800cac6:	f7fd fd65 	bl	800a594 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	6a1b      	ldr	r3, [r3, #32]
 800cace:	68f8      	ldr	r0, [r7, #12]
 800cad0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cad8:	f003 0304 	and.w	r3, r3, #4
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d02e      	beq.n	800cb3e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	699b      	ldr	r3, [r3, #24]
 800cae4:	693a      	ldr	r2, [r7, #16]
 800cae6:	4413      	add	r3, r2
 800cae8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800caea:	68ba      	ldr	r2, [r7, #8]
 800caec:	693b      	ldr	r3, [r7, #16]
 800caee:	429a      	cmp	r2, r3
 800caf0:	d90e      	bls.n	800cb10 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	68ba      	ldr	r2, [r7, #8]
 800caf6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	68fa      	ldr	r2, [r7, #12]
 800cafc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cafe:	4b19      	ldr	r3, [pc, #100]	; (800cb64 <prvSwitchTimerLists+0xc0>)
 800cb00:	681a      	ldr	r2, [r3, #0]
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	3304      	adds	r3, #4
 800cb06:	4619      	mov	r1, r3
 800cb08:	4610      	mov	r0, r2
 800cb0a:	f7fd fd0a 	bl	800a522 <vListInsert>
 800cb0e:	e016      	b.n	800cb3e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb10:	2300      	movs	r3, #0
 800cb12:	9300      	str	r3, [sp, #0]
 800cb14:	2300      	movs	r3, #0
 800cb16:	693a      	ldr	r2, [r7, #16]
 800cb18:	2100      	movs	r1, #0
 800cb1a:	68f8      	ldr	r0, [r7, #12]
 800cb1c:	f7ff fd60 	bl	800c5e0 <xTimerGenericCommand>
 800cb20:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d10a      	bne.n	800cb3e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800cb28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb2c:	f383 8811 	msr	BASEPRI, r3
 800cb30:	f3bf 8f6f 	isb	sy
 800cb34:	f3bf 8f4f 	dsb	sy
 800cb38:	603b      	str	r3, [r7, #0]
}
 800cb3a:	bf00      	nop
 800cb3c:	e7fe      	b.n	800cb3c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb3e:	4b09      	ldr	r3, [pc, #36]	; (800cb64 <prvSwitchTimerLists+0xc0>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d1b1      	bne.n	800caac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cb48:	4b06      	ldr	r3, [pc, #24]	; (800cb64 <prvSwitchTimerLists+0xc0>)
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cb4e:	4b06      	ldr	r3, [pc, #24]	; (800cb68 <prvSwitchTimerLists+0xc4>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	4a04      	ldr	r2, [pc, #16]	; (800cb64 <prvSwitchTimerLists+0xc0>)
 800cb54:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cb56:	4a04      	ldr	r2, [pc, #16]	; (800cb68 <prvSwitchTimerLists+0xc4>)
 800cb58:	697b      	ldr	r3, [r7, #20]
 800cb5a:	6013      	str	r3, [r2, #0]
}
 800cb5c:	bf00      	nop
 800cb5e:	3718      	adds	r7, #24
 800cb60:	46bd      	mov	sp, r7
 800cb62:	bd80      	pop	{r7, pc}
 800cb64:	200031d4 	.word	0x200031d4
 800cb68:	200031d8 	.word	0x200031d8

0800cb6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b082      	sub	sp, #8
 800cb70:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cb72:	f000 f967 	bl	800ce44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cb76:	4b15      	ldr	r3, [pc, #84]	; (800cbcc <prvCheckForValidListAndQueue+0x60>)
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d120      	bne.n	800cbc0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cb7e:	4814      	ldr	r0, [pc, #80]	; (800cbd0 <prvCheckForValidListAndQueue+0x64>)
 800cb80:	f7fd fc7e 	bl	800a480 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cb84:	4813      	ldr	r0, [pc, #76]	; (800cbd4 <prvCheckForValidListAndQueue+0x68>)
 800cb86:	f7fd fc7b 	bl	800a480 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cb8a:	4b13      	ldr	r3, [pc, #76]	; (800cbd8 <prvCheckForValidListAndQueue+0x6c>)
 800cb8c:	4a10      	ldr	r2, [pc, #64]	; (800cbd0 <prvCheckForValidListAndQueue+0x64>)
 800cb8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cb90:	4b12      	ldr	r3, [pc, #72]	; (800cbdc <prvCheckForValidListAndQueue+0x70>)
 800cb92:	4a10      	ldr	r2, [pc, #64]	; (800cbd4 <prvCheckForValidListAndQueue+0x68>)
 800cb94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cb96:	2300      	movs	r3, #0
 800cb98:	9300      	str	r3, [sp, #0]
 800cb9a:	4b11      	ldr	r3, [pc, #68]	; (800cbe0 <prvCheckForValidListAndQueue+0x74>)
 800cb9c:	4a11      	ldr	r2, [pc, #68]	; (800cbe4 <prvCheckForValidListAndQueue+0x78>)
 800cb9e:	2110      	movs	r1, #16
 800cba0:	200a      	movs	r0, #10
 800cba2:	f7fd fd89 	bl	800a6b8 <xQueueGenericCreateStatic>
 800cba6:	4603      	mov	r3, r0
 800cba8:	4a08      	ldr	r2, [pc, #32]	; (800cbcc <prvCheckForValidListAndQueue+0x60>)
 800cbaa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cbac:	4b07      	ldr	r3, [pc, #28]	; (800cbcc <prvCheckForValidListAndQueue+0x60>)
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d005      	beq.n	800cbc0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cbb4:	4b05      	ldr	r3, [pc, #20]	; (800cbcc <prvCheckForValidListAndQueue+0x60>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	490b      	ldr	r1, [pc, #44]	; (800cbe8 <prvCheckForValidListAndQueue+0x7c>)
 800cbba:	4618      	mov	r0, r3
 800cbbc:	f7fe fbb6 	bl	800b32c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cbc0:	f000 f970 	bl	800cea4 <vPortExitCritical>
}
 800cbc4:	bf00      	nop
 800cbc6:	46bd      	mov	sp, r7
 800cbc8:	bd80      	pop	{r7, pc}
 800cbca:	bf00      	nop
 800cbcc:	200031dc 	.word	0x200031dc
 800cbd0:	200031ac 	.word	0x200031ac
 800cbd4:	200031c0 	.word	0x200031c0
 800cbd8:	200031d4 	.word	0x200031d4
 800cbdc:	200031d8 	.word	0x200031d8
 800cbe0:	20003288 	.word	0x20003288
 800cbe4:	200031e8 	.word	0x200031e8
 800cbe8:	0801019c 	.word	0x0801019c

0800cbec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cbec:	b480      	push	{r7}
 800cbee:	b085      	sub	sp, #20
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	60f8      	str	r0, [r7, #12]
 800cbf4:	60b9      	str	r1, [r7, #8]
 800cbf6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	3b04      	subs	r3, #4
 800cbfc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cc04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	3b04      	subs	r3, #4
 800cc0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	f023 0201 	bic.w	r2, r3, #1
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	3b04      	subs	r3, #4
 800cc1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cc1c:	4a0c      	ldr	r2, [pc, #48]	; (800cc50 <pxPortInitialiseStack+0x64>)
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	3b14      	subs	r3, #20
 800cc26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cc28:	687a      	ldr	r2, [r7, #4]
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	3b04      	subs	r3, #4
 800cc32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	f06f 0202 	mvn.w	r2, #2
 800cc3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	3b20      	subs	r3, #32
 800cc40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cc42:	68fb      	ldr	r3, [r7, #12]
}
 800cc44:	4618      	mov	r0, r3
 800cc46:	3714      	adds	r7, #20
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4e:	4770      	bx	lr
 800cc50:	0800cc55 	.word	0x0800cc55

0800cc54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cc54:	b480      	push	{r7}
 800cc56:	b085      	sub	sp, #20
 800cc58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cc5e:	4b12      	ldr	r3, [pc, #72]	; (800cca8 <prvTaskExitError+0x54>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc66:	d00a      	beq.n	800cc7e <prvTaskExitError+0x2a>
	__asm volatile
 800cc68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc6c:	f383 8811 	msr	BASEPRI, r3
 800cc70:	f3bf 8f6f 	isb	sy
 800cc74:	f3bf 8f4f 	dsb	sy
 800cc78:	60fb      	str	r3, [r7, #12]
}
 800cc7a:	bf00      	nop
 800cc7c:	e7fe      	b.n	800cc7c <prvTaskExitError+0x28>
	__asm volatile
 800cc7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc82:	f383 8811 	msr	BASEPRI, r3
 800cc86:	f3bf 8f6f 	isb	sy
 800cc8a:	f3bf 8f4f 	dsb	sy
 800cc8e:	60bb      	str	r3, [r7, #8]
}
 800cc90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cc92:	bf00      	nop
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d0fc      	beq.n	800cc94 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cc9a:	bf00      	nop
 800cc9c:	bf00      	nop
 800cc9e:	3714      	adds	r7, #20
 800cca0:	46bd      	mov	sp, r7
 800cca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca6:	4770      	bx	lr
 800cca8:	20000010 	.word	0x20000010
 800ccac:	00000000 	.word	0x00000000

0800ccb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ccb0:	4b07      	ldr	r3, [pc, #28]	; (800ccd0 <pxCurrentTCBConst2>)
 800ccb2:	6819      	ldr	r1, [r3, #0]
 800ccb4:	6808      	ldr	r0, [r1, #0]
 800ccb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccba:	f380 8809 	msr	PSP, r0
 800ccbe:	f3bf 8f6f 	isb	sy
 800ccc2:	f04f 0000 	mov.w	r0, #0
 800ccc6:	f380 8811 	msr	BASEPRI, r0
 800ccca:	4770      	bx	lr
 800cccc:	f3af 8000 	nop.w

0800ccd0 <pxCurrentTCBConst2>:
 800ccd0:	20002cac 	.word	0x20002cac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ccd4:	bf00      	nop
 800ccd6:	bf00      	nop

0800ccd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ccd8:	4808      	ldr	r0, [pc, #32]	; (800ccfc <prvPortStartFirstTask+0x24>)
 800ccda:	6800      	ldr	r0, [r0, #0]
 800ccdc:	6800      	ldr	r0, [r0, #0]
 800ccde:	f380 8808 	msr	MSP, r0
 800cce2:	f04f 0000 	mov.w	r0, #0
 800cce6:	f380 8814 	msr	CONTROL, r0
 800ccea:	b662      	cpsie	i
 800ccec:	b661      	cpsie	f
 800ccee:	f3bf 8f4f 	dsb	sy
 800ccf2:	f3bf 8f6f 	isb	sy
 800ccf6:	df00      	svc	0
 800ccf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ccfa:	bf00      	nop
 800ccfc:	e000ed08 	.word	0xe000ed08

0800cd00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b086      	sub	sp, #24
 800cd04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cd06:	4b46      	ldr	r3, [pc, #280]	; (800ce20 <xPortStartScheduler+0x120>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	4a46      	ldr	r2, [pc, #280]	; (800ce24 <xPortStartScheduler+0x124>)
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	d10a      	bne.n	800cd26 <xPortStartScheduler+0x26>
	__asm volatile
 800cd10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd14:	f383 8811 	msr	BASEPRI, r3
 800cd18:	f3bf 8f6f 	isb	sy
 800cd1c:	f3bf 8f4f 	dsb	sy
 800cd20:	613b      	str	r3, [r7, #16]
}
 800cd22:	bf00      	nop
 800cd24:	e7fe      	b.n	800cd24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cd26:	4b3e      	ldr	r3, [pc, #248]	; (800ce20 <xPortStartScheduler+0x120>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	4a3f      	ldr	r2, [pc, #252]	; (800ce28 <xPortStartScheduler+0x128>)
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	d10a      	bne.n	800cd46 <xPortStartScheduler+0x46>
	__asm volatile
 800cd30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd34:	f383 8811 	msr	BASEPRI, r3
 800cd38:	f3bf 8f6f 	isb	sy
 800cd3c:	f3bf 8f4f 	dsb	sy
 800cd40:	60fb      	str	r3, [r7, #12]
}
 800cd42:	bf00      	nop
 800cd44:	e7fe      	b.n	800cd44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cd46:	4b39      	ldr	r3, [pc, #228]	; (800ce2c <xPortStartScheduler+0x12c>)
 800cd48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cd4a:	697b      	ldr	r3, [r7, #20]
 800cd4c:	781b      	ldrb	r3, [r3, #0]
 800cd4e:	b2db      	uxtb	r3, r3
 800cd50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd52:	697b      	ldr	r3, [r7, #20]
 800cd54:	22ff      	movs	r2, #255	; 0xff
 800cd56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cd58:	697b      	ldr	r3, [r7, #20]
 800cd5a:	781b      	ldrb	r3, [r3, #0]
 800cd5c:	b2db      	uxtb	r3, r3
 800cd5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cd60:	78fb      	ldrb	r3, [r7, #3]
 800cd62:	b2db      	uxtb	r3, r3
 800cd64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cd68:	b2da      	uxtb	r2, r3
 800cd6a:	4b31      	ldr	r3, [pc, #196]	; (800ce30 <xPortStartScheduler+0x130>)
 800cd6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cd6e:	4b31      	ldr	r3, [pc, #196]	; (800ce34 <xPortStartScheduler+0x134>)
 800cd70:	2207      	movs	r2, #7
 800cd72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd74:	e009      	b.n	800cd8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cd76:	4b2f      	ldr	r3, [pc, #188]	; (800ce34 <xPortStartScheduler+0x134>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	3b01      	subs	r3, #1
 800cd7c:	4a2d      	ldr	r2, [pc, #180]	; (800ce34 <xPortStartScheduler+0x134>)
 800cd7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cd80:	78fb      	ldrb	r3, [r7, #3]
 800cd82:	b2db      	uxtb	r3, r3
 800cd84:	005b      	lsls	r3, r3, #1
 800cd86:	b2db      	uxtb	r3, r3
 800cd88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd8a:	78fb      	ldrb	r3, [r7, #3]
 800cd8c:	b2db      	uxtb	r3, r3
 800cd8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd92:	2b80      	cmp	r3, #128	; 0x80
 800cd94:	d0ef      	beq.n	800cd76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cd96:	4b27      	ldr	r3, [pc, #156]	; (800ce34 <xPortStartScheduler+0x134>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	f1c3 0307 	rsb	r3, r3, #7
 800cd9e:	2b04      	cmp	r3, #4
 800cda0:	d00a      	beq.n	800cdb8 <xPortStartScheduler+0xb8>
	__asm volatile
 800cda2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda6:	f383 8811 	msr	BASEPRI, r3
 800cdaa:	f3bf 8f6f 	isb	sy
 800cdae:	f3bf 8f4f 	dsb	sy
 800cdb2:	60bb      	str	r3, [r7, #8]
}
 800cdb4:	bf00      	nop
 800cdb6:	e7fe      	b.n	800cdb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cdb8:	4b1e      	ldr	r3, [pc, #120]	; (800ce34 <xPortStartScheduler+0x134>)
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	021b      	lsls	r3, r3, #8
 800cdbe:	4a1d      	ldr	r2, [pc, #116]	; (800ce34 <xPortStartScheduler+0x134>)
 800cdc0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cdc2:	4b1c      	ldr	r3, [pc, #112]	; (800ce34 <xPortStartScheduler+0x134>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cdca:	4a1a      	ldr	r2, [pc, #104]	; (800ce34 <xPortStartScheduler+0x134>)
 800cdcc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	b2da      	uxtb	r2, r3
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cdd6:	4b18      	ldr	r3, [pc, #96]	; (800ce38 <xPortStartScheduler+0x138>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	4a17      	ldr	r2, [pc, #92]	; (800ce38 <xPortStartScheduler+0x138>)
 800cddc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cde0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cde2:	4b15      	ldr	r3, [pc, #84]	; (800ce38 <xPortStartScheduler+0x138>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	4a14      	ldr	r2, [pc, #80]	; (800ce38 <xPortStartScheduler+0x138>)
 800cde8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cdec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cdee:	f000 f8dd 	bl	800cfac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cdf2:	4b12      	ldr	r3, [pc, #72]	; (800ce3c <xPortStartScheduler+0x13c>)
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cdf8:	f000 f8fc 	bl	800cff4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cdfc:	4b10      	ldr	r3, [pc, #64]	; (800ce40 <xPortStartScheduler+0x140>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4a0f      	ldr	r2, [pc, #60]	; (800ce40 <xPortStartScheduler+0x140>)
 800ce02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ce06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ce08:	f7ff ff66 	bl	800ccd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ce0c:	f7fe ff3c 	bl	800bc88 <vTaskSwitchContext>
	prvTaskExitError();
 800ce10:	f7ff ff20 	bl	800cc54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ce14:	2300      	movs	r3, #0
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	3718      	adds	r7, #24
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bd80      	pop	{r7, pc}
 800ce1e:	bf00      	nop
 800ce20:	e000ed00 	.word	0xe000ed00
 800ce24:	410fc271 	.word	0x410fc271
 800ce28:	410fc270 	.word	0x410fc270
 800ce2c:	e000e400 	.word	0xe000e400
 800ce30:	200032d8 	.word	0x200032d8
 800ce34:	200032dc 	.word	0x200032dc
 800ce38:	e000ed20 	.word	0xe000ed20
 800ce3c:	20000010 	.word	0x20000010
 800ce40:	e000ef34 	.word	0xe000ef34

0800ce44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ce44:	b480      	push	{r7}
 800ce46:	b083      	sub	sp, #12
 800ce48:	af00      	add	r7, sp, #0
	__asm volatile
 800ce4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce4e:	f383 8811 	msr	BASEPRI, r3
 800ce52:	f3bf 8f6f 	isb	sy
 800ce56:	f3bf 8f4f 	dsb	sy
 800ce5a:	607b      	str	r3, [r7, #4]
}
 800ce5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce5e:	4b0f      	ldr	r3, [pc, #60]	; (800ce9c <vPortEnterCritical+0x58>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	3301      	adds	r3, #1
 800ce64:	4a0d      	ldr	r2, [pc, #52]	; (800ce9c <vPortEnterCritical+0x58>)
 800ce66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce68:	4b0c      	ldr	r3, [pc, #48]	; (800ce9c <vPortEnterCritical+0x58>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	2b01      	cmp	r3, #1
 800ce6e:	d10f      	bne.n	800ce90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ce70:	4b0b      	ldr	r3, [pc, #44]	; (800cea0 <vPortEnterCritical+0x5c>)
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	b2db      	uxtb	r3, r3
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d00a      	beq.n	800ce90 <vPortEnterCritical+0x4c>
	__asm volatile
 800ce7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce7e:	f383 8811 	msr	BASEPRI, r3
 800ce82:	f3bf 8f6f 	isb	sy
 800ce86:	f3bf 8f4f 	dsb	sy
 800ce8a:	603b      	str	r3, [r7, #0]
}
 800ce8c:	bf00      	nop
 800ce8e:	e7fe      	b.n	800ce8e <vPortEnterCritical+0x4a>
	}
}
 800ce90:	bf00      	nop
 800ce92:	370c      	adds	r7, #12
 800ce94:	46bd      	mov	sp, r7
 800ce96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9a:	4770      	bx	lr
 800ce9c:	20000010 	.word	0x20000010
 800cea0:	e000ed04 	.word	0xe000ed04

0800cea4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cea4:	b480      	push	{r7}
 800cea6:	b083      	sub	sp, #12
 800cea8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ceaa:	4b12      	ldr	r3, [pc, #72]	; (800cef4 <vPortExitCritical+0x50>)
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d10a      	bne.n	800cec8 <vPortExitCritical+0x24>
	__asm volatile
 800ceb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceb6:	f383 8811 	msr	BASEPRI, r3
 800ceba:	f3bf 8f6f 	isb	sy
 800cebe:	f3bf 8f4f 	dsb	sy
 800cec2:	607b      	str	r3, [r7, #4]
}
 800cec4:	bf00      	nop
 800cec6:	e7fe      	b.n	800cec6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cec8:	4b0a      	ldr	r3, [pc, #40]	; (800cef4 <vPortExitCritical+0x50>)
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	3b01      	subs	r3, #1
 800cece:	4a09      	ldr	r2, [pc, #36]	; (800cef4 <vPortExitCritical+0x50>)
 800ced0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ced2:	4b08      	ldr	r3, [pc, #32]	; (800cef4 <vPortExitCritical+0x50>)
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d105      	bne.n	800cee6 <vPortExitCritical+0x42>
 800ceda:	2300      	movs	r3, #0
 800cedc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	f383 8811 	msr	BASEPRI, r3
}
 800cee4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cee6:	bf00      	nop
 800cee8:	370c      	adds	r7, #12
 800ceea:	46bd      	mov	sp, r7
 800ceec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef0:	4770      	bx	lr
 800cef2:	bf00      	nop
 800cef4:	20000010 	.word	0x20000010
	...

0800cf00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cf00:	f3ef 8009 	mrs	r0, PSP
 800cf04:	f3bf 8f6f 	isb	sy
 800cf08:	4b15      	ldr	r3, [pc, #84]	; (800cf60 <pxCurrentTCBConst>)
 800cf0a:	681a      	ldr	r2, [r3, #0]
 800cf0c:	f01e 0f10 	tst.w	lr, #16
 800cf10:	bf08      	it	eq
 800cf12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cf16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf1a:	6010      	str	r0, [r2, #0]
 800cf1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cf20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cf24:	f380 8811 	msr	BASEPRI, r0
 800cf28:	f3bf 8f4f 	dsb	sy
 800cf2c:	f3bf 8f6f 	isb	sy
 800cf30:	f7fe feaa 	bl	800bc88 <vTaskSwitchContext>
 800cf34:	f04f 0000 	mov.w	r0, #0
 800cf38:	f380 8811 	msr	BASEPRI, r0
 800cf3c:	bc09      	pop	{r0, r3}
 800cf3e:	6819      	ldr	r1, [r3, #0]
 800cf40:	6808      	ldr	r0, [r1, #0]
 800cf42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf46:	f01e 0f10 	tst.w	lr, #16
 800cf4a:	bf08      	it	eq
 800cf4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cf50:	f380 8809 	msr	PSP, r0
 800cf54:	f3bf 8f6f 	isb	sy
 800cf58:	4770      	bx	lr
 800cf5a:	bf00      	nop
 800cf5c:	f3af 8000 	nop.w

0800cf60 <pxCurrentTCBConst>:
 800cf60:	20002cac 	.word	0x20002cac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf64:	bf00      	nop
 800cf66:	bf00      	nop

0800cf68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b082      	sub	sp, #8
 800cf6c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf72:	f383 8811 	msr	BASEPRI, r3
 800cf76:	f3bf 8f6f 	isb	sy
 800cf7a:	f3bf 8f4f 	dsb	sy
 800cf7e:	607b      	str	r3, [r7, #4]
}
 800cf80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cf82:	f7fe fdc7 	bl	800bb14 <xTaskIncrementTick>
 800cf86:	4603      	mov	r3, r0
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d003      	beq.n	800cf94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cf8c:	4b06      	ldr	r3, [pc, #24]	; (800cfa8 <xPortSysTickHandler+0x40>)
 800cf8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf92:	601a      	str	r2, [r3, #0]
 800cf94:	2300      	movs	r3, #0
 800cf96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	f383 8811 	msr	BASEPRI, r3
}
 800cf9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cfa0:	bf00      	nop
 800cfa2:	3708      	adds	r7, #8
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}
 800cfa8:	e000ed04 	.word	0xe000ed04

0800cfac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cfac:	b480      	push	{r7}
 800cfae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cfb0:	4b0b      	ldr	r3, [pc, #44]	; (800cfe0 <vPortSetupTimerInterrupt+0x34>)
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cfb6:	4b0b      	ldr	r3, [pc, #44]	; (800cfe4 <vPortSetupTimerInterrupt+0x38>)
 800cfb8:	2200      	movs	r2, #0
 800cfba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cfbc:	4b0a      	ldr	r3, [pc, #40]	; (800cfe8 <vPortSetupTimerInterrupt+0x3c>)
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	4a0a      	ldr	r2, [pc, #40]	; (800cfec <vPortSetupTimerInterrupt+0x40>)
 800cfc2:	fba2 2303 	umull	r2, r3, r2, r3
 800cfc6:	099b      	lsrs	r3, r3, #6
 800cfc8:	4a09      	ldr	r2, [pc, #36]	; (800cff0 <vPortSetupTimerInterrupt+0x44>)
 800cfca:	3b01      	subs	r3, #1
 800cfcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cfce:	4b04      	ldr	r3, [pc, #16]	; (800cfe0 <vPortSetupTimerInterrupt+0x34>)
 800cfd0:	2207      	movs	r2, #7
 800cfd2:	601a      	str	r2, [r3, #0]
}
 800cfd4:	bf00      	nop
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr
 800cfde:	bf00      	nop
 800cfe0:	e000e010 	.word	0xe000e010
 800cfe4:	e000e018 	.word	0xe000e018
 800cfe8:	20000004 	.word	0x20000004
 800cfec:	10624dd3 	.word	0x10624dd3
 800cff0:	e000e014 	.word	0xe000e014

0800cff4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cff4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d004 <vPortEnableVFP+0x10>
 800cff8:	6801      	ldr	r1, [r0, #0]
 800cffa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cffe:	6001      	str	r1, [r0, #0]
 800d000:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d002:	bf00      	nop
 800d004:	e000ed88 	.word	0xe000ed88

0800d008 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d008:	b480      	push	{r7}
 800d00a:	b085      	sub	sp, #20
 800d00c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d00e:	f3ef 8305 	mrs	r3, IPSR
 800d012:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2b0f      	cmp	r3, #15
 800d018:	d914      	bls.n	800d044 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d01a:	4a17      	ldr	r2, [pc, #92]	; (800d078 <vPortValidateInterruptPriority+0x70>)
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	4413      	add	r3, r2
 800d020:	781b      	ldrb	r3, [r3, #0]
 800d022:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d024:	4b15      	ldr	r3, [pc, #84]	; (800d07c <vPortValidateInterruptPriority+0x74>)
 800d026:	781b      	ldrb	r3, [r3, #0]
 800d028:	7afa      	ldrb	r2, [r7, #11]
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d20a      	bcs.n	800d044 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d032:	f383 8811 	msr	BASEPRI, r3
 800d036:	f3bf 8f6f 	isb	sy
 800d03a:	f3bf 8f4f 	dsb	sy
 800d03e:	607b      	str	r3, [r7, #4]
}
 800d040:	bf00      	nop
 800d042:	e7fe      	b.n	800d042 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d044:	4b0e      	ldr	r3, [pc, #56]	; (800d080 <vPortValidateInterruptPriority+0x78>)
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d04c:	4b0d      	ldr	r3, [pc, #52]	; (800d084 <vPortValidateInterruptPriority+0x7c>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	429a      	cmp	r2, r3
 800d052:	d90a      	bls.n	800d06a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d058:	f383 8811 	msr	BASEPRI, r3
 800d05c:	f3bf 8f6f 	isb	sy
 800d060:	f3bf 8f4f 	dsb	sy
 800d064:	603b      	str	r3, [r7, #0]
}
 800d066:	bf00      	nop
 800d068:	e7fe      	b.n	800d068 <vPortValidateInterruptPriority+0x60>
	}
 800d06a:	bf00      	nop
 800d06c:	3714      	adds	r7, #20
 800d06e:	46bd      	mov	sp, r7
 800d070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d074:	4770      	bx	lr
 800d076:	bf00      	nop
 800d078:	e000e3f0 	.word	0xe000e3f0
 800d07c:	200032d8 	.word	0x200032d8
 800d080:	e000ed0c 	.word	0xe000ed0c
 800d084:	200032dc 	.word	0x200032dc

0800d088 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b08a      	sub	sp, #40	; 0x28
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d090:	2300      	movs	r3, #0
 800d092:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d094:	f7fe fc82 	bl	800b99c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d098:	4b5b      	ldr	r3, [pc, #364]	; (800d208 <pvPortMalloc+0x180>)
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d101      	bne.n	800d0a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d0a0:	f000 f920 	bl	800d2e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d0a4:	4b59      	ldr	r3, [pc, #356]	; (800d20c <pvPortMalloc+0x184>)
 800d0a6:	681a      	ldr	r2, [r3, #0]
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	4013      	ands	r3, r2
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	f040 8093 	bne.w	800d1d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d01d      	beq.n	800d0f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d0b8:	2208      	movs	r2, #8
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	4413      	add	r3, r2
 800d0be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f003 0307 	and.w	r3, r3, #7
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d014      	beq.n	800d0f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	f023 0307 	bic.w	r3, r3, #7
 800d0d0:	3308      	adds	r3, #8
 800d0d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f003 0307 	and.w	r3, r3, #7
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d00a      	beq.n	800d0f4 <pvPortMalloc+0x6c>
	__asm volatile
 800d0de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0e2:	f383 8811 	msr	BASEPRI, r3
 800d0e6:	f3bf 8f6f 	isb	sy
 800d0ea:	f3bf 8f4f 	dsb	sy
 800d0ee:	617b      	str	r3, [r7, #20]
}
 800d0f0:	bf00      	nop
 800d0f2:	e7fe      	b.n	800d0f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d06e      	beq.n	800d1d8 <pvPortMalloc+0x150>
 800d0fa:	4b45      	ldr	r3, [pc, #276]	; (800d210 <pvPortMalloc+0x188>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	687a      	ldr	r2, [r7, #4]
 800d100:	429a      	cmp	r2, r3
 800d102:	d869      	bhi.n	800d1d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d104:	4b43      	ldr	r3, [pc, #268]	; (800d214 <pvPortMalloc+0x18c>)
 800d106:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d108:	4b42      	ldr	r3, [pc, #264]	; (800d214 <pvPortMalloc+0x18c>)
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d10e:	e004      	b.n	800d11a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d112:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11c:	685b      	ldr	r3, [r3, #4]
 800d11e:	687a      	ldr	r2, [r7, #4]
 800d120:	429a      	cmp	r2, r3
 800d122:	d903      	bls.n	800d12c <pvPortMalloc+0xa4>
 800d124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d1f1      	bne.n	800d110 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d12c:	4b36      	ldr	r3, [pc, #216]	; (800d208 <pvPortMalloc+0x180>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d132:	429a      	cmp	r2, r3
 800d134:	d050      	beq.n	800d1d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d136:	6a3b      	ldr	r3, [r7, #32]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	2208      	movs	r2, #8
 800d13c:	4413      	add	r3, r2
 800d13e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d142:	681a      	ldr	r2, [r3, #0]
 800d144:	6a3b      	ldr	r3, [r7, #32]
 800d146:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d14a:	685a      	ldr	r2, [r3, #4]
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	1ad2      	subs	r2, r2, r3
 800d150:	2308      	movs	r3, #8
 800d152:	005b      	lsls	r3, r3, #1
 800d154:	429a      	cmp	r2, r3
 800d156:	d91f      	bls.n	800d198 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	4413      	add	r3, r2
 800d15e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d160:	69bb      	ldr	r3, [r7, #24]
 800d162:	f003 0307 	and.w	r3, r3, #7
 800d166:	2b00      	cmp	r3, #0
 800d168:	d00a      	beq.n	800d180 <pvPortMalloc+0xf8>
	__asm volatile
 800d16a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d16e:	f383 8811 	msr	BASEPRI, r3
 800d172:	f3bf 8f6f 	isb	sy
 800d176:	f3bf 8f4f 	dsb	sy
 800d17a:	613b      	str	r3, [r7, #16]
}
 800d17c:	bf00      	nop
 800d17e:	e7fe      	b.n	800d17e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d182:	685a      	ldr	r2, [r3, #4]
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	1ad2      	subs	r2, r2, r3
 800d188:	69bb      	ldr	r3, [r7, #24]
 800d18a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d18e:	687a      	ldr	r2, [r7, #4]
 800d190:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d192:	69b8      	ldr	r0, [r7, #24]
 800d194:	f000 f908 	bl	800d3a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d198:	4b1d      	ldr	r3, [pc, #116]	; (800d210 <pvPortMalloc+0x188>)
 800d19a:	681a      	ldr	r2, [r3, #0]
 800d19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d19e:	685b      	ldr	r3, [r3, #4]
 800d1a0:	1ad3      	subs	r3, r2, r3
 800d1a2:	4a1b      	ldr	r2, [pc, #108]	; (800d210 <pvPortMalloc+0x188>)
 800d1a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d1a6:	4b1a      	ldr	r3, [pc, #104]	; (800d210 <pvPortMalloc+0x188>)
 800d1a8:	681a      	ldr	r2, [r3, #0]
 800d1aa:	4b1b      	ldr	r3, [pc, #108]	; (800d218 <pvPortMalloc+0x190>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	429a      	cmp	r2, r3
 800d1b0:	d203      	bcs.n	800d1ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d1b2:	4b17      	ldr	r3, [pc, #92]	; (800d210 <pvPortMalloc+0x188>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	4a18      	ldr	r2, [pc, #96]	; (800d218 <pvPortMalloc+0x190>)
 800d1b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d1ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1bc:	685a      	ldr	r2, [r3, #4]
 800d1be:	4b13      	ldr	r3, [pc, #76]	; (800d20c <pvPortMalloc+0x184>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	431a      	orrs	r2, r3
 800d1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d1ce:	4b13      	ldr	r3, [pc, #76]	; (800d21c <pvPortMalloc+0x194>)
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	3301      	adds	r3, #1
 800d1d4:	4a11      	ldr	r2, [pc, #68]	; (800d21c <pvPortMalloc+0x194>)
 800d1d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d1d8:	f7fe fbee 	bl	800b9b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1dc:	69fb      	ldr	r3, [r7, #28]
 800d1de:	f003 0307 	and.w	r3, r3, #7
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d00a      	beq.n	800d1fc <pvPortMalloc+0x174>
	__asm volatile
 800d1e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ea:	f383 8811 	msr	BASEPRI, r3
 800d1ee:	f3bf 8f6f 	isb	sy
 800d1f2:	f3bf 8f4f 	dsb	sy
 800d1f6:	60fb      	str	r3, [r7, #12]
}
 800d1f8:	bf00      	nop
 800d1fa:	e7fe      	b.n	800d1fa <pvPortMalloc+0x172>
	return pvReturn;
 800d1fc:	69fb      	ldr	r3, [r7, #28]
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3728      	adds	r7, #40	; 0x28
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}
 800d206:	bf00      	nop
 800d208:	20003ea0 	.word	0x20003ea0
 800d20c:	20003eb4 	.word	0x20003eb4
 800d210:	20003ea4 	.word	0x20003ea4
 800d214:	20003e98 	.word	0x20003e98
 800d218:	20003ea8 	.word	0x20003ea8
 800d21c:	20003eac 	.word	0x20003eac

0800d220 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b086      	sub	sp, #24
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d04d      	beq.n	800d2ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d232:	2308      	movs	r3, #8
 800d234:	425b      	negs	r3, r3
 800d236:	697a      	ldr	r2, [r7, #20]
 800d238:	4413      	add	r3, r2
 800d23a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d23c:	697b      	ldr	r3, [r7, #20]
 800d23e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d240:	693b      	ldr	r3, [r7, #16]
 800d242:	685a      	ldr	r2, [r3, #4]
 800d244:	4b24      	ldr	r3, [pc, #144]	; (800d2d8 <vPortFree+0xb8>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	4013      	ands	r3, r2
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d10a      	bne.n	800d264 <vPortFree+0x44>
	__asm volatile
 800d24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d252:	f383 8811 	msr	BASEPRI, r3
 800d256:	f3bf 8f6f 	isb	sy
 800d25a:	f3bf 8f4f 	dsb	sy
 800d25e:	60fb      	str	r3, [r7, #12]
}
 800d260:	bf00      	nop
 800d262:	e7fe      	b.n	800d262 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d00a      	beq.n	800d282 <vPortFree+0x62>
	__asm volatile
 800d26c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d270:	f383 8811 	msr	BASEPRI, r3
 800d274:	f3bf 8f6f 	isb	sy
 800d278:	f3bf 8f4f 	dsb	sy
 800d27c:	60bb      	str	r3, [r7, #8]
}
 800d27e:	bf00      	nop
 800d280:	e7fe      	b.n	800d280 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	685a      	ldr	r2, [r3, #4]
 800d286:	4b14      	ldr	r3, [pc, #80]	; (800d2d8 <vPortFree+0xb8>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	4013      	ands	r3, r2
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d01e      	beq.n	800d2ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d290:	693b      	ldr	r3, [r7, #16]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d11a      	bne.n	800d2ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	685a      	ldr	r2, [r3, #4]
 800d29c:	4b0e      	ldr	r3, [pc, #56]	; (800d2d8 <vPortFree+0xb8>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	43db      	mvns	r3, r3
 800d2a2:	401a      	ands	r2, r3
 800d2a4:	693b      	ldr	r3, [r7, #16]
 800d2a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d2a8:	f7fe fb78 	bl	800b99c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	685a      	ldr	r2, [r3, #4]
 800d2b0:	4b0a      	ldr	r3, [pc, #40]	; (800d2dc <vPortFree+0xbc>)
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	4413      	add	r3, r2
 800d2b6:	4a09      	ldr	r2, [pc, #36]	; (800d2dc <vPortFree+0xbc>)
 800d2b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d2ba:	6938      	ldr	r0, [r7, #16]
 800d2bc:	f000 f874 	bl	800d3a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d2c0:	4b07      	ldr	r3, [pc, #28]	; (800d2e0 <vPortFree+0xc0>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	3301      	adds	r3, #1
 800d2c6:	4a06      	ldr	r2, [pc, #24]	; (800d2e0 <vPortFree+0xc0>)
 800d2c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d2ca:	f7fe fb75 	bl	800b9b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d2ce:	bf00      	nop
 800d2d0:	3718      	adds	r7, #24
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	bd80      	pop	{r7, pc}
 800d2d6:	bf00      	nop
 800d2d8:	20003eb4 	.word	0x20003eb4
 800d2dc:	20003ea4 	.word	0x20003ea4
 800d2e0:	20003eb0 	.word	0x20003eb0

0800d2e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d2e4:	b480      	push	{r7}
 800d2e6:	b085      	sub	sp, #20
 800d2e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d2ea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800d2ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d2f0:	4b27      	ldr	r3, [pc, #156]	; (800d390 <prvHeapInit+0xac>)
 800d2f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	f003 0307 	and.w	r3, r3, #7
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d00c      	beq.n	800d318 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	3307      	adds	r3, #7
 800d302:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	f023 0307 	bic.w	r3, r3, #7
 800d30a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d30c:	68ba      	ldr	r2, [r7, #8]
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	1ad3      	subs	r3, r2, r3
 800d312:	4a1f      	ldr	r2, [pc, #124]	; (800d390 <prvHeapInit+0xac>)
 800d314:	4413      	add	r3, r2
 800d316:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d31c:	4a1d      	ldr	r2, [pc, #116]	; (800d394 <prvHeapInit+0xb0>)
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d322:	4b1c      	ldr	r3, [pc, #112]	; (800d394 <prvHeapInit+0xb0>)
 800d324:	2200      	movs	r2, #0
 800d326:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	68ba      	ldr	r2, [r7, #8]
 800d32c:	4413      	add	r3, r2
 800d32e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d330:	2208      	movs	r2, #8
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	1a9b      	subs	r3, r3, r2
 800d336:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	f023 0307 	bic.w	r3, r3, #7
 800d33e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	4a15      	ldr	r2, [pc, #84]	; (800d398 <prvHeapInit+0xb4>)
 800d344:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d346:	4b14      	ldr	r3, [pc, #80]	; (800d398 <prvHeapInit+0xb4>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	2200      	movs	r2, #0
 800d34c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d34e:	4b12      	ldr	r3, [pc, #72]	; (800d398 <prvHeapInit+0xb4>)
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	2200      	movs	r2, #0
 800d354:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	68fa      	ldr	r2, [r7, #12]
 800d35e:	1ad2      	subs	r2, r2, r3
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d364:	4b0c      	ldr	r3, [pc, #48]	; (800d398 <prvHeapInit+0xb4>)
 800d366:	681a      	ldr	r2, [r3, #0]
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	685b      	ldr	r3, [r3, #4]
 800d370:	4a0a      	ldr	r2, [pc, #40]	; (800d39c <prvHeapInit+0xb8>)
 800d372:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	685b      	ldr	r3, [r3, #4]
 800d378:	4a09      	ldr	r2, [pc, #36]	; (800d3a0 <prvHeapInit+0xbc>)
 800d37a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d37c:	4b09      	ldr	r3, [pc, #36]	; (800d3a4 <prvHeapInit+0xc0>)
 800d37e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d382:	601a      	str	r2, [r3, #0]
}
 800d384:	bf00      	nop
 800d386:	3714      	adds	r7, #20
 800d388:	46bd      	mov	sp, r7
 800d38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38e:	4770      	bx	lr
 800d390:	200032e0 	.word	0x200032e0
 800d394:	20003e98 	.word	0x20003e98
 800d398:	20003ea0 	.word	0x20003ea0
 800d39c:	20003ea8 	.word	0x20003ea8
 800d3a0:	20003ea4 	.word	0x20003ea4
 800d3a4:	20003eb4 	.word	0x20003eb4

0800d3a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d3a8:	b480      	push	{r7}
 800d3aa:	b085      	sub	sp, #20
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d3b0:	4b28      	ldr	r3, [pc, #160]	; (800d454 <prvInsertBlockIntoFreeList+0xac>)
 800d3b2:	60fb      	str	r3, [r7, #12]
 800d3b4:	e002      	b.n	800d3bc <prvInsertBlockIntoFreeList+0x14>
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	60fb      	str	r3, [r7, #12]
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	687a      	ldr	r2, [r7, #4]
 800d3c2:	429a      	cmp	r2, r3
 800d3c4:	d8f7      	bhi.n	800d3b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	685b      	ldr	r3, [r3, #4]
 800d3ce:	68ba      	ldr	r2, [r7, #8]
 800d3d0:	4413      	add	r3, r2
 800d3d2:	687a      	ldr	r2, [r7, #4]
 800d3d4:	429a      	cmp	r2, r3
 800d3d6:	d108      	bne.n	800d3ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	685a      	ldr	r2, [r3, #4]
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	685b      	ldr	r3, [r3, #4]
 800d3e0:	441a      	add	r2, r3
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	685b      	ldr	r3, [r3, #4]
 800d3f2:	68ba      	ldr	r2, [r7, #8]
 800d3f4:	441a      	add	r2, r3
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	429a      	cmp	r2, r3
 800d3fc:	d118      	bne.n	800d430 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	681a      	ldr	r2, [r3, #0]
 800d402:	4b15      	ldr	r3, [pc, #84]	; (800d458 <prvInsertBlockIntoFreeList+0xb0>)
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	429a      	cmp	r2, r3
 800d408:	d00d      	beq.n	800d426 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	685a      	ldr	r2, [r3, #4]
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	685b      	ldr	r3, [r3, #4]
 800d414:	441a      	add	r2, r3
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	681a      	ldr	r2, [r3, #0]
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	601a      	str	r2, [r3, #0]
 800d424:	e008      	b.n	800d438 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d426:	4b0c      	ldr	r3, [pc, #48]	; (800d458 <prvInsertBlockIntoFreeList+0xb0>)
 800d428:	681a      	ldr	r2, [r3, #0]
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	601a      	str	r2, [r3, #0]
 800d42e:	e003      	b.n	800d438 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	681a      	ldr	r2, [r3, #0]
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d438:	68fa      	ldr	r2, [r7, #12]
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	429a      	cmp	r2, r3
 800d43e:	d002      	beq.n	800d446 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	687a      	ldr	r2, [r7, #4]
 800d444:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d446:	bf00      	nop
 800d448:	3714      	adds	r7, #20
 800d44a:	46bd      	mov	sp, r7
 800d44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d450:	4770      	bx	lr
 800d452:	bf00      	nop
 800d454:	20003e98 	.word	0x20003e98
 800d458:	20003ea0 	.word	0x20003ea0

0800d45c <__errno>:
 800d45c:	4b01      	ldr	r3, [pc, #4]	; (800d464 <__errno+0x8>)
 800d45e:	6818      	ldr	r0, [r3, #0]
 800d460:	4770      	bx	lr
 800d462:	bf00      	nop
 800d464:	20000014 	.word	0x20000014

0800d468 <__libc_init_array>:
 800d468:	b570      	push	{r4, r5, r6, lr}
 800d46a:	4d0d      	ldr	r5, [pc, #52]	; (800d4a0 <__libc_init_array+0x38>)
 800d46c:	4c0d      	ldr	r4, [pc, #52]	; (800d4a4 <__libc_init_array+0x3c>)
 800d46e:	1b64      	subs	r4, r4, r5
 800d470:	10a4      	asrs	r4, r4, #2
 800d472:	2600      	movs	r6, #0
 800d474:	42a6      	cmp	r6, r4
 800d476:	d109      	bne.n	800d48c <__libc_init_array+0x24>
 800d478:	4d0b      	ldr	r5, [pc, #44]	; (800d4a8 <__libc_init_array+0x40>)
 800d47a:	4c0c      	ldr	r4, [pc, #48]	; (800d4ac <__libc_init_array+0x44>)
 800d47c:	f002 fe3a 	bl	80100f4 <_init>
 800d480:	1b64      	subs	r4, r4, r5
 800d482:	10a4      	asrs	r4, r4, #2
 800d484:	2600      	movs	r6, #0
 800d486:	42a6      	cmp	r6, r4
 800d488:	d105      	bne.n	800d496 <__libc_init_array+0x2e>
 800d48a:	bd70      	pop	{r4, r5, r6, pc}
 800d48c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d490:	4798      	blx	r3
 800d492:	3601      	adds	r6, #1
 800d494:	e7ee      	b.n	800d474 <__libc_init_array+0xc>
 800d496:	f855 3b04 	ldr.w	r3, [r5], #4
 800d49a:	4798      	blx	r3
 800d49c:	3601      	adds	r6, #1
 800d49e:	e7f2      	b.n	800d486 <__libc_init_array+0x1e>
 800d4a0:	080109f0 	.word	0x080109f0
 800d4a4:	080109f0 	.word	0x080109f0
 800d4a8:	080109f0 	.word	0x080109f0
 800d4ac:	080109f4 	.word	0x080109f4

0800d4b0 <__retarget_lock_acquire_recursive>:
 800d4b0:	4770      	bx	lr

0800d4b2 <__retarget_lock_release_recursive>:
 800d4b2:	4770      	bx	lr

0800d4b4 <memcpy>:
 800d4b4:	440a      	add	r2, r1
 800d4b6:	4291      	cmp	r1, r2
 800d4b8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d4bc:	d100      	bne.n	800d4c0 <memcpy+0xc>
 800d4be:	4770      	bx	lr
 800d4c0:	b510      	push	{r4, lr}
 800d4c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d4c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d4ca:	4291      	cmp	r1, r2
 800d4cc:	d1f9      	bne.n	800d4c2 <memcpy+0xe>
 800d4ce:	bd10      	pop	{r4, pc}

0800d4d0 <memset>:
 800d4d0:	4402      	add	r2, r0
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d100      	bne.n	800d4da <memset+0xa>
 800d4d8:	4770      	bx	lr
 800d4da:	f803 1b01 	strb.w	r1, [r3], #1
 800d4de:	e7f9      	b.n	800d4d4 <memset+0x4>

0800d4e0 <sbrk_aligned>:
 800d4e0:	b570      	push	{r4, r5, r6, lr}
 800d4e2:	4e0e      	ldr	r6, [pc, #56]	; (800d51c <sbrk_aligned+0x3c>)
 800d4e4:	460c      	mov	r4, r1
 800d4e6:	6831      	ldr	r1, [r6, #0]
 800d4e8:	4605      	mov	r5, r0
 800d4ea:	b911      	cbnz	r1, 800d4f2 <sbrk_aligned+0x12>
 800d4ec:	f000 f8f6 	bl	800d6dc <_sbrk_r>
 800d4f0:	6030      	str	r0, [r6, #0]
 800d4f2:	4621      	mov	r1, r4
 800d4f4:	4628      	mov	r0, r5
 800d4f6:	f000 f8f1 	bl	800d6dc <_sbrk_r>
 800d4fa:	1c43      	adds	r3, r0, #1
 800d4fc:	d00a      	beq.n	800d514 <sbrk_aligned+0x34>
 800d4fe:	1cc4      	adds	r4, r0, #3
 800d500:	f024 0403 	bic.w	r4, r4, #3
 800d504:	42a0      	cmp	r0, r4
 800d506:	d007      	beq.n	800d518 <sbrk_aligned+0x38>
 800d508:	1a21      	subs	r1, r4, r0
 800d50a:	4628      	mov	r0, r5
 800d50c:	f000 f8e6 	bl	800d6dc <_sbrk_r>
 800d510:	3001      	adds	r0, #1
 800d512:	d101      	bne.n	800d518 <sbrk_aligned+0x38>
 800d514:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800d518:	4620      	mov	r0, r4
 800d51a:	bd70      	pop	{r4, r5, r6, pc}
 800d51c:	20003ec0 	.word	0x20003ec0

0800d520 <_malloc_r>:
 800d520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d524:	1ccd      	adds	r5, r1, #3
 800d526:	f025 0503 	bic.w	r5, r5, #3
 800d52a:	3508      	adds	r5, #8
 800d52c:	2d0c      	cmp	r5, #12
 800d52e:	bf38      	it	cc
 800d530:	250c      	movcc	r5, #12
 800d532:	2d00      	cmp	r5, #0
 800d534:	4607      	mov	r7, r0
 800d536:	db01      	blt.n	800d53c <_malloc_r+0x1c>
 800d538:	42a9      	cmp	r1, r5
 800d53a:	d905      	bls.n	800d548 <_malloc_r+0x28>
 800d53c:	230c      	movs	r3, #12
 800d53e:	603b      	str	r3, [r7, #0]
 800d540:	2600      	movs	r6, #0
 800d542:	4630      	mov	r0, r6
 800d544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d548:	4e2e      	ldr	r6, [pc, #184]	; (800d604 <_malloc_r+0xe4>)
 800d54a:	f000 f8f7 	bl	800d73c <__malloc_lock>
 800d54e:	6833      	ldr	r3, [r6, #0]
 800d550:	461c      	mov	r4, r3
 800d552:	bb34      	cbnz	r4, 800d5a2 <_malloc_r+0x82>
 800d554:	4629      	mov	r1, r5
 800d556:	4638      	mov	r0, r7
 800d558:	f7ff ffc2 	bl	800d4e0 <sbrk_aligned>
 800d55c:	1c43      	adds	r3, r0, #1
 800d55e:	4604      	mov	r4, r0
 800d560:	d14d      	bne.n	800d5fe <_malloc_r+0xde>
 800d562:	6834      	ldr	r4, [r6, #0]
 800d564:	4626      	mov	r6, r4
 800d566:	2e00      	cmp	r6, #0
 800d568:	d140      	bne.n	800d5ec <_malloc_r+0xcc>
 800d56a:	6823      	ldr	r3, [r4, #0]
 800d56c:	4631      	mov	r1, r6
 800d56e:	4638      	mov	r0, r7
 800d570:	eb04 0803 	add.w	r8, r4, r3
 800d574:	f000 f8b2 	bl	800d6dc <_sbrk_r>
 800d578:	4580      	cmp	r8, r0
 800d57a:	d13a      	bne.n	800d5f2 <_malloc_r+0xd2>
 800d57c:	6821      	ldr	r1, [r4, #0]
 800d57e:	3503      	adds	r5, #3
 800d580:	1a6d      	subs	r5, r5, r1
 800d582:	f025 0503 	bic.w	r5, r5, #3
 800d586:	3508      	adds	r5, #8
 800d588:	2d0c      	cmp	r5, #12
 800d58a:	bf38      	it	cc
 800d58c:	250c      	movcc	r5, #12
 800d58e:	4629      	mov	r1, r5
 800d590:	4638      	mov	r0, r7
 800d592:	f7ff ffa5 	bl	800d4e0 <sbrk_aligned>
 800d596:	3001      	adds	r0, #1
 800d598:	d02b      	beq.n	800d5f2 <_malloc_r+0xd2>
 800d59a:	6823      	ldr	r3, [r4, #0]
 800d59c:	442b      	add	r3, r5
 800d59e:	6023      	str	r3, [r4, #0]
 800d5a0:	e00e      	b.n	800d5c0 <_malloc_r+0xa0>
 800d5a2:	6822      	ldr	r2, [r4, #0]
 800d5a4:	1b52      	subs	r2, r2, r5
 800d5a6:	d41e      	bmi.n	800d5e6 <_malloc_r+0xc6>
 800d5a8:	2a0b      	cmp	r2, #11
 800d5aa:	d916      	bls.n	800d5da <_malloc_r+0xba>
 800d5ac:	1961      	adds	r1, r4, r5
 800d5ae:	42a3      	cmp	r3, r4
 800d5b0:	6025      	str	r5, [r4, #0]
 800d5b2:	bf18      	it	ne
 800d5b4:	6059      	strne	r1, [r3, #4]
 800d5b6:	6863      	ldr	r3, [r4, #4]
 800d5b8:	bf08      	it	eq
 800d5ba:	6031      	streq	r1, [r6, #0]
 800d5bc:	5162      	str	r2, [r4, r5]
 800d5be:	604b      	str	r3, [r1, #4]
 800d5c0:	4638      	mov	r0, r7
 800d5c2:	f104 060b 	add.w	r6, r4, #11
 800d5c6:	f000 f8bf 	bl	800d748 <__malloc_unlock>
 800d5ca:	f026 0607 	bic.w	r6, r6, #7
 800d5ce:	1d23      	adds	r3, r4, #4
 800d5d0:	1af2      	subs	r2, r6, r3
 800d5d2:	d0b6      	beq.n	800d542 <_malloc_r+0x22>
 800d5d4:	1b9b      	subs	r3, r3, r6
 800d5d6:	50a3      	str	r3, [r4, r2]
 800d5d8:	e7b3      	b.n	800d542 <_malloc_r+0x22>
 800d5da:	6862      	ldr	r2, [r4, #4]
 800d5dc:	42a3      	cmp	r3, r4
 800d5de:	bf0c      	ite	eq
 800d5e0:	6032      	streq	r2, [r6, #0]
 800d5e2:	605a      	strne	r2, [r3, #4]
 800d5e4:	e7ec      	b.n	800d5c0 <_malloc_r+0xa0>
 800d5e6:	4623      	mov	r3, r4
 800d5e8:	6864      	ldr	r4, [r4, #4]
 800d5ea:	e7b2      	b.n	800d552 <_malloc_r+0x32>
 800d5ec:	4634      	mov	r4, r6
 800d5ee:	6876      	ldr	r6, [r6, #4]
 800d5f0:	e7b9      	b.n	800d566 <_malloc_r+0x46>
 800d5f2:	230c      	movs	r3, #12
 800d5f4:	603b      	str	r3, [r7, #0]
 800d5f6:	4638      	mov	r0, r7
 800d5f8:	f000 f8a6 	bl	800d748 <__malloc_unlock>
 800d5fc:	e7a1      	b.n	800d542 <_malloc_r+0x22>
 800d5fe:	6025      	str	r5, [r4, #0]
 800d600:	e7de      	b.n	800d5c0 <_malloc_r+0xa0>
 800d602:	bf00      	nop
 800d604:	20003ebc 	.word	0x20003ebc

0800d608 <cleanup_glue>:
 800d608:	b538      	push	{r3, r4, r5, lr}
 800d60a:	460c      	mov	r4, r1
 800d60c:	6809      	ldr	r1, [r1, #0]
 800d60e:	4605      	mov	r5, r0
 800d610:	b109      	cbz	r1, 800d616 <cleanup_glue+0xe>
 800d612:	f7ff fff9 	bl	800d608 <cleanup_glue>
 800d616:	4621      	mov	r1, r4
 800d618:	4628      	mov	r0, r5
 800d61a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d61e:	f000 b899 	b.w	800d754 <_free_r>
	...

0800d624 <_reclaim_reent>:
 800d624:	4b2c      	ldr	r3, [pc, #176]	; (800d6d8 <_reclaim_reent+0xb4>)
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	4283      	cmp	r3, r0
 800d62a:	b570      	push	{r4, r5, r6, lr}
 800d62c:	4604      	mov	r4, r0
 800d62e:	d051      	beq.n	800d6d4 <_reclaim_reent+0xb0>
 800d630:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d632:	b143      	cbz	r3, 800d646 <_reclaim_reent+0x22>
 800d634:	68db      	ldr	r3, [r3, #12]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d14a      	bne.n	800d6d0 <_reclaim_reent+0xac>
 800d63a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d63c:	6819      	ldr	r1, [r3, #0]
 800d63e:	b111      	cbz	r1, 800d646 <_reclaim_reent+0x22>
 800d640:	4620      	mov	r0, r4
 800d642:	f000 f887 	bl	800d754 <_free_r>
 800d646:	6961      	ldr	r1, [r4, #20]
 800d648:	b111      	cbz	r1, 800d650 <_reclaim_reent+0x2c>
 800d64a:	4620      	mov	r0, r4
 800d64c:	f000 f882 	bl	800d754 <_free_r>
 800d650:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d652:	b111      	cbz	r1, 800d65a <_reclaim_reent+0x36>
 800d654:	4620      	mov	r0, r4
 800d656:	f000 f87d 	bl	800d754 <_free_r>
 800d65a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d65c:	b111      	cbz	r1, 800d664 <_reclaim_reent+0x40>
 800d65e:	4620      	mov	r0, r4
 800d660:	f000 f878 	bl	800d754 <_free_r>
 800d664:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d666:	b111      	cbz	r1, 800d66e <_reclaim_reent+0x4a>
 800d668:	4620      	mov	r0, r4
 800d66a:	f000 f873 	bl	800d754 <_free_r>
 800d66e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d670:	b111      	cbz	r1, 800d678 <_reclaim_reent+0x54>
 800d672:	4620      	mov	r0, r4
 800d674:	f000 f86e 	bl	800d754 <_free_r>
 800d678:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d67a:	b111      	cbz	r1, 800d682 <_reclaim_reent+0x5e>
 800d67c:	4620      	mov	r0, r4
 800d67e:	f000 f869 	bl	800d754 <_free_r>
 800d682:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d684:	b111      	cbz	r1, 800d68c <_reclaim_reent+0x68>
 800d686:	4620      	mov	r0, r4
 800d688:	f000 f864 	bl	800d754 <_free_r>
 800d68c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d68e:	b111      	cbz	r1, 800d696 <_reclaim_reent+0x72>
 800d690:	4620      	mov	r0, r4
 800d692:	f000 f85f 	bl	800d754 <_free_r>
 800d696:	69a3      	ldr	r3, [r4, #24]
 800d698:	b1e3      	cbz	r3, 800d6d4 <_reclaim_reent+0xb0>
 800d69a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d69c:	4620      	mov	r0, r4
 800d69e:	4798      	blx	r3
 800d6a0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d6a2:	b1b9      	cbz	r1, 800d6d4 <_reclaim_reent+0xb0>
 800d6a4:	4620      	mov	r0, r4
 800d6a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d6aa:	f7ff bfad 	b.w	800d608 <cleanup_glue>
 800d6ae:	5949      	ldr	r1, [r1, r5]
 800d6b0:	b941      	cbnz	r1, 800d6c4 <_reclaim_reent+0xa0>
 800d6b2:	3504      	adds	r5, #4
 800d6b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d6b6:	2d80      	cmp	r5, #128	; 0x80
 800d6b8:	68d9      	ldr	r1, [r3, #12]
 800d6ba:	d1f8      	bne.n	800d6ae <_reclaim_reent+0x8a>
 800d6bc:	4620      	mov	r0, r4
 800d6be:	f000 f849 	bl	800d754 <_free_r>
 800d6c2:	e7ba      	b.n	800d63a <_reclaim_reent+0x16>
 800d6c4:	680e      	ldr	r6, [r1, #0]
 800d6c6:	4620      	mov	r0, r4
 800d6c8:	f000 f844 	bl	800d754 <_free_r>
 800d6cc:	4631      	mov	r1, r6
 800d6ce:	e7ef      	b.n	800d6b0 <_reclaim_reent+0x8c>
 800d6d0:	2500      	movs	r5, #0
 800d6d2:	e7ef      	b.n	800d6b4 <_reclaim_reent+0x90>
 800d6d4:	bd70      	pop	{r4, r5, r6, pc}
 800d6d6:	bf00      	nop
 800d6d8:	20000014 	.word	0x20000014

0800d6dc <_sbrk_r>:
 800d6dc:	b538      	push	{r3, r4, r5, lr}
 800d6de:	4d06      	ldr	r5, [pc, #24]	; (800d6f8 <_sbrk_r+0x1c>)
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	4604      	mov	r4, r0
 800d6e4:	4608      	mov	r0, r1
 800d6e6:	602b      	str	r3, [r5, #0]
 800d6e8:	f7f6 fcb0 	bl	800404c <_sbrk>
 800d6ec:	1c43      	adds	r3, r0, #1
 800d6ee:	d102      	bne.n	800d6f6 <_sbrk_r+0x1a>
 800d6f0:	682b      	ldr	r3, [r5, #0]
 800d6f2:	b103      	cbz	r3, 800d6f6 <_sbrk_r+0x1a>
 800d6f4:	6023      	str	r3, [r4, #0]
 800d6f6:	bd38      	pop	{r3, r4, r5, pc}
 800d6f8:	20003ec4 	.word	0x20003ec4

0800d6fc <siprintf>:
 800d6fc:	b40e      	push	{r1, r2, r3}
 800d6fe:	b500      	push	{lr}
 800d700:	b09c      	sub	sp, #112	; 0x70
 800d702:	ab1d      	add	r3, sp, #116	; 0x74
 800d704:	9002      	str	r0, [sp, #8]
 800d706:	9006      	str	r0, [sp, #24]
 800d708:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d70c:	4809      	ldr	r0, [pc, #36]	; (800d734 <siprintf+0x38>)
 800d70e:	9107      	str	r1, [sp, #28]
 800d710:	9104      	str	r1, [sp, #16]
 800d712:	4909      	ldr	r1, [pc, #36]	; (800d738 <siprintf+0x3c>)
 800d714:	f853 2b04 	ldr.w	r2, [r3], #4
 800d718:	9105      	str	r1, [sp, #20]
 800d71a:	6800      	ldr	r0, [r0, #0]
 800d71c:	9301      	str	r3, [sp, #4]
 800d71e:	a902      	add	r1, sp, #8
 800d720:	f000 f8c0 	bl	800d8a4 <_svfiprintf_r>
 800d724:	9b02      	ldr	r3, [sp, #8]
 800d726:	2200      	movs	r2, #0
 800d728:	701a      	strb	r2, [r3, #0]
 800d72a:	b01c      	add	sp, #112	; 0x70
 800d72c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d730:	b003      	add	sp, #12
 800d732:	4770      	bx	lr
 800d734:	20000014 	.word	0x20000014
 800d738:	ffff0208 	.word	0xffff0208

0800d73c <__malloc_lock>:
 800d73c:	4801      	ldr	r0, [pc, #4]	; (800d744 <__malloc_lock+0x8>)
 800d73e:	f7ff beb7 	b.w	800d4b0 <__retarget_lock_acquire_recursive>
 800d742:	bf00      	nop
 800d744:	20003eb8 	.word	0x20003eb8

0800d748 <__malloc_unlock>:
 800d748:	4801      	ldr	r0, [pc, #4]	; (800d750 <__malloc_unlock+0x8>)
 800d74a:	f7ff beb2 	b.w	800d4b2 <__retarget_lock_release_recursive>
 800d74e:	bf00      	nop
 800d750:	20003eb8 	.word	0x20003eb8

0800d754 <_free_r>:
 800d754:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d756:	2900      	cmp	r1, #0
 800d758:	d044      	beq.n	800d7e4 <_free_r+0x90>
 800d75a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d75e:	9001      	str	r0, [sp, #4]
 800d760:	2b00      	cmp	r3, #0
 800d762:	f1a1 0404 	sub.w	r4, r1, #4
 800d766:	bfb8      	it	lt
 800d768:	18e4      	addlt	r4, r4, r3
 800d76a:	f7ff ffe7 	bl	800d73c <__malloc_lock>
 800d76e:	4a1e      	ldr	r2, [pc, #120]	; (800d7e8 <_free_r+0x94>)
 800d770:	9801      	ldr	r0, [sp, #4]
 800d772:	6813      	ldr	r3, [r2, #0]
 800d774:	b933      	cbnz	r3, 800d784 <_free_r+0x30>
 800d776:	6063      	str	r3, [r4, #4]
 800d778:	6014      	str	r4, [r2, #0]
 800d77a:	b003      	add	sp, #12
 800d77c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d780:	f7ff bfe2 	b.w	800d748 <__malloc_unlock>
 800d784:	42a3      	cmp	r3, r4
 800d786:	d908      	bls.n	800d79a <_free_r+0x46>
 800d788:	6825      	ldr	r5, [r4, #0]
 800d78a:	1961      	adds	r1, r4, r5
 800d78c:	428b      	cmp	r3, r1
 800d78e:	bf01      	itttt	eq
 800d790:	6819      	ldreq	r1, [r3, #0]
 800d792:	685b      	ldreq	r3, [r3, #4]
 800d794:	1949      	addeq	r1, r1, r5
 800d796:	6021      	streq	r1, [r4, #0]
 800d798:	e7ed      	b.n	800d776 <_free_r+0x22>
 800d79a:	461a      	mov	r2, r3
 800d79c:	685b      	ldr	r3, [r3, #4]
 800d79e:	b10b      	cbz	r3, 800d7a4 <_free_r+0x50>
 800d7a0:	42a3      	cmp	r3, r4
 800d7a2:	d9fa      	bls.n	800d79a <_free_r+0x46>
 800d7a4:	6811      	ldr	r1, [r2, #0]
 800d7a6:	1855      	adds	r5, r2, r1
 800d7a8:	42a5      	cmp	r5, r4
 800d7aa:	d10b      	bne.n	800d7c4 <_free_r+0x70>
 800d7ac:	6824      	ldr	r4, [r4, #0]
 800d7ae:	4421      	add	r1, r4
 800d7b0:	1854      	adds	r4, r2, r1
 800d7b2:	42a3      	cmp	r3, r4
 800d7b4:	6011      	str	r1, [r2, #0]
 800d7b6:	d1e0      	bne.n	800d77a <_free_r+0x26>
 800d7b8:	681c      	ldr	r4, [r3, #0]
 800d7ba:	685b      	ldr	r3, [r3, #4]
 800d7bc:	6053      	str	r3, [r2, #4]
 800d7be:	4421      	add	r1, r4
 800d7c0:	6011      	str	r1, [r2, #0]
 800d7c2:	e7da      	b.n	800d77a <_free_r+0x26>
 800d7c4:	d902      	bls.n	800d7cc <_free_r+0x78>
 800d7c6:	230c      	movs	r3, #12
 800d7c8:	6003      	str	r3, [r0, #0]
 800d7ca:	e7d6      	b.n	800d77a <_free_r+0x26>
 800d7cc:	6825      	ldr	r5, [r4, #0]
 800d7ce:	1961      	adds	r1, r4, r5
 800d7d0:	428b      	cmp	r3, r1
 800d7d2:	bf04      	itt	eq
 800d7d4:	6819      	ldreq	r1, [r3, #0]
 800d7d6:	685b      	ldreq	r3, [r3, #4]
 800d7d8:	6063      	str	r3, [r4, #4]
 800d7da:	bf04      	itt	eq
 800d7dc:	1949      	addeq	r1, r1, r5
 800d7de:	6021      	streq	r1, [r4, #0]
 800d7e0:	6054      	str	r4, [r2, #4]
 800d7e2:	e7ca      	b.n	800d77a <_free_r+0x26>
 800d7e4:	b003      	add	sp, #12
 800d7e6:	bd30      	pop	{r4, r5, pc}
 800d7e8:	20003ebc 	.word	0x20003ebc

0800d7ec <__ssputs_r>:
 800d7ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7f0:	688e      	ldr	r6, [r1, #8]
 800d7f2:	429e      	cmp	r6, r3
 800d7f4:	4682      	mov	sl, r0
 800d7f6:	460c      	mov	r4, r1
 800d7f8:	4690      	mov	r8, r2
 800d7fa:	461f      	mov	r7, r3
 800d7fc:	d838      	bhi.n	800d870 <__ssputs_r+0x84>
 800d7fe:	898a      	ldrh	r2, [r1, #12]
 800d800:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d804:	d032      	beq.n	800d86c <__ssputs_r+0x80>
 800d806:	6825      	ldr	r5, [r4, #0]
 800d808:	6909      	ldr	r1, [r1, #16]
 800d80a:	eba5 0901 	sub.w	r9, r5, r1
 800d80e:	6965      	ldr	r5, [r4, #20]
 800d810:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d814:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d818:	3301      	adds	r3, #1
 800d81a:	444b      	add	r3, r9
 800d81c:	106d      	asrs	r5, r5, #1
 800d81e:	429d      	cmp	r5, r3
 800d820:	bf38      	it	cc
 800d822:	461d      	movcc	r5, r3
 800d824:	0553      	lsls	r3, r2, #21
 800d826:	d531      	bpl.n	800d88c <__ssputs_r+0xa0>
 800d828:	4629      	mov	r1, r5
 800d82a:	f7ff fe79 	bl	800d520 <_malloc_r>
 800d82e:	4606      	mov	r6, r0
 800d830:	b950      	cbnz	r0, 800d848 <__ssputs_r+0x5c>
 800d832:	230c      	movs	r3, #12
 800d834:	f8ca 3000 	str.w	r3, [sl]
 800d838:	89a3      	ldrh	r3, [r4, #12]
 800d83a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d83e:	81a3      	strh	r3, [r4, #12]
 800d840:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d848:	6921      	ldr	r1, [r4, #16]
 800d84a:	464a      	mov	r2, r9
 800d84c:	f7ff fe32 	bl	800d4b4 <memcpy>
 800d850:	89a3      	ldrh	r3, [r4, #12]
 800d852:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d856:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d85a:	81a3      	strh	r3, [r4, #12]
 800d85c:	6126      	str	r6, [r4, #16]
 800d85e:	6165      	str	r5, [r4, #20]
 800d860:	444e      	add	r6, r9
 800d862:	eba5 0509 	sub.w	r5, r5, r9
 800d866:	6026      	str	r6, [r4, #0]
 800d868:	60a5      	str	r5, [r4, #8]
 800d86a:	463e      	mov	r6, r7
 800d86c:	42be      	cmp	r6, r7
 800d86e:	d900      	bls.n	800d872 <__ssputs_r+0x86>
 800d870:	463e      	mov	r6, r7
 800d872:	6820      	ldr	r0, [r4, #0]
 800d874:	4632      	mov	r2, r6
 800d876:	4641      	mov	r1, r8
 800d878:	f000 faa8 	bl	800ddcc <memmove>
 800d87c:	68a3      	ldr	r3, [r4, #8]
 800d87e:	1b9b      	subs	r3, r3, r6
 800d880:	60a3      	str	r3, [r4, #8]
 800d882:	6823      	ldr	r3, [r4, #0]
 800d884:	4433      	add	r3, r6
 800d886:	6023      	str	r3, [r4, #0]
 800d888:	2000      	movs	r0, #0
 800d88a:	e7db      	b.n	800d844 <__ssputs_r+0x58>
 800d88c:	462a      	mov	r2, r5
 800d88e:	f000 fab7 	bl	800de00 <_realloc_r>
 800d892:	4606      	mov	r6, r0
 800d894:	2800      	cmp	r0, #0
 800d896:	d1e1      	bne.n	800d85c <__ssputs_r+0x70>
 800d898:	6921      	ldr	r1, [r4, #16]
 800d89a:	4650      	mov	r0, sl
 800d89c:	f7ff ff5a 	bl	800d754 <_free_r>
 800d8a0:	e7c7      	b.n	800d832 <__ssputs_r+0x46>
	...

0800d8a4 <_svfiprintf_r>:
 800d8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8a8:	4698      	mov	r8, r3
 800d8aa:	898b      	ldrh	r3, [r1, #12]
 800d8ac:	061b      	lsls	r3, r3, #24
 800d8ae:	b09d      	sub	sp, #116	; 0x74
 800d8b0:	4607      	mov	r7, r0
 800d8b2:	460d      	mov	r5, r1
 800d8b4:	4614      	mov	r4, r2
 800d8b6:	d50e      	bpl.n	800d8d6 <_svfiprintf_r+0x32>
 800d8b8:	690b      	ldr	r3, [r1, #16]
 800d8ba:	b963      	cbnz	r3, 800d8d6 <_svfiprintf_r+0x32>
 800d8bc:	2140      	movs	r1, #64	; 0x40
 800d8be:	f7ff fe2f 	bl	800d520 <_malloc_r>
 800d8c2:	6028      	str	r0, [r5, #0]
 800d8c4:	6128      	str	r0, [r5, #16]
 800d8c6:	b920      	cbnz	r0, 800d8d2 <_svfiprintf_r+0x2e>
 800d8c8:	230c      	movs	r3, #12
 800d8ca:	603b      	str	r3, [r7, #0]
 800d8cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d8d0:	e0d1      	b.n	800da76 <_svfiprintf_r+0x1d2>
 800d8d2:	2340      	movs	r3, #64	; 0x40
 800d8d4:	616b      	str	r3, [r5, #20]
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	9309      	str	r3, [sp, #36]	; 0x24
 800d8da:	2320      	movs	r3, #32
 800d8dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d8e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800d8e4:	2330      	movs	r3, #48	; 0x30
 800d8e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800da90 <_svfiprintf_r+0x1ec>
 800d8ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d8ee:	f04f 0901 	mov.w	r9, #1
 800d8f2:	4623      	mov	r3, r4
 800d8f4:	469a      	mov	sl, r3
 800d8f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8fa:	b10a      	cbz	r2, 800d900 <_svfiprintf_r+0x5c>
 800d8fc:	2a25      	cmp	r2, #37	; 0x25
 800d8fe:	d1f9      	bne.n	800d8f4 <_svfiprintf_r+0x50>
 800d900:	ebba 0b04 	subs.w	fp, sl, r4
 800d904:	d00b      	beq.n	800d91e <_svfiprintf_r+0x7a>
 800d906:	465b      	mov	r3, fp
 800d908:	4622      	mov	r2, r4
 800d90a:	4629      	mov	r1, r5
 800d90c:	4638      	mov	r0, r7
 800d90e:	f7ff ff6d 	bl	800d7ec <__ssputs_r>
 800d912:	3001      	adds	r0, #1
 800d914:	f000 80aa 	beq.w	800da6c <_svfiprintf_r+0x1c8>
 800d918:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d91a:	445a      	add	r2, fp
 800d91c:	9209      	str	r2, [sp, #36]	; 0x24
 800d91e:	f89a 3000 	ldrb.w	r3, [sl]
 800d922:	2b00      	cmp	r3, #0
 800d924:	f000 80a2 	beq.w	800da6c <_svfiprintf_r+0x1c8>
 800d928:	2300      	movs	r3, #0
 800d92a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d92e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d932:	f10a 0a01 	add.w	sl, sl, #1
 800d936:	9304      	str	r3, [sp, #16]
 800d938:	9307      	str	r3, [sp, #28]
 800d93a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d93e:	931a      	str	r3, [sp, #104]	; 0x68
 800d940:	4654      	mov	r4, sl
 800d942:	2205      	movs	r2, #5
 800d944:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d948:	4851      	ldr	r0, [pc, #324]	; (800da90 <_svfiprintf_r+0x1ec>)
 800d94a:	f7f2 fc49 	bl	80001e0 <memchr>
 800d94e:	9a04      	ldr	r2, [sp, #16]
 800d950:	b9d8      	cbnz	r0, 800d98a <_svfiprintf_r+0xe6>
 800d952:	06d0      	lsls	r0, r2, #27
 800d954:	bf44      	itt	mi
 800d956:	2320      	movmi	r3, #32
 800d958:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d95c:	0711      	lsls	r1, r2, #28
 800d95e:	bf44      	itt	mi
 800d960:	232b      	movmi	r3, #43	; 0x2b
 800d962:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d966:	f89a 3000 	ldrb.w	r3, [sl]
 800d96a:	2b2a      	cmp	r3, #42	; 0x2a
 800d96c:	d015      	beq.n	800d99a <_svfiprintf_r+0xf6>
 800d96e:	9a07      	ldr	r2, [sp, #28]
 800d970:	4654      	mov	r4, sl
 800d972:	2000      	movs	r0, #0
 800d974:	f04f 0c0a 	mov.w	ip, #10
 800d978:	4621      	mov	r1, r4
 800d97a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d97e:	3b30      	subs	r3, #48	; 0x30
 800d980:	2b09      	cmp	r3, #9
 800d982:	d94e      	bls.n	800da22 <_svfiprintf_r+0x17e>
 800d984:	b1b0      	cbz	r0, 800d9b4 <_svfiprintf_r+0x110>
 800d986:	9207      	str	r2, [sp, #28]
 800d988:	e014      	b.n	800d9b4 <_svfiprintf_r+0x110>
 800d98a:	eba0 0308 	sub.w	r3, r0, r8
 800d98e:	fa09 f303 	lsl.w	r3, r9, r3
 800d992:	4313      	orrs	r3, r2
 800d994:	9304      	str	r3, [sp, #16]
 800d996:	46a2      	mov	sl, r4
 800d998:	e7d2      	b.n	800d940 <_svfiprintf_r+0x9c>
 800d99a:	9b03      	ldr	r3, [sp, #12]
 800d99c:	1d19      	adds	r1, r3, #4
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	9103      	str	r1, [sp, #12]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	bfbb      	ittet	lt
 800d9a6:	425b      	neglt	r3, r3
 800d9a8:	f042 0202 	orrlt.w	r2, r2, #2
 800d9ac:	9307      	strge	r3, [sp, #28]
 800d9ae:	9307      	strlt	r3, [sp, #28]
 800d9b0:	bfb8      	it	lt
 800d9b2:	9204      	strlt	r2, [sp, #16]
 800d9b4:	7823      	ldrb	r3, [r4, #0]
 800d9b6:	2b2e      	cmp	r3, #46	; 0x2e
 800d9b8:	d10c      	bne.n	800d9d4 <_svfiprintf_r+0x130>
 800d9ba:	7863      	ldrb	r3, [r4, #1]
 800d9bc:	2b2a      	cmp	r3, #42	; 0x2a
 800d9be:	d135      	bne.n	800da2c <_svfiprintf_r+0x188>
 800d9c0:	9b03      	ldr	r3, [sp, #12]
 800d9c2:	1d1a      	adds	r2, r3, #4
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	9203      	str	r2, [sp, #12]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	bfb8      	it	lt
 800d9cc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d9d0:	3402      	adds	r4, #2
 800d9d2:	9305      	str	r3, [sp, #20]
 800d9d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800daa0 <_svfiprintf_r+0x1fc>
 800d9d8:	7821      	ldrb	r1, [r4, #0]
 800d9da:	2203      	movs	r2, #3
 800d9dc:	4650      	mov	r0, sl
 800d9de:	f7f2 fbff 	bl	80001e0 <memchr>
 800d9e2:	b140      	cbz	r0, 800d9f6 <_svfiprintf_r+0x152>
 800d9e4:	2340      	movs	r3, #64	; 0x40
 800d9e6:	eba0 000a 	sub.w	r0, r0, sl
 800d9ea:	fa03 f000 	lsl.w	r0, r3, r0
 800d9ee:	9b04      	ldr	r3, [sp, #16]
 800d9f0:	4303      	orrs	r3, r0
 800d9f2:	3401      	adds	r4, #1
 800d9f4:	9304      	str	r3, [sp, #16]
 800d9f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9fa:	4826      	ldr	r0, [pc, #152]	; (800da94 <_svfiprintf_r+0x1f0>)
 800d9fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da00:	2206      	movs	r2, #6
 800da02:	f7f2 fbed 	bl	80001e0 <memchr>
 800da06:	2800      	cmp	r0, #0
 800da08:	d038      	beq.n	800da7c <_svfiprintf_r+0x1d8>
 800da0a:	4b23      	ldr	r3, [pc, #140]	; (800da98 <_svfiprintf_r+0x1f4>)
 800da0c:	bb1b      	cbnz	r3, 800da56 <_svfiprintf_r+0x1b2>
 800da0e:	9b03      	ldr	r3, [sp, #12]
 800da10:	3307      	adds	r3, #7
 800da12:	f023 0307 	bic.w	r3, r3, #7
 800da16:	3308      	adds	r3, #8
 800da18:	9303      	str	r3, [sp, #12]
 800da1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da1c:	4433      	add	r3, r6
 800da1e:	9309      	str	r3, [sp, #36]	; 0x24
 800da20:	e767      	b.n	800d8f2 <_svfiprintf_r+0x4e>
 800da22:	fb0c 3202 	mla	r2, ip, r2, r3
 800da26:	460c      	mov	r4, r1
 800da28:	2001      	movs	r0, #1
 800da2a:	e7a5      	b.n	800d978 <_svfiprintf_r+0xd4>
 800da2c:	2300      	movs	r3, #0
 800da2e:	3401      	adds	r4, #1
 800da30:	9305      	str	r3, [sp, #20]
 800da32:	4619      	mov	r1, r3
 800da34:	f04f 0c0a 	mov.w	ip, #10
 800da38:	4620      	mov	r0, r4
 800da3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da3e:	3a30      	subs	r2, #48	; 0x30
 800da40:	2a09      	cmp	r2, #9
 800da42:	d903      	bls.n	800da4c <_svfiprintf_r+0x1a8>
 800da44:	2b00      	cmp	r3, #0
 800da46:	d0c5      	beq.n	800d9d4 <_svfiprintf_r+0x130>
 800da48:	9105      	str	r1, [sp, #20]
 800da4a:	e7c3      	b.n	800d9d4 <_svfiprintf_r+0x130>
 800da4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800da50:	4604      	mov	r4, r0
 800da52:	2301      	movs	r3, #1
 800da54:	e7f0      	b.n	800da38 <_svfiprintf_r+0x194>
 800da56:	ab03      	add	r3, sp, #12
 800da58:	9300      	str	r3, [sp, #0]
 800da5a:	462a      	mov	r2, r5
 800da5c:	4b0f      	ldr	r3, [pc, #60]	; (800da9c <_svfiprintf_r+0x1f8>)
 800da5e:	a904      	add	r1, sp, #16
 800da60:	4638      	mov	r0, r7
 800da62:	f3af 8000 	nop.w
 800da66:	1c42      	adds	r2, r0, #1
 800da68:	4606      	mov	r6, r0
 800da6a:	d1d6      	bne.n	800da1a <_svfiprintf_r+0x176>
 800da6c:	89ab      	ldrh	r3, [r5, #12]
 800da6e:	065b      	lsls	r3, r3, #25
 800da70:	f53f af2c 	bmi.w	800d8cc <_svfiprintf_r+0x28>
 800da74:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da76:	b01d      	add	sp, #116	; 0x74
 800da78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da7c:	ab03      	add	r3, sp, #12
 800da7e:	9300      	str	r3, [sp, #0]
 800da80:	462a      	mov	r2, r5
 800da82:	4b06      	ldr	r3, [pc, #24]	; (800da9c <_svfiprintf_r+0x1f8>)
 800da84:	a904      	add	r1, sp, #16
 800da86:	4638      	mov	r0, r7
 800da88:	f000 f87a 	bl	800db80 <_printf_i>
 800da8c:	e7eb      	b.n	800da66 <_svfiprintf_r+0x1c2>
 800da8e:	bf00      	nop
 800da90:	080107d8 	.word	0x080107d8
 800da94:	080107e2 	.word	0x080107e2
 800da98:	00000000 	.word	0x00000000
 800da9c:	0800d7ed 	.word	0x0800d7ed
 800daa0:	080107de 	.word	0x080107de

0800daa4 <_printf_common>:
 800daa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800daa8:	4616      	mov	r6, r2
 800daaa:	4699      	mov	r9, r3
 800daac:	688a      	ldr	r2, [r1, #8]
 800daae:	690b      	ldr	r3, [r1, #16]
 800dab0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dab4:	4293      	cmp	r3, r2
 800dab6:	bfb8      	it	lt
 800dab8:	4613      	movlt	r3, r2
 800daba:	6033      	str	r3, [r6, #0]
 800dabc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dac0:	4607      	mov	r7, r0
 800dac2:	460c      	mov	r4, r1
 800dac4:	b10a      	cbz	r2, 800daca <_printf_common+0x26>
 800dac6:	3301      	adds	r3, #1
 800dac8:	6033      	str	r3, [r6, #0]
 800daca:	6823      	ldr	r3, [r4, #0]
 800dacc:	0699      	lsls	r1, r3, #26
 800dace:	bf42      	ittt	mi
 800dad0:	6833      	ldrmi	r3, [r6, #0]
 800dad2:	3302      	addmi	r3, #2
 800dad4:	6033      	strmi	r3, [r6, #0]
 800dad6:	6825      	ldr	r5, [r4, #0]
 800dad8:	f015 0506 	ands.w	r5, r5, #6
 800dadc:	d106      	bne.n	800daec <_printf_common+0x48>
 800dade:	f104 0a19 	add.w	sl, r4, #25
 800dae2:	68e3      	ldr	r3, [r4, #12]
 800dae4:	6832      	ldr	r2, [r6, #0]
 800dae6:	1a9b      	subs	r3, r3, r2
 800dae8:	42ab      	cmp	r3, r5
 800daea:	dc26      	bgt.n	800db3a <_printf_common+0x96>
 800daec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800daf0:	1e13      	subs	r3, r2, #0
 800daf2:	6822      	ldr	r2, [r4, #0]
 800daf4:	bf18      	it	ne
 800daf6:	2301      	movne	r3, #1
 800daf8:	0692      	lsls	r2, r2, #26
 800dafa:	d42b      	bmi.n	800db54 <_printf_common+0xb0>
 800dafc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800db00:	4649      	mov	r1, r9
 800db02:	4638      	mov	r0, r7
 800db04:	47c0      	blx	r8
 800db06:	3001      	adds	r0, #1
 800db08:	d01e      	beq.n	800db48 <_printf_common+0xa4>
 800db0a:	6823      	ldr	r3, [r4, #0]
 800db0c:	68e5      	ldr	r5, [r4, #12]
 800db0e:	6832      	ldr	r2, [r6, #0]
 800db10:	f003 0306 	and.w	r3, r3, #6
 800db14:	2b04      	cmp	r3, #4
 800db16:	bf08      	it	eq
 800db18:	1aad      	subeq	r5, r5, r2
 800db1a:	68a3      	ldr	r3, [r4, #8]
 800db1c:	6922      	ldr	r2, [r4, #16]
 800db1e:	bf0c      	ite	eq
 800db20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800db24:	2500      	movne	r5, #0
 800db26:	4293      	cmp	r3, r2
 800db28:	bfc4      	itt	gt
 800db2a:	1a9b      	subgt	r3, r3, r2
 800db2c:	18ed      	addgt	r5, r5, r3
 800db2e:	2600      	movs	r6, #0
 800db30:	341a      	adds	r4, #26
 800db32:	42b5      	cmp	r5, r6
 800db34:	d11a      	bne.n	800db6c <_printf_common+0xc8>
 800db36:	2000      	movs	r0, #0
 800db38:	e008      	b.n	800db4c <_printf_common+0xa8>
 800db3a:	2301      	movs	r3, #1
 800db3c:	4652      	mov	r2, sl
 800db3e:	4649      	mov	r1, r9
 800db40:	4638      	mov	r0, r7
 800db42:	47c0      	blx	r8
 800db44:	3001      	adds	r0, #1
 800db46:	d103      	bne.n	800db50 <_printf_common+0xac>
 800db48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800db4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db50:	3501      	adds	r5, #1
 800db52:	e7c6      	b.n	800dae2 <_printf_common+0x3e>
 800db54:	18e1      	adds	r1, r4, r3
 800db56:	1c5a      	adds	r2, r3, #1
 800db58:	2030      	movs	r0, #48	; 0x30
 800db5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800db5e:	4422      	add	r2, r4
 800db60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800db64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800db68:	3302      	adds	r3, #2
 800db6a:	e7c7      	b.n	800dafc <_printf_common+0x58>
 800db6c:	2301      	movs	r3, #1
 800db6e:	4622      	mov	r2, r4
 800db70:	4649      	mov	r1, r9
 800db72:	4638      	mov	r0, r7
 800db74:	47c0      	blx	r8
 800db76:	3001      	adds	r0, #1
 800db78:	d0e6      	beq.n	800db48 <_printf_common+0xa4>
 800db7a:	3601      	adds	r6, #1
 800db7c:	e7d9      	b.n	800db32 <_printf_common+0x8e>
	...

0800db80 <_printf_i>:
 800db80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db84:	7e0f      	ldrb	r7, [r1, #24]
 800db86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800db88:	2f78      	cmp	r7, #120	; 0x78
 800db8a:	4691      	mov	r9, r2
 800db8c:	4680      	mov	r8, r0
 800db8e:	460c      	mov	r4, r1
 800db90:	469a      	mov	sl, r3
 800db92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800db96:	d807      	bhi.n	800dba8 <_printf_i+0x28>
 800db98:	2f62      	cmp	r7, #98	; 0x62
 800db9a:	d80a      	bhi.n	800dbb2 <_printf_i+0x32>
 800db9c:	2f00      	cmp	r7, #0
 800db9e:	f000 80d8 	beq.w	800dd52 <_printf_i+0x1d2>
 800dba2:	2f58      	cmp	r7, #88	; 0x58
 800dba4:	f000 80a3 	beq.w	800dcee <_printf_i+0x16e>
 800dba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dbac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dbb0:	e03a      	b.n	800dc28 <_printf_i+0xa8>
 800dbb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dbb6:	2b15      	cmp	r3, #21
 800dbb8:	d8f6      	bhi.n	800dba8 <_printf_i+0x28>
 800dbba:	a101      	add	r1, pc, #4	; (adr r1, 800dbc0 <_printf_i+0x40>)
 800dbbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dbc0:	0800dc19 	.word	0x0800dc19
 800dbc4:	0800dc2d 	.word	0x0800dc2d
 800dbc8:	0800dba9 	.word	0x0800dba9
 800dbcc:	0800dba9 	.word	0x0800dba9
 800dbd0:	0800dba9 	.word	0x0800dba9
 800dbd4:	0800dba9 	.word	0x0800dba9
 800dbd8:	0800dc2d 	.word	0x0800dc2d
 800dbdc:	0800dba9 	.word	0x0800dba9
 800dbe0:	0800dba9 	.word	0x0800dba9
 800dbe4:	0800dba9 	.word	0x0800dba9
 800dbe8:	0800dba9 	.word	0x0800dba9
 800dbec:	0800dd39 	.word	0x0800dd39
 800dbf0:	0800dc5d 	.word	0x0800dc5d
 800dbf4:	0800dd1b 	.word	0x0800dd1b
 800dbf8:	0800dba9 	.word	0x0800dba9
 800dbfc:	0800dba9 	.word	0x0800dba9
 800dc00:	0800dd5b 	.word	0x0800dd5b
 800dc04:	0800dba9 	.word	0x0800dba9
 800dc08:	0800dc5d 	.word	0x0800dc5d
 800dc0c:	0800dba9 	.word	0x0800dba9
 800dc10:	0800dba9 	.word	0x0800dba9
 800dc14:	0800dd23 	.word	0x0800dd23
 800dc18:	682b      	ldr	r3, [r5, #0]
 800dc1a:	1d1a      	adds	r2, r3, #4
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	602a      	str	r2, [r5, #0]
 800dc20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dc24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dc28:	2301      	movs	r3, #1
 800dc2a:	e0a3      	b.n	800dd74 <_printf_i+0x1f4>
 800dc2c:	6820      	ldr	r0, [r4, #0]
 800dc2e:	6829      	ldr	r1, [r5, #0]
 800dc30:	0606      	lsls	r6, r0, #24
 800dc32:	f101 0304 	add.w	r3, r1, #4
 800dc36:	d50a      	bpl.n	800dc4e <_printf_i+0xce>
 800dc38:	680e      	ldr	r6, [r1, #0]
 800dc3a:	602b      	str	r3, [r5, #0]
 800dc3c:	2e00      	cmp	r6, #0
 800dc3e:	da03      	bge.n	800dc48 <_printf_i+0xc8>
 800dc40:	232d      	movs	r3, #45	; 0x2d
 800dc42:	4276      	negs	r6, r6
 800dc44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dc48:	485e      	ldr	r0, [pc, #376]	; (800ddc4 <_printf_i+0x244>)
 800dc4a:	230a      	movs	r3, #10
 800dc4c:	e019      	b.n	800dc82 <_printf_i+0x102>
 800dc4e:	680e      	ldr	r6, [r1, #0]
 800dc50:	602b      	str	r3, [r5, #0]
 800dc52:	f010 0f40 	tst.w	r0, #64	; 0x40
 800dc56:	bf18      	it	ne
 800dc58:	b236      	sxthne	r6, r6
 800dc5a:	e7ef      	b.n	800dc3c <_printf_i+0xbc>
 800dc5c:	682b      	ldr	r3, [r5, #0]
 800dc5e:	6820      	ldr	r0, [r4, #0]
 800dc60:	1d19      	adds	r1, r3, #4
 800dc62:	6029      	str	r1, [r5, #0]
 800dc64:	0601      	lsls	r1, r0, #24
 800dc66:	d501      	bpl.n	800dc6c <_printf_i+0xec>
 800dc68:	681e      	ldr	r6, [r3, #0]
 800dc6a:	e002      	b.n	800dc72 <_printf_i+0xf2>
 800dc6c:	0646      	lsls	r6, r0, #25
 800dc6e:	d5fb      	bpl.n	800dc68 <_printf_i+0xe8>
 800dc70:	881e      	ldrh	r6, [r3, #0]
 800dc72:	4854      	ldr	r0, [pc, #336]	; (800ddc4 <_printf_i+0x244>)
 800dc74:	2f6f      	cmp	r7, #111	; 0x6f
 800dc76:	bf0c      	ite	eq
 800dc78:	2308      	moveq	r3, #8
 800dc7a:	230a      	movne	r3, #10
 800dc7c:	2100      	movs	r1, #0
 800dc7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dc82:	6865      	ldr	r5, [r4, #4]
 800dc84:	60a5      	str	r5, [r4, #8]
 800dc86:	2d00      	cmp	r5, #0
 800dc88:	bfa2      	ittt	ge
 800dc8a:	6821      	ldrge	r1, [r4, #0]
 800dc8c:	f021 0104 	bicge.w	r1, r1, #4
 800dc90:	6021      	strge	r1, [r4, #0]
 800dc92:	b90e      	cbnz	r6, 800dc98 <_printf_i+0x118>
 800dc94:	2d00      	cmp	r5, #0
 800dc96:	d04d      	beq.n	800dd34 <_printf_i+0x1b4>
 800dc98:	4615      	mov	r5, r2
 800dc9a:	fbb6 f1f3 	udiv	r1, r6, r3
 800dc9e:	fb03 6711 	mls	r7, r3, r1, r6
 800dca2:	5dc7      	ldrb	r7, [r0, r7]
 800dca4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800dca8:	4637      	mov	r7, r6
 800dcaa:	42bb      	cmp	r3, r7
 800dcac:	460e      	mov	r6, r1
 800dcae:	d9f4      	bls.n	800dc9a <_printf_i+0x11a>
 800dcb0:	2b08      	cmp	r3, #8
 800dcb2:	d10b      	bne.n	800dccc <_printf_i+0x14c>
 800dcb4:	6823      	ldr	r3, [r4, #0]
 800dcb6:	07de      	lsls	r6, r3, #31
 800dcb8:	d508      	bpl.n	800dccc <_printf_i+0x14c>
 800dcba:	6923      	ldr	r3, [r4, #16]
 800dcbc:	6861      	ldr	r1, [r4, #4]
 800dcbe:	4299      	cmp	r1, r3
 800dcc0:	bfde      	ittt	le
 800dcc2:	2330      	movle	r3, #48	; 0x30
 800dcc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dcc8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800dccc:	1b52      	subs	r2, r2, r5
 800dcce:	6122      	str	r2, [r4, #16]
 800dcd0:	f8cd a000 	str.w	sl, [sp]
 800dcd4:	464b      	mov	r3, r9
 800dcd6:	aa03      	add	r2, sp, #12
 800dcd8:	4621      	mov	r1, r4
 800dcda:	4640      	mov	r0, r8
 800dcdc:	f7ff fee2 	bl	800daa4 <_printf_common>
 800dce0:	3001      	adds	r0, #1
 800dce2:	d14c      	bne.n	800dd7e <_printf_i+0x1fe>
 800dce4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dce8:	b004      	add	sp, #16
 800dcea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcee:	4835      	ldr	r0, [pc, #212]	; (800ddc4 <_printf_i+0x244>)
 800dcf0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800dcf4:	6829      	ldr	r1, [r5, #0]
 800dcf6:	6823      	ldr	r3, [r4, #0]
 800dcf8:	f851 6b04 	ldr.w	r6, [r1], #4
 800dcfc:	6029      	str	r1, [r5, #0]
 800dcfe:	061d      	lsls	r5, r3, #24
 800dd00:	d514      	bpl.n	800dd2c <_printf_i+0x1ac>
 800dd02:	07df      	lsls	r7, r3, #31
 800dd04:	bf44      	itt	mi
 800dd06:	f043 0320 	orrmi.w	r3, r3, #32
 800dd0a:	6023      	strmi	r3, [r4, #0]
 800dd0c:	b91e      	cbnz	r6, 800dd16 <_printf_i+0x196>
 800dd0e:	6823      	ldr	r3, [r4, #0]
 800dd10:	f023 0320 	bic.w	r3, r3, #32
 800dd14:	6023      	str	r3, [r4, #0]
 800dd16:	2310      	movs	r3, #16
 800dd18:	e7b0      	b.n	800dc7c <_printf_i+0xfc>
 800dd1a:	6823      	ldr	r3, [r4, #0]
 800dd1c:	f043 0320 	orr.w	r3, r3, #32
 800dd20:	6023      	str	r3, [r4, #0]
 800dd22:	2378      	movs	r3, #120	; 0x78
 800dd24:	4828      	ldr	r0, [pc, #160]	; (800ddc8 <_printf_i+0x248>)
 800dd26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dd2a:	e7e3      	b.n	800dcf4 <_printf_i+0x174>
 800dd2c:	0659      	lsls	r1, r3, #25
 800dd2e:	bf48      	it	mi
 800dd30:	b2b6      	uxthmi	r6, r6
 800dd32:	e7e6      	b.n	800dd02 <_printf_i+0x182>
 800dd34:	4615      	mov	r5, r2
 800dd36:	e7bb      	b.n	800dcb0 <_printf_i+0x130>
 800dd38:	682b      	ldr	r3, [r5, #0]
 800dd3a:	6826      	ldr	r6, [r4, #0]
 800dd3c:	6961      	ldr	r1, [r4, #20]
 800dd3e:	1d18      	adds	r0, r3, #4
 800dd40:	6028      	str	r0, [r5, #0]
 800dd42:	0635      	lsls	r5, r6, #24
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	d501      	bpl.n	800dd4c <_printf_i+0x1cc>
 800dd48:	6019      	str	r1, [r3, #0]
 800dd4a:	e002      	b.n	800dd52 <_printf_i+0x1d2>
 800dd4c:	0670      	lsls	r0, r6, #25
 800dd4e:	d5fb      	bpl.n	800dd48 <_printf_i+0x1c8>
 800dd50:	8019      	strh	r1, [r3, #0]
 800dd52:	2300      	movs	r3, #0
 800dd54:	6123      	str	r3, [r4, #16]
 800dd56:	4615      	mov	r5, r2
 800dd58:	e7ba      	b.n	800dcd0 <_printf_i+0x150>
 800dd5a:	682b      	ldr	r3, [r5, #0]
 800dd5c:	1d1a      	adds	r2, r3, #4
 800dd5e:	602a      	str	r2, [r5, #0]
 800dd60:	681d      	ldr	r5, [r3, #0]
 800dd62:	6862      	ldr	r2, [r4, #4]
 800dd64:	2100      	movs	r1, #0
 800dd66:	4628      	mov	r0, r5
 800dd68:	f7f2 fa3a 	bl	80001e0 <memchr>
 800dd6c:	b108      	cbz	r0, 800dd72 <_printf_i+0x1f2>
 800dd6e:	1b40      	subs	r0, r0, r5
 800dd70:	6060      	str	r0, [r4, #4]
 800dd72:	6863      	ldr	r3, [r4, #4]
 800dd74:	6123      	str	r3, [r4, #16]
 800dd76:	2300      	movs	r3, #0
 800dd78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd7c:	e7a8      	b.n	800dcd0 <_printf_i+0x150>
 800dd7e:	6923      	ldr	r3, [r4, #16]
 800dd80:	462a      	mov	r2, r5
 800dd82:	4649      	mov	r1, r9
 800dd84:	4640      	mov	r0, r8
 800dd86:	47d0      	blx	sl
 800dd88:	3001      	adds	r0, #1
 800dd8a:	d0ab      	beq.n	800dce4 <_printf_i+0x164>
 800dd8c:	6823      	ldr	r3, [r4, #0]
 800dd8e:	079b      	lsls	r3, r3, #30
 800dd90:	d413      	bmi.n	800ddba <_printf_i+0x23a>
 800dd92:	68e0      	ldr	r0, [r4, #12]
 800dd94:	9b03      	ldr	r3, [sp, #12]
 800dd96:	4298      	cmp	r0, r3
 800dd98:	bfb8      	it	lt
 800dd9a:	4618      	movlt	r0, r3
 800dd9c:	e7a4      	b.n	800dce8 <_printf_i+0x168>
 800dd9e:	2301      	movs	r3, #1
 800dda0:	4632      	mov	r2, r6
 800dda2:	4649      	mov	r1, r9
 800dda4:	4640      	mov	r0, r8
 800dda6:	47d0      	blx	sl
 800dda8:	3001      	adds	r0, #1
 800ddaa:	d09b      	beq.n	800dce4 <_printf_i+0x164>
 800ddac:	3501      	adds	r5, #1
 800ddae:	68e3      	ldr	r3, [r4, #12]
 800ddb0:	9903      	ldr	r1, [sp, #12]
 800ddb2:	1a5b      	subs	r3, r3, r1
 800ddb4:	42ab      	cmp	r3, r5
 800ddb6:	dcf2      	bgt.n	800dd9e <_printf_i+0x21e>
 800ddb8:	e7eb      	b.n	800dd92 <_printf_i+0x212>
 800ddba:	2500      	movs	r5, #0
 800ddbc:	f104 0619 	add.w	r6, r4, #25
 800ddc0:	e7f5      	b.n	800ddae <_printf_i+0x22e>
 800ddc2:	bf00      	nop
 800ddc4:	080107e9 	.word	0x080107e9
 800ddc8:	080107fa 	.word	0x080107fa

0800ddcc <memmove>:
 800ddcc:	4288      	cmp	r0, r1
 800ddce:	b510      	push	{r4, lr}
 800ddd0:	eb01 0402 	add.w	r4, r1, r2
 800ddd4:	d902      	bls.n	800dddc <memmove+0x10>
 800ddd6:	4284      	cmp	r4, r0
 800ddd8:	4623      	mov	r3, r4
 800ddda:	d807      	bhi.n	800ddec <memmove+0x20>
 800dddc:	1e43      	subs	r3, r0, #1
 800ddde:	42a1      	cmp	r1, r4
 800dde0:	d008      	beq.n	800ddf4 <memmove+0x28>
 800dde2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dde6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ddea:	e7f8      	b.n	800ddde <memmove+0x12>
 800ddec:	4402      	add	r2, r0
 800ddee:	4601      	mov	r1, r0
 800ddf0:	428a      	cmp	r2, r1
 800ddf2:	d100      	bne.n	800ddf6 <memmove+0x2a>
 800ddf4:	bd10      	pop	{r4, pc}
 800ddf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ddfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ddfe:	e7f7      	b.n	800ddf0 <memmove+0x24>

0800de00 <_realloc_r>:
 800de00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de04:	4680      	mov	r8, r0
 800de06:	4614      	mov	r4, r2
 800de08:	460e      	mov	r6, r1
 800de0a:	b921      	cbnz	r1, 800de16 <_realloc_r+0x16>
 800de0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de10:	4611      	mov	r1, r2
 800de12:	f7ff bb85 	b.w	800d520 <_malloc_r>
 800de16:	b92a      	cbnz	r2, 800de24 <_realloc_r+0x24>
 800de18:	f7ff fc9c 	bl	800d754 <_free_r>
 800de1c:	4625      	mov	r5, r4
 800de1e:	4628      	mov	r0, r5
 800de20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de24:	f000 f81b 	bl	800de5e <_malloc_usable_size_r>
 800de28:	4284      	cmp	r4, r0
 800de2a:	4607      	mov	r7, r0
 800de2c:	d802      	bhi.n	800de34 <_realloc_r+0x34>
 800de2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de32:	d812      	bhi.n	800de5a <_realloc_r+0x5a>
 800de34:	4621      	mov	r1, r4
 800de36:	4640      	mov	r0, r8
 800de38:	f7ff fb72 	bl	800d520 <_malloc_r>
 800de3c:	4605      	mov	r5, r0
 800de3e:	2800      	cmp	r0, #0
 800de40:	d0ed      	beq.n	800de1e <_realloc_r+0x1e>
 800de42:	42bc      	cmp	r4, r7
 800de44:	4622      	mov	r2, r4
 800de46:	4631      	mov	r1, r6
 800de48:	bf28      	it	cs
 800de4a:	463a      	movcs	r2, r7
 800de4c:	f7ff fb32 	bl	800d4b4 <memcpy>
 800de50:	4631      	mov	r1, r6
 800de52:	4640      	mov	r0, r8
 800de54:	f7ff fc7e 	bl	800d754 <_free_r>
 800de58:	e7e1      	b.n	800de1e <_realloc_r+0x1e>
 800de5a:	4635      	mov	r5, r6
 800de5c:	e7df      	b.n	800de1e <_realloc_r+0x1e>

0800de5e <_malloc_usable_size_r>:
 800de5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de62:	1f18      	subs	r0, r3, #4
 800de64:	2b00      	cmp	r3, #0
 800de66:	bfbc      	itt	lt
 800de68:	580b      	ldrlt	r3, [r1, r0]
 800de6a:	18c0      	addlt	r0, r0, r3
 800de6c:	4770      	bx	lr
	...

0800de70 <cos>:
 800de70:	ec51 0b10 	vmov	r0, r1, d0
 800de74:	4a20      	ldr	r2, [pc, #128]	; (800def8 <cos+0x88>)
 800de76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800de7a:	4293      	cmp	r3, r2
 800de7c:	dd20      	ble.n	800dec0 <cos+0x50>
 800de7e:	b500      	push	{lr}
 800de80:	4a1e      	ldr	r2, [pc, #120]	; (800defc <cos+0x8c>)
 800de82:	4293      	cmp	r3, r2
 800de84:	b085      	sub	sp, #20
 800de86:	dd09      	ble.n	800de9c <cos+0x2c>
 800de88:	ee10 2a10 	vmov	r2, s0
 800de8c:	460b      	mov	r3, r1
 800de8e:	f7f2 f9fb 	bl	8000288 <__aeabi_dsub>
 800de92:	ec41 0b10 	vmov	d0, r0, r1
 800de96:	b005      	add	sp, #20
 800de98:	f85d fb04 	ldr.w	pc, [sp], #4
 800de9c:	4668      	mov	r0, sp
 800de9e:	f000 feab 	bl	800ebf8 <__ieee754_rem_pio2>
 800dea2:	f000 0003 	and.w	r0, r0, #3
 800dea6:	2801      	cmp	r0, #1
 800dea8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800deac:	ed9d 0b00 	vldr	d0, [sp]
 800deb0:	d00a      	beq.n	800dec8 <cos+0x58>
 800deb2:	2802      	cmp	r0, #2
 800deb4:	d016      	beq.n	800dee4 <cos+0x74>
 800deb6:	b190      	cbz	r0, 800dede <cos+0x6e>
 800deb8:	2001      	movs	r0, #1
 800deba:	f001 fef9 	bl	800fcb0 <__kernel_sin>
 800debe:	e7ea      	b.n	800de96 <cos+0x26>
 800dec0:	ed9f 1b0b 	vldr	d1, [pc, #44]	; 800def0 <cos+0x80>
 800dec4:	f001 b98c 	b.w	800f1e0 <__kernel_cos>
 800dec8:	f001 fef2 	bl	800fcb0 <__kernel_sin>
 800decc:	ec53 2b10 	vmov	r2, r3, d0
 800ded0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ded4:	ee00 3a90 	vmov	s1, r3
 800ded8:	b005      	add	sp, #20
 800deda:	f85d fb04 	ldr.w	pc, [sp], #4
 800dede:	f001 f97f 	bl	800f1e0 <__kernel_cos>
 800dee2:	e7d8      	b.n	800de96 <cos+0x26>
 800dee4:	f001 f97c 	bl	800f1e0 <__kernel_cos>
 800dee8:	e7f0      	b.n	800decc <cos+0x5c>
 800deea:	bf00      	nop
 800deec:	f3af 8000 	nop.w
	...
 800def8:	3fe921fb 	.word	0x3fe921fb
 800defc:	7fefffff 	.word	0x7fefffff

0800df00 <sin>:
 800df00:	ec51 0b10 	vmov	r0, r1, d0
 800df04:	4a20      	ldr	r2, [pc, #128]	; (800df88 <sin+0x88>)
 800df06:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800df0a:	4293      	cmp	r3, r2
 800df0c:	dd27      	ble.n	800df5e <sin+0x5e>
 800df0e:	b500      	push	{lr}
 800df10:	4a1e      	ldr	r2, [pc, #120]	; (800df8c <sin+0x8c>)
 800df12:	4293      	cmp	r3, r2
 800df14:	b085      	sub	sp, #20
 800df16:	dd09      	ble.n	800df2c <sin+0x2c>
 800df18:	ee10 2a10 	vmov	r2, s0
 800df1c:	460b      	mov	r3, r1
 800df1e:	f7f2 f9b3 	bl	8000288 <__aeabi_dsub>
 800df22:	ec41 0b10 	vmov	d0, r0, r1
 800df26:	b005      	add	sp, #20
 800df28:	f85d fb04 	ldr.w	pc, [sp], #4
 800df2c:	4668      	mov	r0, sp
 800df2e:	f000 fe63 	bl	800ebf8 <__ieee754_rem_pio2>
 800df32:	f000 0003 	and.w	r0, r0, #3
 800df36:	2801      	cmp	r0, #1
 800df38:	ed9d 1b02 	vldr	d1, [sp, #8]
 800df3c:	ed9d 0b00 	vldr	d0, [sp]
 800df40:	d012      	beq.n	800df68 <sin+0x68>
 800df42:	2802      	cmp	r0, #2
 800df44:	d017      	beq.n	800df76 <sin+0x76>
 800df46:	b190      	cbz	r0, 800df6e <sin+0x6e>
 800df48:	f001 f94a 	bl	800f1e0 <__kernel_cos>
 800df4c:	ec53 2b10 	vmov	r2, r3, d0
 800df50:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800df54:	ee00 3a90 	vmov	s1, r3
 800df58:	b005      	add	sp, #20
 800df5a:	f85d fb04 	ldr.w	pc, [sp], #4
 800df5e:	ed9f 1b08 	vldr	d1, [pc, #32]	; 800df80 <sin+0x80>
 800df62:	2000      	movs	r0, #0
 800df64:	f001 bea4 	b.w	800fcb0 <__kernel_sin>
 800df68:	f001 f93a 	bl	800f1e0 <__kernel_cos>
 800df6c:	e7db      	b.n	800df26 <sin+0x26>
 800df6e:	2001      	movs	r0, #1
 800df70:	f001 fe9e 	bl	800fcb0 <__kernel_sin>
 800df74:	e7d7      	b.n	800df26 <sin+0x26>
 800df76:	2001      	movs	r0, #1
 800df78:	f001 fe9a 	bl	800fcb0 <__kernel_sin>
 800df7c:	e7e6      	b.n	800df4c <sin+0x4c>
 800df7e:	bf00      	nop
	...
 800df88:	3fe921fb 	.word	0x3fe921fb
 800df8c:	7fefffff 	.word	0x7fefffff

0800df90 <pow>:
 800df90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df92:	ed2d 8b02 	vpush	{d8}
 800df96:	ec55 4b11 	vmov	r4, r5, d1
 800df9a:	ec57 6b10 	vmov	r6, r7, d0
 800df9e:	f000 f86f 	bl	800e080 <__ieee754_pow>
 800dfa2:	4622      	mov	r2, r4
 800dfa4:	462b      	mov	r3, r5
 800dfa6:	4620      	mov	r0, r4
 800dfa8:	4629      	mov	r1, r5
 800dfaa:	eeb0 8a40 	vmov.f32	s16, s0
 800dfae:	eef0 8a60 	vmov.f32	s17, s1
 800dfb2:	f7f2 fdbb 	bl	8000b2c <__aeabi_dcmpun>
 800dfb6:	b978      	cbnz	r0, 800dfd8 <pow+0x48>
 800dfb8:	2200      	movs	r2, #0
 800dfba:	2300      	movs	r3, #0
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	4639      	mov	r1, r7
 800dfc0:	f7f2 fd82 	bl	8000ac8 <__aeabi_dcmpeq>
 800dfc4:	b1f0      	cbz	r0, 800e004 <pow+0x74>
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	2300      	movs	r3, #0
 800dfca:	4620      	mov	r0, r4
 800dfcc:	4629      	mov	r1, r5
 800dfce:	f7f2 fd7b 	bl	8000ac8 <__aeabi_dcmpeq>
 800dfd2:	b140      	cbz	r0, 800dfe6 <pow+0x56>
 800dfd4:	ed9f 8b28 	vldr	d8, [pc, #160]	; 800e078 <pow+0xe8>
 800dfd8:	eeb0 0a48 	vmov.f32	s0, s16
 800dfdc:	eef0 0a68 	vmov.f32	s1, s17
 800dfe0:	ecbd 8b02 	vpop	{d8}
 800dfe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dfe6:	ec45 4b10 	vmov	d0, r4, r5
 800dfea:	f001 ff5f 	bl	800feac <finite>
 800dfee:	2800      	cmp	r0, #0
 800dff0:	d0f2      	beq.n	800dfd8 <pow+0x48>
 800dff2:	4620      	mov	r0, r4
 800dff4:	4629      	mov	r1, r5
 800dff6:	2200      	movs	r2, #0
 800dff8:	2300      	movs	r3, #0
 800dffa:	f7f2 fd6f 	bl	8000adc <__aeabi_dcmplt>
 800dffe:	2800      	cmp	r0, #0
 800e000:	d0ea      	beq.n	800dfd8 <pow+0x48>
 800e002:	e02e      	b.n	800e062 <pow+0xd2>
 800e004:	eeb0 0a48 	vmov.f32	s0, s16
 800e008:	eef0 0a68 	vmov.f32	s1, s17
 800e00c:	f001 ff4e 	bl	800feac <finite>
 800e010:	b1a0      	cbz	r0, 800e03c <pow+0xac>
 800e012:	ec51 0b18 	vmov	r0, r1, d8
 800e016:	2200      	movs	r2, #0
 800e018:	2300      	movs	r3, #0
 800e01a:	f7f2 fd55 	bl	8000ac8 <__aeabi_dcmpeq>
 800e01e:	2800      	cmp	r0, #0
 800e020:	d0da      	beq.n	800dfd8 <pow+0x48>
 800e022:	ec47 6b10 	vmov	d0, r6, r7
 800e026:	f001 ff41 	bl	800feac <finite>
 800e02a:	2800      	cmp	r0, #0
 800e02c:	d0d4      	beq.n	800dfd8 <pow+0x48>
 800e02e:	ec45 4b10 	vmov	d0, r4, r5
 800e032:	f001 ff3b 	bl	800feac <finite>
 800e036:	2800      	cmp	r0, #0
 800e038:	d0ce      	beq.n	800dfd8 <pow+0x48>
 800e03a:	e012      	b.n	800e062 <pow+0xd2>
 800e03c:	ec47 6b10 	vmov	d0, r6, r7
 800e040:	f001 ff34 	bl	800feac <finite>
 800e044:	2800      	cmp	r0, #0
 800e046:	d0e4      	beq.n	800e012 <pow+0x82>
 800e048:	ec45 4b10 	vmov	d0, r4, r5
 800e04c:	f001 ff2e 	bl	800feac <finite>
 800e050:	2800      	cmp	r0, #0
 800e052:	d0de      	beq.n	800e012 <pow+0x82>
 800e054:	ec53 2b18 	vmov	r2, r3, d8
 800e058:	ec51 0b18 	vmov	r0, r1, d8
 800e05c:	f7f2 fd66 	bl	8000b2c <__aeabi_dcmpun>
 800e060:	b920      	cbnz	r0, 800e06c <pow+0xdc>
 800e062:	f7ff f9fb 	bl	800d45c <__errno>
 800e066:	2322      	movs	r3, #34	; 0x22
 800e068:	6003      	str	r3, [r0, #0]
 800e06a:	e7b5      	b.n	800dfd8 <pow+0x48>
 800e06c:	f7ff f9f6 	bl	800d45c <__errno>
 800e070:	2321      	movs	r3, #33	; 0x21
 800e072:	6003      	str	r3, [r0, #0]
 800e074:	e7b0      	b.n	800dfd8 <pow+0x48>
 800e076:	bf00      	nop
 800e078:	00000000 	.word	0x00000000
 800e07c:	3ff00000 	.word	0x3ff00000

0800e080 <__ieee754_pow>:
 800e080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e084:	ec55 4b11 	vmov	r4, r5, d1
 800e088:	ed2d 8b0c 	vpush	{d8-d13}
 800e08c:	f025 4a00 	bic.w	sl, r5, #2147483648	; 0x80000000
 800e090:	ea5a 0104 	orrs.w	r1, sl, r4
 800e094:	ec57 6b10 	vmov	r6, r7, d0
 800e098:	b087      	sub	sp, #28
 800e09a:	d115      	bne.n	800e0c8 <__ieee754_pow+0x48>
 800e09c:	19b3      	adds	r3, r6, r6
 800e09e:	487e      	ldr	r0, [pc, #504]	; (800e298 <__ieee754_pow+0x218>)
 800e0a0:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800e0a4:	4152      	adcs	r2, r2
 800e0a6:	4299      	cmp	r1, r3
 800e0a8:	eb70 0302 	sbcs.w	r3, r0, r2
 800e0ac:	d224      	bcs.n	800e0f8 <__ieee754_pow+0x78>
 800e0ae:	4622      	mov	r2, r4
 800e0b0:	462b      	mov	r3, r5
 800e0b2:	4630      	mov	r0, r6
 800e0b4:	4639      	mov	r1, r7
 800e0b6:	f7f2 f8e9 	bl	800028c <__adddf3>
 800e0ba:	ec41 0b10 	vmov	d0, r0, r1
 800e0be:	b007      	add	sp, #28
 800e0c0:	ecbd 8b0c 	vpop	{d8-d13}
 800e0c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0c8:	4974      	ldr	r1, [pc, #464]	; (800e29c <__ieee754_pow+0x21c>)
 800e0ca:	f027 4900 	bic.w	r9, r7, #2147483648	; 0x80000000
 800e0ce:	4589      	cmp	r9, r1
 800e0d0:	ee10 2a10 	vmov	r2, s0
 800e0d4:	46b8      	mov	r8, r7
 800e0d6:	dd16      	ble.n	800e106 <__ieee754_pow+0x86>
 800e0d8:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 800e0dc:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 800e0e0:	ea58 0802 	orrs.w	r8, r8, r2
 800e0e4:	d1e3      	bne.n	800e0ae <__ieee754_pow+0x2e>
 800e0e6:	1923      	adds	r3, r4, r4
 800e0e8:	496b      	ldr	r1, [pc, #428]	; (800e298 <__ieee754_pow+0x218>)
 800e0ea:	f485 2200 	eor.w	r2, r5, #524288	; 0x80000
 800e0ee:	4152      	adcs	r2, r2
 800e0f0:	4598      	cmp	r8, r3
 800e0f2:	eb71 0302 	sbcs.w	r3, r1, r2
 800e0f6:	d3da      	bcc.n	800e0ae <__ieee754_pow+0x2e>
 800e0f8:	ed9f 0b65 	vldr	d0, [pc, #404]	; 800e290 <__ieee754_pow+0x210>
 800e0fc:	b007      	add	sp, #28
 800e0fe:	ecbd 8b0c 	vpop	{d8-d13}
 800e102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e106:	ee11 3a10 	vmov	r3, s2
 800e10a:	46ab      	mov	fp, r5
 800e10c:	d042      	beq.n	800e194 <__ieee754_pow+0x114>
 800e10e:	4963      	ldr	r1, [pc, #396]	; (800e29c <__ieee754_pow+0x21c>)
 800e110:	458a      	cmp	sl, r1
 800e112:	dce1      	bgt.n	800e0d8 <__ieee754_pow+0x58>
 800e114:	f000 8094 	beq.w	800e240 <__ieee754_pow+0x1c0>
 800e118:	f1b8 0f00 	cmp.w	r8, #0
 800e11c:	db73      	blt.n	800e206 <__ieee754_pow+0x186>
 800e11e:	2100      	movs	r1, #0
 800e120:	9100      	str	r1, [sp, #0]
 800e122:	b97b      	cbnz	r3, 800e144 <__ieee754_pow+0xc4>
 800e124:	4b5d      	ldr	r3, [pc, #372]	; (800e29c <__ieee754_pow+0x21c>)
 800e126:	459a      	cmp	sl, r3
 800e128:	f000 808e 	beq.w	800e248 <__ieee754_pow+0x1c8>
 800e12c:	4b5c      	ldr	r3, [pc, #368]	; (800e2a0 <__ieee754_pow+0x220>)
 800e12e:	459a      	cmp	sl, r3
 800e130:	f000 80a2 	beq.w	800e278 <__ieee754_pow+0x1f8>
 800e134:	f1bb 4f80 	cmp.w	fp, #1073741824	; 0x40000000
 800e138:	f000 84c2 	beq.w	800eac0 <__ieee754_pow+0xa40>
 800e13c:	4b59      	ldr	r3, [pc, #356]	; (800e2a4 <__ieee754_pow+0x224>)
 800e13e:	459b      	cmp	fp, r3
 800e140:	f000 83d7 	beq.w	800e8f2 <__ieee754_pow+0x872>
 800e144:	ec47 6b10 	vmov	d0, r6, r7
 800e148:	9202      	str	r2, [sp, #8]
 800e14a:	f001 fea5 	bl	800fe98 <fabs>
 800e14e:	9a02      	ldr	r2, [sp, #8]
 800e150:	b362      	cbz	r2, 800e1ac <__ieee754_pow+0x12c>
 800e152:	9a00      	ldr	r2, [sp, #0]
 800e154:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800e158:	3b01      	subs	r3, #1
 800e15a:	9304      	str	r3, [sp, #16]
 800e15c:	4313      	orrs	r3, r2
 800e15e:	f000 8092 	beq.w	800e286 <__ieee754_pow+0x206>
 800e162:	4b51      	ldr	r3, [pc, #324]	; (800e2a8 <__ieee754_pow+0x228>)
 800e164:	459a      	cmp	sl, r3
 800e166:	f340 80a5 	ble.w	800e2b4 <__ieee754_pow+0x234>
 800e16a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e16e:	459a      	cmp	sl, r3
 800e170:	4b4e      	ldr	r3, [pc, #312]	; (800e2ac <__ieee754_pow+0x22c>)
 800e172:	f340 843f 	ble.w	800e9f4 <__ieee754_pow+0x974>
 800e176:	4599      	cmp	r9, r3
 800e178:	f340 84b4 	ble.w	800eae4 <__ieee754_pow+0xa64>
 800e17c:	f1bb 0f00 	cmp.w	fp, #0
 800e180:	f340 84b4 	ble.w	800eaec <__ieee754_pow+0xa6c>
 800e184:	2000      	movs	r0, #0
 800e186:	b007      	add	sp, #28
 800e188:	ecbd 8b0c 	vpop	{d8-d13}
 800e18c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e190:	f001 be78 	b.w	800fe84 <__math_oflow>
 800e194:	2e00      	cmp	r6, #0
 800e196:	d18a      	bne.n	800e0ae <__ieee754_pow+0x2e>
 800e198:	e7b9      	b.n	800e10e <__ieee754_pow+0x8e>
 800e19a:	ec47 6b10 	vmov	d0, r6, r7
 800e19e:	9200      	str	r2, [sp, #0]
 800e1a0:	f001 fe7a 	bl	800fe98 <fabs>
 800e1a4:	9a00      	ldr	r2, [sp, #0]
 800e1a6:	2a00      	cmp	r2, #0
 800e1a8:	d16d      	bne.n	800e286 <__ieee754_pow+0x206>
 800e1aa:	9200      	str	r2, [sp, #0]
 800e1ac:	f1b9 0f00 	cmp.w	r9, #0
 800e1b0:	d004      	beq.n	800e1bc <__ieee754_pow+0x13c>
 800e1b2:	4b3b      	ldr	r3, [pc, #236]	; (800e2a0 <__ieee754_pow+0x220>)
 800e1b4:	f028 4240 	bic.w	r2, r8, #3221225472	; 0xc0000000
 800e1b8:	429a      	cmp	r2, r3
 800e1ba:	d1ca      	bne.n	800e152 <__ieee754_pow+0xd2>
 800e1bc:	f1bb 0f00 	cmp.w	fp, #0
 800e1c0:	da07      	bge.n	800e1d2 <__ieee754_pow+0x152>
 800e1c2:	ec53 2b10 	vmov	r2, r3, d0
 800e1c6:	4936      	ldr	r1, [pc, #216]	; (800e2a0 <__ieee754_pow+0x220>)
 800e1c8:	2000      	movs	r0, #0
 800e1ca:	f7f2 fb3f 	bl	800084c <__aeabi_ddiv>
 800e1ce:	ec41 0b10 	vmov	d0, r0, r1
 800e1d2:	f1b8 0f00 	cmp.w	r8, #0
 800e1d6:	f6bf af72 	bge.w	800e0be <__ieee754_pow+0x3e>
 800e1da:	9b00      	ldr	r3, [sp, #0]
 800e1dc:	f109 4940 	add.w	r9, r9, #3221225472	; 0xc0000000
 800e1e0:	f509 1980 	add.w	r9, r9, #1048576	; 0x100000
 800e1e4:	ea59 0303 	orrs.w	r3, r9, r3
 800e1e8:	f040 8490 	bne.w	800eb0c <__ieee754_pow+0xa8c>
 800e1ec:	ec53 2b10 	vmov	r2, r3, d0
 800e1f0:	4610      	mov	r0, r2
 800e1f2:	4619      	mov	r1, r3
 800e1f4:	f7f2 f848 	bl	8000288 <__aeabi_dsub>
 800e1f8:	4602      	mov	r2, r0
 800e1fa:	460b      	mov	r3, r1
 800e1fc:	f7f2 fb26 	bl	800084c <__aeabi_ddiv>
 800e200:	ec41 0b10 	vmov	d0, r0, r1
 800e204:	e75b      	b.n	800e0be <__ieee754_pow+0x3e>
 800e206:	492a      	ldr	r1, [pc, #168]	; (800e2b0 <__ieee754_pow+0x230>)
 800e208:	458a      	cmp	sl, r1
 800e20a:	dc2f      	bgt.n	800e26c <__ieee754_pow+0x1ec>
 800e20c:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800e210:	458a      	cmp	sl, r1
 800e212:	dd0f      	ble.n	800e234 <__ieee754_pow+0x1b4>
 800e214:	ea4f 512a 	mov.w	r1, sl, asr #20
 800e218:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e21c:	2914      	cmp	r1, #20
 800e21e:	f340 8467 	ble.w	800eaf0 <__ieee754_pow+0xa70>
 800e222:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800e226:	fa23 f001 	lsr.w	r0, r3, r1
 800e22a:	fa00 f101 	lsl.w	r1, r0, r1
 800e22e:	4299      	cmp	r1, r3
 800e230:	f000 84a5 	beq.w	800eb7e <__ieee754_pow+0xafe>
 800e234:	2100      	movs	r1, #0
 800e236:	9100      	str	r1, [sp, #0]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	f43f af77 	beq.w	800e12c <__ieee754_pow+0xac>
 800e23e:	e781      	b.n	800e144 <__ieee754_pow+0xc4>
 800e240:	2b00      	cmp	r3, #0
 800e242:	f43f af69 	beq.w	800e118 <__ieee754_pow+0x98>
 800e246:	e747      	b.n	800e0d8 <__ieee754_pow+0x58>
 800e248:	f109 4340 	add.w	r3, r9, #3221225472	; 0xc0000000
 800e24c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e250:	4313      	orrs	r3, r2
 800e252:	f43f af51 	beq.w	800e0f8 <__ieee754_pow+0x78>
 800e256:	4b15      	ldr	r3, [pc, #84]	; (800e2ac <__ieee754_pow+0x22c>)
 800e258:	4599      	cmp	r9, r3
 800e25a:	f340 8384 	ble.w	800e966 <__ieee754_pow+0x8e6>
 800e25e:	f1bb 0f00 	cmp.w	fp, #0
 800e262:	f2c0 8461 	blt.w	800eb28 <__ieee754_pow+0xaa8>
 800e266:	ec45 4b10 	vmov	d0, r4, r5
 800e26a:	e728      	b.n	800e0be <__ieee754_pow+0x3e>
 800e26c:	2102      	movs	r1, #2
 800e26e:	9100      	str	r1, [sp, #0]
 800e270:	2b00      	cmp	r3, #0
 800e272:	f43f af57 	beq.w	800e124 <__ieee754_pow+0xa4>
 800e276:	e765      	b.n	800e144 <__ieee754_pow+0xc4>
 800e278:	f1bb 0f00 	cmp.w	fp, #0
 800e27c:	f2c0 8416 	blt.w	800eaac <__ieee754_pow+0xa2c>
 800e280:	ec47 6b10 	vmov	d0, r6, r7
 800e284:	e71b      	b.n	800e0be <__ieee754_pow+0x3e>
 800e286:	4632      	mov	r2, r6
 800e288:	463b      	mov	r3, r7
 800e28a:	e7b1      	b.n	800e1f0 <__ieee754_pow+0x170>
 800e28c:	f3af 8000 	nop.w
 800e290:	00000000 	.word	0x00000000
 800e294:	3ff00000 	.word	0x3ff00000
 800e298:	fff00000 	.word	0xfff00000
 800e29c:	7ff00000 	.word	0x7ff00000
 800e2a0:	3ff00000 	.word	0x3ff00000
 800e2a4:	3fe00000 	.word	0x3fe00000
 800e2a8:	41e00000 	.word	0x41e00000
 800e2ac:	3fefffff 	.word	0x3fefffff
 800e2b0:	433fffff 	.word	0x433fffff
 800e2b4:	4be4      	ldr	r3, [pc, #912]	; (800e648 <__ieee754_pow+0x5c8>)
 800e2b6:	ea08 0303 	and.w	r3, r8, r3
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	b953      	cbnz	r3, 800e2d4 <__ieee754_pow+0x254>
 800e2be:	ec51 0b10 	vmov	r0, r1, d0
 800e2c2:	4be2      	ldr	r3, [pc, #904]	; (800e64c <__ieee754_pow+0x5cc>)
 800e2c4:	f7f2 f998 	bl	80005f8 <__aeabi_dmul>
 800e2c8:	ec41 0b10 	vmov	d0, r0, r1
 800e2cc:	ee10 9a90 	vmov	r9, s1
 800e2d0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e2d4:	ea4f 5329 	mov.w	r3, r9, asr #20
 800e2d8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e2dc:	189a      	adds	r2, r3, r2
 800e2de:	4bdc      	ldr	r3, [pc, #880]	; (800e650 <__ieee754_pow+0x5d0>)
 800e2e0:	9205      	str	r2, [sp, #20]
 800e2e2:	f3c9 0913 	ubfx	r9, r9, #0, #20
 800e2e6:	f049 567f 	orr.w	r6, r9, #1069547520	; 0x3fc00000
 800e2ea:	4599      	cmp	r9, r3
 800e2ec:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800e2f0:	dd07      	ble.n	800e302 <__ieee754_pow+0x282>
 800e2f2:	4bd8      	ldr	r3, [pc, #864]	; (800e654 <__ieee754_pow+0x5d4>)
 800e2f4:	4599      	cmp	r9, r3
 800e2f6:	f340 841b 	ble.w	800eb30 <__ieee754_pow+0xab0>
 800e2fa:	3201      	adds	r2, #1
 800e2fc:	9205      	str	r2, [sp, #20]
 800e2fe:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 800e302:	ed9f 6bb9 	vldr	d6, [pc, #740]	; 800e5e8 <__ieee754_pow+0x568>
 800e306:	ed9f 7bba 	vldr	d7, [pc, #744]	; 800e5f0 <__ieee754_pow+0x570>
 800e30a:	ec53 2b16 	vmov	r2, r3, d6
 800e30e:	eeb0 ca47 	vmov.f32	s24, s14
 800e312:	eef0 ca67 	vmov.f32	s25, s15
 800e316:	2700      	movs	r7, #0
 800e318:	eeb0 da47 	vmov.f32	s26, s14
 800e31c:	eef0 da67 	vmov.f32	s27, s15
 800e320:	ec5b ab10 	vmov	sl, fp, d0
 800e324:	46b3      	mov	fp, r6
 800e326:	4650      	mov	r0, sl
 800e328:	4659      	mov	r1, fp
 800e32a:	ec43 2b1a 	vmov	d10, r2, r3
 800e32e:	f7f1 ffab 	bl	8000288 <__aeabi_dsub>
 800e332:	ec53 2b1a 	vmov	r2, r3, d10
 800e336:	4680      	mov	r8, r0
 800e338:	4689      	mov	r9, r1
 800e33a:	4650      	mov	r0, sl
 800e33c:	4659      	mov	r1, fp
 800e33e:	f7f1 ffa5 	bl	800028c <__adddf3>
 800e342:	4602      	mov	r2, r0
 800e344:	460b      	mov	r3, r1
 800e346:	2000      	movs	r0, #0
 800e348:	49c3      	ldr	r1, [pc, #780]	; (800e658 <__ieee754_pow+0x5d8>)
 800e34a:	f7f2 fa7f 	bl	800084c <__aeabi_ddiv>
 800e34e:	ec41 0b1b 	vmov	d11, r0, r1
 800e352:	4640      	mov	r0, r8
 800e354:	ec53 2b1b 	vmov	r2, r3, d11
 800e358:	4649      	mov	r1, r9
 800e35a:	f7f2 f94d 	bl	80005f8 <__aeabi_dmul>
 800e35e:	ec41 0b18 	vmov	d8, r0, r1
 800e362:	460a      	mov	r2, r1
 800e364:	4601      	mov	r1, r0
 800e366:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e36a:	2100      	movs	r1, #0
 800e36c:	9102      	str	r1, [sp, #8]
 800e36e:	1076      	asrs	r6, r6, #1
 800e370:	ec4b ab19 	vmov	d9, sl, fp
 800e374:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800e378:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
 800e37c:	f506 2300 	add.w	r3, r6, #524288	; 0x80000
 800e380:	2000      	movs	r0, #0
 800e382:	19d9      	adds	r1, r3, r7
 800e384:	4606      	mov	r6, r0
 800e386:	460f      	mov	r7, r1
 800e388:	4602      	mov	r2, r0
 800e38a:	460b      	mov	r3, r1
 800e38c:	4650      	mov	r0, sl
 800e38e:	4659      	mov	r1, fp
 800e390:	f7f2 f932 	bl	80005f8 <__aeabi_dmul>
 800e394:	4602      	mov	r2, r0
 800e396:	460b      	mov	r3, r1
 800e398:	4640      	mov	r0, r8
 800e39a:	4649      	mov	r1, r9
 800e39c:	f7f1 ff74 	bl	8000288 <__aeabi_dsub>
 800e3a0:	ec53 2b1a 	vmov	r2, r3, d10
 800e3a4:	4680      	mov	r8, r0
 800e3a6:	4689      	mov	r9, r1
 800e3a8:	4630      	mov	r0, r6
 800e3aa:	4639      	mov	r1, r7
 800e3ac:	f7f1 ff6c 	bl	8000288 <__aeabi_dsub>
 800e3b0:	4602      	mov	r2, r0
 800e3b2:	460b      	mov	r3, r1
 800e3b4:	ec51 0b19 	vmov	r0, r1, d9
 800e3b8:	f7f1 ff66 	bl	8000288 <__aeabi_dsub>
 800e3bc:	4652      	mov	r2, sl
 800e3be:	465b      	mov	r3, fp
 800e3c0:	f7f2 f91a 	bl	80005f8 <__aeabi_dmul>
 800e3c4:	4602      	mov	r2, r0
 800e3c6:	460b      	mov	r3, r1
 800e3c8:	4640      	mov	r0, r8
 800e3ca:	4649      	mov	r1, r9
 800e3cc:	f7f1 ff5c 	bl	8000288 <__aeabi_dsub>
 800e3d0:	ec53 2b1b 	vmov	r2, r3, d11
 800e3d4:	f7f2 f910 	bl	80005f8 <__aeabi_dmul>
 800e3d8:	ec53 2b18 	vmov	r2, r3, d8
 800e3dc:	ec41 0b1b 	vmov	d11, r0, r1
 800e3e0:	ec51 0b18 	vmov	r0, r1, d8
 800e3e4:	f7f2 f908 	bl	80005f8 <__aeabi_dmul>
 800e3e8:	a383      	add	r3, pc, #524	; (adr r3, 800e5f8 <__ieee754_pow+0x578>)
 800e3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ee:	4606      	mov	r6, r0
 800e3f0:	460f      	mov	r7, r1
 800e3f2:	f7f2 f901 	bl	80005f8 <__aeabi_dmul>
 800e3f6:	a382      	add	r3, pc, #520	; (adr r3, 800e600 <__ieee754_pow+0x580>)
 800e3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3fc:	f7f1 ff46 	bl	800028c <__adddf3>
 800e400:	4632      	mov	r2, r6
 800e402:	463b      	mov	r3, r7
 800e404:	f7f2 f8f8 	bl	80005f8 <__aeabi_dmul>
 800e408:	a37f      	add	r3, pc, #508	; (adr r3, 800e608 <__ieee754_pow+0x588>)
 800e40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e40e:	f7f1 ff3d 	bl	800028c <__adddf3>
 800e412:	4632      	mov	r2, r6
 800e414:	463b      	mov	r3, r7
 800e416:	f7f2 f8ef 	bl	80005f8 <__aeabi_dmul>
 800e41a:	a37d      	add	r3, pc, #500	; (adr r3, 800e610 <__ieee754_pow+0x590>)
 800e41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e420:	f7f1 ff34 	bl	800028c <__adddf3>
 800e424:	4632      	mov	r2, r6
 800e426:	463b      	mov	r3, r7
 800e428:	f7f2 f8e6 	bl	80005f8 <__aeabi_dmul>
 800e42c:	a37a      	add	r3, pc, #488	; (adr r3, 800e618 <__ieee754_pow+0x598>)
 800e42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e432:	f7f1 ff2b 	bl	800028c <__adddf3>
 800e436:	4632      	mov	r2, r6
 800e438:	463b      	mov	r3, r7
 800e43a:	f7f2 f8dd 	bl	80005f8 <__aeabi_dmul>
 800e43e:	a378      	add	r3, pc, #480	; (adr r3, 800e620 <__ieee754_pow+0x5a0>)
 800e440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e444:	f7f1 ff22 	bl	800028c <__adddf3>
 800e448:	4632      	mov	r2, r6
 800e44a:	4680      	mov	r8, r0
 800e44c:	4689      	mov	r9, r1
 800e44e:	463b      	mov	r3, r7
 800e450:	4630      	mov	r0, r6
 800e452:	4639      	mov	r1, r7
 800e454:	f7f2 f8d0 	bl	80005f8 <__aeabi_dmul>
 800e458:	4602      	mov	r2, r0
 800e45a:	460b      	mov	r3, r1
 800e45c:	4640      	mov	r0, r8
 800e45e:	4649      	mov	r1, r9
 800e460:	f7f2 f8ca 	bl	80005f8 <__aeabi_dmul>
 800e464:	4652      	mov	r2, sl
 800e466:	4606      	mov	r6, r0
 800e468:	460f      	mov	r7, r1
 800e46a:	465b      	mov	r3, fp
 800e46c:	ec51 0b18 	vmov	r0, r1, d8
 800e470:	f7f1 ff0c 	bl	800028c <__adddf3>
 800e474:	ec53 2b1b 	vmov	r2, r3, d11
 800e478:	f7f2 f8be 	bl	80005f8 <__aeabi_dmul>
 800e47c:	4632      	mov	r2, r6
 800e47e:	463b      	mov	r3, r7
 800e480:	f7f1 ff04 	bl	800028c <__adddf3>
 800e484:	4652      	mov	r2, sl
 800e486:	ec41 0b1a 	vmov	d10, r0, r1
 800e48a:	465b      	mov	r3, fp
 800e48c:	4650      	mov	r0, sl
 800e48e:	4659      	mov	r1, fp
 800e490:	f7f2 f8b2 	bl	80005f8 <__aeabi_dmul>
 800e494:	4b71      	ldr	r3, [pc, #452]	; (800e65c <__ieee754_pow+0x5dc>)
 800e496:	2200      	movs	r2, #0
 800e498:	4680      	mov	r8, r0
 800e49a:	4689      	mov	r9, r1
 800e49c:	f7f1 fef6 	bl	800028c <__adddf3>
 800e4a0:	ec53 2b1a 	vmov	r2, r3, d10
 800e4a4:	f7f1 fef2 	bl	800028c <__adddf3>
 800e4a8:	4650      	mov	r0, sl
 800e4aa:	460f      	mov	r7, r1
 800e4ac:	4659      	mov	r1, fp
 800e4ae:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
 800e4b2:	463b      	mov	r3, r7
 800e4b4:	4652      	mov	r2, sl
 800e4b6:	f7f2 f89f 	bl	80005f8 <__aeabi_dmul>
 800e4ba:	4b68      	ldr	r3, [pc, #416]	; (800e65c <__ieee754_pow+0x5dc>)
 800e4bc:	ec41 0b19 	vmov	d9, r0, r1
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	4650      	mov	r0, sl
 800e4c4:	4639      	mov	r1, r7
 800e4c6:	f7f1 fedf 	bl	8000288 <__aeabi_dsub>
 800e4ca:	4642      	mov	r2, r8
 800e4cc:	464b      	mov	r3, r9
 800e4ce:	f7f1 fedb 	bl	8000288 <__aeabi_dsub>
 800e4d2:	4602      	mov	r2, r0
 800e4d4:	460b      	mov	r3, r1
 800e4d6:	ec51 0b1a 	vmov	r0, r1, d10
 800e4da:	f7f1 fed5 	bl	8000288 <__aeabi_dsub>
 800e4de:	ec53 2b18 	vmov	r2, r3, d8
 800e4e2:	f7f2 f889 	bl	80005f8 <__aeabi_dmul>
 800e4e6:	4652      	mov	r2, sl
 800e4e8:	463b      	mov	r3, r7
 800e4ea:	4606      	mov	r6, r0
 800e4ec:	460f      	mov	r7, r1
 800e4ee:	ec51 0b1b 	vmov	r0, r1, d11
 800e4f2:	f7f2 f881 	bl	80005f8 <__aeabi_dmul>
 800e4f6:	4602      	mov	r2, r0
 800e4f8:	460b      	mov	r3, r1
 800e4fa:	4630      	mov	r0, r6
 800e4fc:	4639      	mov	r1, r7
 800e4fe:	f7f1 fec5 	bl	800028c <__adddf3>
 800e502:	4680      	mov	r8, r0
 800e504:	4689      	mov	r9, r1
 800e506:	4642      	mov	r2, r8
 800e508:	464b      	mov	r3, r9
 800e50a:	ec51 0b19 	vmov	r0, r1, d9
 800e50e:	f7f1 febd 	bl	800028c <__adddf3>
 800e512:	a345      	add	r3, pc, #276	; (adr r3, 800e628 <__ieee754_pow+0x5a8>)
 800e514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e518:	4650      	mov	r0, sl
 800e51a:	460f      	mov	r7, r1
 800e51c:	f7f2 f86c 	bl	80005f8 <__aeabi_dmul>
 800e520:	ec53 2b19 	vmov	r2, r3, d9
 800e524:	ec41 0b19 	vmov	d9, r0, r1
 800e528:	4650      	mov	r0, sl
 800e52a:	4639      	mov	r1, r7
 800e52c:	f7f1 feac 	bl	8000288 <__aeabi_dsub>
 800e530:	4602      	mov	r2, r0
 800e532:	460b      	mov	r3, r1
 800e534:	4640      	mov	r0, r8
 800e536:	4649      	mov	r1, r9
 800e538:	f7f1 fea6 	bl	8000288 <__aeabi_dsub>
 800e53c:	a33c      	add	r3, pc, #240	; (adr r3, 800e630 <__ieee754_pow+0x5b0>)
 800e53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e542:	f7f2 f859 	bl	80005f8 <__aeabi_dmul>
 800e546:	4602      	mov	r2, r0
 800e548:	460b      	mov	r3, r1
 800e54a:	4616      	mov	r6, r2
 800e54c:	4650      	mov	r0, sl
 800e54e:	4639      	mov	r1, r7
 800e550:	461f      	mov	r7, r3
 800e552:	a339      	add	r3, pc, #228	; (adr r3, 800e638 <__ieee754_pow+0x5b8>)
 800e554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e558:	f7f2 f84e 	bl	80005f8 <__aeabi_dmul>
 800e55c:	4602      	mov	r2, r0
 800e55e:	460b      	mov	r3, r1
 800e560:	4630      	mov	r0, r6
 800e562:	4639      	mov	r1, r7
 800e564:	f7f1 fe92 	bl	800028c <__adddf3>
 800e568:	ec53 2b1d 	vmov	r2, r3, d13
 800e56c:	f7f1 fe8e 	bl	800028c <__adddf3>
 800e570:	4680      	mov	r8, r0
 800e572:	9805      	ldr	r0, [sp, #20]
 800e574:	4689      	mov	r9, r1
 800e576:	f7f1 ffd5 	bl	8000524 <__aeabi_i2d>
 800e57a:	4642      	mov	r2, r8
 800e57c:	4682      	mov	sl, r0
 800e57e:	468b      	mov	fp, r1
 800e580:	464b      	mov	r3, r9
 800e582:	ec51 0b19 	vmov	r0, r1, d9
 800e586:	f7f1 fe81 	bl	800028c <__adddf3>
 800e58a:	ec53 2b1c 	vmov	r2, r3, d12
 800e58e:	f7f1 fe7d 	bl	800028c <__adddf3>
 800e592:	4652      	mov	r2, sl
 800e594:	465b      	mov	r3, fp
 800e596:	f7f1 fe79 	bl	800028c <__adddf3>
 800e59a:	4652      	mov	r2, sl
 800e59c:	465b      	mov	r3, fp
 800e59e:	2000      	movs	r0, #0
 800e5a0:	4606      	mov	r6, r0
 800e5a2:	460f      	mov	r7, r1
 800e5a4:	f7f1 fe70 	bl	8000288 <__aeabi_dsub>
 800e5a8:	ec53 2b1c 	vmov	r2, r3, d12
 800e5ac:	f7f1 fe6c 	bl	8000288 <__aeabi_dsub>
 800e5b0:	ec53 2b19 	vmov	r2, r3, d9
 800e5b4:	f7f1 fe68 	bl	8000288 <__aeabi_dsub>
 800e5b8:	4602      	mov	r2, r0
 800e5ba:	460b      	mov	r3, r1
 800e5bc:	4640      	mov	r0, r8
 800e5be:	4649      	mov	r1, r9
 800e5c0:	f7f1 fe62 	bl	8000288 <__aeabi_dsub>
 800e5c4:	9b00      	ldr	r3, [sp, #0]
 800e5c6:	9a04      	ldr	r2, [sp, #16]
 800e5c8:	3b01      	subs	r3, #1
 800e5ca:	4313      	orrs	r3, r2
 800e5cc:	4682      	mov	sl, r0
 800e5ce:	468b      	mov	fp, r1
 800e5d0:	f040 81c2 	bne.w	800e958 <__ieee754_pow+0x8d8>
 800e5d4:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 800e640 <__ieee754_pow+0x5c0>
 800e5d8:	eeb0 8a47 	vmov.f32	s16, s14
 800e5dc:	eef0 8a67 	vmov.f32	s17, s15
 800e5e0:	e03e      	b.n	800e660 <__ieee754_pow+0x5e0>
 800e5e2:	bf00      	nop
 800e5e4:	f3af 8000 	nop.w
 800e5e8:	00000000 	.word	0x00000000
 800e5ec:	3ff00000 	.word	0x3ff00000
	...
 800e5f8:	4a454eef 	.word	0x4a454eef
 800e5fc:	3fca7e28 	.word	0x3fca7e28
 800e600:	93c9db65 	.word	0x93c9db65
 800e604:	3fcd864a 	.word	0x3fcd864a
 800e608:	a91d4101 	.word	0xa91d4101
 800e60c:	3fd17460 	.word	0x3fd17460
 800e610:	518f264d 	.word	0x518f264d
 800e614:	3fd55555 	.word	0x3fd55555
 800e618:	db6fabff 	.word	0xdb6fabff
 800e61c:	3fdb6db6 	.word	0x3fdb6db6
 800e620:	33333303 	.word	0x33333303
 800e624:	3fe33333 	.word	0x3fe33333
 800e628:	e0000000 	.word	0xe0000000
 800e62c:	3feec709 	.word	0x3feec709
 800e630:	dc3a03fd 	.word	0xdc3a03fd
 800e634:	3feec709 	.word	0x3feec709
 800e638:	145b01f5 	.word	0x145b01f5
 800e63c:	be3e2fe0 	.word	0xbe3e2fe0
 800e640:	00000000 	.word	0x00000000
 800e644:	bff00000 	.word	0xbff00000
 800e648:	7ff00000 	.word	0x7ff00000
 800e64c:	43400000 	.word	0x43400000
 800e650:	0003988e 	.word	0x0003988e
 800e654:	000bb679 	.word	0x000bb679
 800e658:	3ff00000 	.word	0x3ff00000
 800e65c:	40080000 	.word	0x40080000
 800e660:	2300      	movs	r3, #0
 800e662:	e9cd 4500 	strd	r4, r5, [sp]
 800e666:	9300      	str	r3, [sp, #0]
 800e668:	e9dd 8900 	ldrd	r8, r9, [sp]
 800e66c:	4620      	mov	r0, r4
 800e66e:	4642      	mov	r2, r8
 800e670:	464b      	mov	r3, r9
 800e672:	4629      	mov	r1, r5
 800e674:	f7f1 fe08 	bl	8000288 <__aeabi_dsub>
 800e678:	4632      	mov	r2, r6
 800e67a:	463b      	mov	r3, r7
 800e67c:	f7f1 ffbc 	bl	80005f8 <__aeabi_dmul>
 800e680:	4622      	mov	r2, r4
 800e682:	462b      	mov	r3, r5
 800e684:	4604      	mov	r4, r0
 800e686:	460d      	mov	r5, r1
 800e688:	4650      	mov	r0, sl
 800e68a:	4659      	mov	r1, fp
 800e68c:	f7f1 ffb4 	bl	80005f8 <__aeabi_dmul>
 800e690:	4602      	mov	r2, r0
 800e692:	460b      	mov	r3, r1
 800e694:	4620      	mov	r0, r4
 800e696:	4629      	mov	r1, r5
 800e698:	f7f1 fdf8 	bl	800028c <__adddf3>
 800e69c:	4642      	mov	r2, r8
 800e69e:	4604      	mov	r4, r0
 800e6a0:	460d      	mov	r5, r1
 800e6a2:	464b      	mov	r3, r9
 800e6a4:	4630      	mov	r0, r6
 800e6a6:	4639      	mov	r1, r7
 800e6a8:	f7f1 ffa6 	bl	80005f8 <__aeabi_dmul>
 800e6ac:	4626      	mov	r6, r4
 800e6ae:	462f      	mov	r7, r5
 800e6b0:	4604      	mov	r4, r0
 800e6b2:	460d      	mov	r5, r1
 800e6b4:	462b      	mov	r3, r5
 800e6b6:	4630      	mov	r0, r6
 800e6b8:	4639      	mov	r1, r7
 800e6ba:	4622      	mov	r2, r4
 800e6bc:	f7f1 fde6 	bl	800028c <__adddf3>
 800e6c0:	4bc7      	ldr	r3, [pc, #796]	; (800e9e0 <__ieee754_pow+0x960>)
 800e6c2:	4299      	cmp	r1, r3
 800e6c4:	4680      	mov	r8, r0
 800e6c6:	4689      	mov	r9, r1
 800e6c8:	468a      	mov	sl, r1
 800e6ca:	f340 811f 	ble.w	800e90c <__ieee754_pow+0x88c>
 800e6ce:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e6d2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e6d6:	4303      	orrs	r3, r0
 800e6d8:	f040 823e 	bne.w	800eb58 <__ieee754_pow+0xad8>
 800e6dc:	a3aa      	add	r3, pc, #680	; (adr r3, 800e988 <__ieee754_pow+0x908>)
 800e6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e2:	4630      	mov	r0, r6
 800e6e4:	4639      	mov	r1, r7
 800e6e6:	f7f1 fdd1 	bl	800028c <__adddf3>
 800e6ea:	4602      	mov	r2, r0
 800e6ec:	460b      	mov	r3, r1
 800e6ee:	4640      	mov	r0, r8
 800e6f0:	4649      	mov	r1, r9
 800e6f2:	4690      	mov	r8, r2
 800e6f4:	4699      	mov	r9, r3
 800e6f6:	4622      	mov	r2, r4
 800e6f8:	462b      	mov	r3, r5
 800e6fa:	f7f1 fdc5 	bl	8000288 <__aeabi_dsub>
 800e6fe:	4602      	mov	r2, r0
 800e700:	460b      	mov	r3, r1
 800e702:	4640      	mov	r0, r8
 800e704:	4649      	mov	r1, r9
 800e706:	f7f2 fa07 	bl	8000b18 <__aeabi_dcmpgt>
 800e70a:	2800      	cmp	r0, #0
 800e70c:	f040 8224 	bne.w	800eb58 <__ieee754_pow+0xad8>
 800e710:	f3ca 530a 	ubfx	r3, sl, #20, #11
 800e714:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e718:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e71c:	fa42 f303 	asr.w	r3, r2, r3
 800e720:	4453      	add	r3, sl
 800e722:	49b0      	ldr	r1, [pc, #704]	; (800e9e4 <__ieee754_pow+0x964>)
 800e724:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800e728:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e72c:	fa41 fc02 	asr.w	ip, r1, r2
 800e730:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800e734:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e738:	f1c2 0214 	rsb	r2, r2, #20
 800e73c:	fa41 f202 	asr.w	r2, r1, r2
 800e740:	2000      	movs	r0, #0
 800e742:	ea23 010c 	bic.w	r1, r3, ip
 800e746:	f1ba 0f00 	cmp.w	sl, #0
 800e74a:	9200      	str	r2, [sp, #0]
 800e74c:	460b      	mov	r3, r1
 800e74e:	4602      	mov	r2, r0
 800e750:	da02      	bge.n	800e758 <__ieee754_pow+0x6d8>
 800e752:	9900      	ldr	r1, [sp, #0]
 800e754:	4249      	negs	r1, r1
 800e756:	9100      	str	r1, [sp, #0]
 800e758:	4620      	mov	r0, r4
 800e75a:	4629      	mov	r1, r5
 800e75c:	f7f1 fd94 	bl	8000288 <__aeabi_dsub>
 800e760:	9b00      	ldr	r3, [sp, #0]
 800e762:	051b      	lsls	r3, r3, #20
 800e764:	9302      	str	r3, [sp, #8]
 800e766:	4602      	mov	r2, r0
 800e768:	460b      	mov	r3, r1
 800e76a:	4604      	mov	r4, r0
 800e76c:	460d      	mov	r5, r1
 800e76e:	4630      	mov	r0, r6
 800e770:	4639      	mov	r1, r7
 800e772:	f7f1 fd8b 	bl	800028c <__adddf3>
 800e776:	4689      	mov	r9, r1
 800e778:	f04f 0800 	mov.w	r8, #0
 800e77c:	a384      	add	r3, pc, #528	; (adr r3, 800e990 <__ieee754_pow+0x910>)
 800e77e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e782:	4640      	mov	r0, r8
 800e784:	4649      	mov	r1, r9
 800e786:	f7f1 ff37 	bl	80005f8 <__aeabi_dmul>
 800e78a:	4622      	mov	r2, r4
 800e78c:	462b      	mov	r3, r5
 800e78e:	4682      	mov	sl, r0
 800e790:	468b      	mov	fp, r1
 800e792:	4640      	mov	r0, r8
 800e794:	4649      	mov	r1, r9
 800e796:	f7f1 fd77 	bl	8000288 <__aeabi_dsub>
 800e79a:	4602      	mov	r2, r0
 800e79c:	460b      	mov	r3, r1
 800e79e:	4630      	mov	r0, r6
 800e7a0:	4639      	mov	r1, r7
 800e7a2:	f7f1 fd71 	bl	8000288 <__aeabi_dsub>
 800e7a6:	a37c      	add	r3, pc, #496	; (adr r3, 800e998 <__ieee754_pow+0x918>)
 800e7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ac:	f7f1 ff24 	bl	80005f8 <__aeabi_dmul>
 800e7b0:	a37b      	add	r3, pc, #492	; (adr r3, 800e9a0 <__ieee754_pow+0x920>)
 800e7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b6:	4604      	mov	r4, r0
 800e7b8:	460d      	mov	r5, r1
 800e7ba:	4640      	mov	r0, r8
 800e7bc:	4649      	mov	r1, r9
 800e7be:	f7f1 ff1b 	bl	80005f8 <__aeabi_dmul>
 800e7c2:	4602      	mov	r2, r0
 800e7c4:	460b      	mov	r3, r1
 800e7c6:	4620      	mov	r0, r4
 800e7c8:	4629      	mov	r1, r5
 800e7ca:	f7f1 fd5f 	bl	800028c <__adddf3>
 800e7ce:	4606      	mov	r6, r0
 800e7d0:	460f      	mov	r7, r1
 800e7d2:	4632      	mov	r2, r6
 800e7d4:	463b      	mov	r3, r7
 800e7d6:	4650      	mov	r0, sl
 800e7d8:	4659      	mov	r1, fp
 800e7da:	f7f1 fd57 	bl	800028c <__adddf3>
 800e7de:	4652      	mov	r2, sl
 800e7e0:	465b      	mov	r3, fp
 800e7e2:	4604      	mov	r4, r0
 800e7e4:	460d      	mov	r5, r1
 800e7e6:	f7f1 fd4f 	bl	8000288 <__aeabi_dsub>
 800e7ea:	4602      	mov	r2, r0
 800e7ec:	460b      	mov	r3, r1
 800e7ee:	4630      	mov	r0, r6
 800e7f0:	4639      	mov	r1, r7
 800e7f2:	f7f1 fd49 	bl	8000288 <__aeabi_dsub>
 800e7f6:	4622      	mov	r2, r4
 800e7f8:	4680      	mov	r8, r0
 800e7fa:	4689      	mov	r9, r1
 800e7fc:	462b      	mov	r3, r5
 800e7fe:	4620      	mov	r0, r4
 800e800:	4629      	mov	r1, r5
 800e802:	f7f1 fef9 	bl	80005f8 <__aeabi_dmul>
 800e806:	a368      	add	r3, pc, #416	; (adr r3, 800e9a8 <__ieee754_pow+0x928>)
 800e808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e80c:	4606      	mov	r6, r0
 800e80e:	460f      	mov	r7, r1
 800e810:	f7f1 fef2 	bl	80005f8 <__aeabi_dmul>
 800e814:	a366      	add	r3, pc, #408	; (adr r3, 800e9b0 <__ieee754_pow+0x930>)
 800e816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e81a:	f7f1 fd35 	bl	8000288 <__aeabi_dsub>
 800e81e:	4632      	mov	r2, r6
 800e820:	463b      	mov	r3, r7
 800e822:	f7f1 fee9 	bl	80005f8 <__aeabi_dmul>
 800e826:	a364      	add	r3, pc, #400	; (adr r3, 800e9b8 <__ieee754_pow+0x938>)
 800e828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e82c:	f7f1 fd2e 	bl	800028c <__adddf3>
 800e830:	4632      	mov	r2, r6
 800e832:	463b      	mov	r3, r7
 800e834:	f7f1 fee0 	bl	80005f8 <__aeabi_dmul>
 800e838:	a361      	add	r3, pc, #388	; (adr r3, 800e9c0 <__ieee754_pow+0x940>)
 800e83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e83e:	f7f1 fd23 	bl	8000288 <__aeabi_dsub>
 800e842:	4632      	mov	r2, r6
 800e844:	463b      	mov	r3, r7
 800e846:	f7f1 fed7 	bl	80005f8 <__aeabi_dmul>
 800e84a:	a35f      	add	r3, pc, #380	; (adr r3, 800e9c8 <__ieee754_pow+0x948>)
 800e84c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e850:	f7f1 fd1c 	bl	800028c <__adddf3>
 800e854:	4632      	mov	r2, r6
 800e856:	463b      	mov	r3, r7
 800e858:	f7f1 fece 	bl	80005f8 <__aeabi_dmul>
 800e85c:	4602      	mov	r2, r0
 800e85e:	460b      	mov	r3, r1
 800e860:	4620      	mov	r0, r4
 800e862:	4629      	mov	r1, r5
 800e864:	f7f1 fd10 	bl	8000288 <__aeabi_dsub>
 800e868:	4606      	mov	r6, r0
 800e86a:	460f      	mov	r7, r1
 800e86c:	4632      	mov	r2, r6
 800e86e:	463b      	mov	r3, r7
 800e870:	4620      	mov	r0, r4
 800e872:	4629      	mov	r1, r5
 800e874:	f7f1 fec0 	bl	80005f8 <__aeabi_dmul>
 800e878:	4602      	mov	r2, r0
 800e87a:	460b      	mov	r3, r1
 800e87c:	4630      	mov	r0, r6
 800e87e:	4639      	mov	r1, r7
 800e880:	4616      	mov	r6, r2
 800e882:	461f      	mov	r7, r3
 800e884:	2200      	movs	r2, #0
 800e886:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e88a:	f7f1 fcfd 	bl	8000288 <__aeabi_dsub>
 800e88e:	4602      	mov	r2, r0
 800e890:	460b      	mov	r3, r1
 800e892:	4630      	mov	r0, r6
 800e894:	4639      	mov	r1, r7
 800e896:	f7f1 ffd9 	bl	800084c <__aeabi_ddiv>
 800e89a:	4642      	mov	r2, r8
 800e89c:	4606      	mov	r6, r0
 800e89e:	460f      	mov	r7, r1
 800e8a0:	464b      	mov	r3, r9
 800e8a2:	4620      	mov	r0, r4
 800e8a4:	4629      	mov	r1, r5
 800e8a6:	f7f1 fea7 	bl	80005f8 <__aeabi_dmul>
 800e8aa:	4642      	mov	r2, r8
 800e8ac:	464b      	mov	r3, r9
 800e8ae:	f7f1 fced 	bl	800028c <__adddf3>
 800e8b2:	4602      	mov	r2, r0
 800e8b4:	460b      	mov	r3, r1
 800e8b6:	4630      	mov	r0, r6
 800e8b8:	4639      	mov	r1, r7
 800e8ba:	f7f1 fce5 	bl	8000288 <__aeabi_dsub>
 800e8be:	4622      	mov	r2, r4
 800e8c0:	462b      	mov	r3, r5
 800e8c2:	f7f1 fce1 	bl	8000288 <__aeabi_dsub>
 800e8c6:	4602      	mov	r2, r0
 800e8c8:	460b      	mov	r3, r1
 800e8ca:	2000      	movs	r0, #0
 800e8cc:	4946      	ldr	r1, [pc, #280]	; (800e9e8 <__ieee754_pow+0x968>)
 800e8ce:	f7f1 fcdb 	bl	8000288 <__aeabi_dsub>
 800e8d2:	9a02      	ldr	r2, [sp, #8]
 800e8d4:	460b      	mov	r3, r1
 800e8d6:	4413      	add	r3, r2
 800e8d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e8dc:	f2c0 8147 	blt.w	800eb6e <__ieee754_pow+0xaee>
 800e8e0:	4619      	mov	r1, r3
 800e8e2:	ec53 2b18 	vmov	r2, r3, d8
 800e8e6:	f7f1 fe87 	bl	80005f8 <__aeabi_dmul>
 800e8ea:	ec41 0b10 	vmov	d0, r0, r1
 800e8ee:	f7ff bbe6 	b.w	800e0be <__ieee754_pow+0x3e>
 800e8f2:	f1b8 0f00 	cmp.w	r8, #0
 800e8f6:	f6ff ac25 	blt.w	800e144 <__ieee754_pow+0xc4>
 800e8fa:	ec47 6b10 	vmov	d0, r6, r7
 800e8fe:	b007      	add	sp, #28
 800e900:	ecbd 8b0c 	vpop	{d8-d13}
 800e904:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e908:	f000 bb9c 	b.w	800f044 <__ieee754_sqrt>
 800e90c:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 800e9f0 <__ieee754_pow+0x970>
 800e910:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e914:	4563      	cmp	r3, ip
 800e916:	f340 80dd 	ble.w	800ead4 <__ieee754_pow+0xa54>
 800e91a:	4b34      	ldr	r3, [pc, #208]	; (800e9ec <__ieee754_pow+0x96c>)
 800e91c:	440b      	add	r3, r1
 800e91e:	4303      	orrs	r3, r0
 800e920:	d10a      	bne.n	800e938 <__ieee754_pow+0x8b8>
 800e922:	4622      	mov	r2, r4
 800e924:	462b      	mov	r3, r5
 800e926:	f7f1 fcaf 	bl	8000288 <__aeabi_dsub>
 800e92a:	4632      	mov	r2, r6
 800e92c:	463b      	mov	r3, r7
 800e92e:	f7f2 f8e9 	bl	8000b04 <__aeabi_dcmpge>
 800e932:	2800      	cmp	r0, #0
 800e934:	f43f aeec 	beq.w	800e710 <__ieee754_pow+0x690>
 800e938:	ec51 0b18 	vmov	r0, r1, d8
 800e93c:	2200      	movs	r2, #0
 800e93e:	2300      	movs	r3, #0
 800e940:	f7f2 f8cc 	bl	8000adc <__aeabi_dcmplt>
 800e944:	3800      	subs	r0, #0
 800e946:	bf18      	it	ne
 800e948:	2001      	movne	r0, #1
 800e94a:	b007      	add	sp, #28
 800e94c:	ecbd 8b0c 	vpop	{d8-d13}
 800e950:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e954:	f001 ba8c 	b.w	800fe70 <__math_uflow>
 800e958:	ed9f 7b1d 	vldr	d7, [pc, #116]	; 800e9d0 <__ieee754_pow+0x950>
 800e95c:	eeb0 8a47 	vmov.f32	s16, s14
 800e960:	eef0 8a67 	vmov.f32	s17, s15
 800e964:	e67c      	b.n	800e660 <__ieee754_pow+0x5e0>
 800e966:	f1bb 0f00 	cmp.w	fp, #0
 800e96a:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 800e9d8 <__ieee754_pow+0x958>
 800e96e:	f6bf aba6 	bge.w	800e0be <__ieee754_pow+0x3e>
 800e972:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800e976:	ee00 4a10 	vmov	s0, r4
 800e97a:	ee00 3a90 	vmov	s1, r3
 800e97e:	f7ff bb9e 	b.w	800e0be <__ieee754_pow+0x3e>
 800e982:	bf00      	nop
 800e984:	f3af 8000 	nop.w
 800e988:	652b82fe 	.word	0x652b82fe
 800e98c:	3c971547 	.word	0x3c971547
 800e990:	00000000 	.word	0x00000000
 800e994:	3fe62e43 	.word	0x3fe62e43
 800e998:	fefa39ef 	.word	0xfefa39ef
 800e99c:	3fe62e42 	.word	0x3fe62e42
 800e9a0:	0ca86c39 	.word	0x0ca86c39
 800e9a4:	be205c61 	.word	0xbe205c61
 800e9a8:	72bea4d0 	.word	0x72bea4d0
 800e9ac:	3e663769 	.word	0x3e663769
 800e9b0:	c5d26bf1 	.word	0xc5d26bf1
 800e9b4:	3ebbbd41 	.word	0x3ebbbd41
 800e9b8:	af25de2c 	.word	0xaf25de2c
 800e9bc:	3f11566a 	.word	0x3f11566a
 800e9c0:	16bebd93 	.word	0x16bebd93
 800e9c4:	3f66c16c 	.word	0x3f66c16c
 800e9c8:	5555553e 	.word	0x5555553e
 800e9cc:	3fc55555 	.word	0x3fc55555
 800e9d0:	00000000 	.word	0x00000000
 800e9d4:	3ff00000 	.word	0x3ff00000
	...
 800e9e0:	408fffff 	.word	0x408fffff
 800e9e4:	000fffff 	.word	0x000fffff
 800e9e8:	3ff00000 	.word	0x3ff00000
 800e9ec:	3f6f3400 	.word	0x3f6f3400
 800e9f0:	4090cbff 	.word	0x4090cbff
 800e9f4:	4599      	cmp	r9, r3
 800e9f6:	db75      	blt.n	800eae4 <__ieee754_pow+0xa64>
 800e9f8:	4b7b      	ldr	r3, [pc, #492]	; (800ebe8 <__ieee754_pow+0xb68>)
 800e9fa:	4599      	cmp	r9, r3
 800e9fc:	f73f abbe 	bgt.w	800e17c <__ieee754_pow+0xfc>
 800ea00:	ec51 0b10 	vmov	r0, r1, d0
 800ea04:	4b78      	ldr	r3, [pc, #480]	; (800ebe8 <__ieee754_pow+0xb68>)
 800ea06:	2200      	movs	r2, #0
 800ea08:	f7f1 fc3e 	bl	8000288 <__aeabi_dsub>
 800ea0c:	a366      	add	r3, pc, #408	; (adr r3, 800eba8 <__ieee754_pow+0xb28>)
 800ea0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea12:	4606      	mov	r6, r0
 800ea14:	460f      	mov	r7, r1
 800ea16:	f7f1 fdef 	bl	80005f8 <__aeabi_dmul>
 800ea1a:	a365      	add	r3, pc, #404	; (adr r3, 800ebb0 <__ieee754_pow+0xb30>)
 800ea1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea20:	4682      	mov	sl, r0
 800ea22:	468b      	mov	fp, r1
 800ea24:	4630      	mov	r0, r6
 800ea26:	4639      	mov	r1, r7
 800ea28:	f7f1 fde6 	bl	80005f8 <__aeabi_dmul>
 800ea2c:	4b6f      	ldr	r3, [pc, #444]	; (800ebec <__ieee754_pow+0xb6c>)
 800ea2e:	ec41 0b18 	vmov	d8, r0, r1
 800ea32:	2200      	movs	r2, #0
 800ea34:	4630      	mov	r0, r6
 800ea36:	4639      	mov	r1, r7
 800ea38:	f7f1 fdde 	bl	80005f8 <__aeabi_dmul>
 800ea3c:	4602      	mov	r2, r0
 800ea3e:	460b      	mov	r3, r1
 800ea40:	a15d      	add	r1, pc, #372	; (adr r1, 800ebb8 <__ieee754_pow+0xb38>)
 800ea42:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea46:	f7f1 fc1f 	bl	8000288 <__aeabi_dsub>
 800ea4a:	4632      	mov	r2, r6
 800ea4c:	463b      	mov	r3, r7
 800ea4e:	f7f1 fdd3 	bl	80005f8 <__aeabi_dmul>
 800ea52:	4602      	mov	r2, r0
 800ea54:	460b      	mov	r3, r1
 800ea56:	2000      	movs	r0, #0
 800ea58:	4965      	ldr	r1, [pc, #404]	; (800ebf0 <__ieee754_pow+0xb70>)
 800ea5a:	f7f1 fc15 	bl	8000288 <__aeabi_dsub>
 800ea5e:	4632      	mov	r2, r6
 800ea60:	4680      	mov	r8, r0
 800ea62:	4689      	mov	r9, r1
 800ea64:	463b      	mov	r3, r7
 800ea66:	4630      	mov	r0, r6
 800ea68:	4639      	mov	r1, r7
 800ea6a:	f7f1 fdc5 	bl	80005f8 <__aeabi_dmul>
 800ea6e:	4602      	mov	r2, r0
 800ea70:	460b      	mov	r3, r1
 800ea72:	4640      	mov	r0, r8
 800ea74:	4649      	mov	r1, r9
 800ea76:	f7f1 fdbf 	bl	80005f8 <__aeabi_dmul>
 800ea7a:	a351      	add	r3, pc, #324	; (adr r3, 800ebc0 <__ieee754_pow+0xb40>)
 800ea7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea80:	f7f1 fdba 	bl	80005f8 <__aeabi_dmul>
 800ea84:	4602      	mov	r2, r0
 800ea86:	460b      	mov	r3, r1
 800ea88:	ec51 0b18 	vmov	r0, r1, d8
 800ea8c:	f7f1 fbfc 	bl	8000288 <__aeabi_dsub>
 800ea90:	4680      	mov	r8, r0
 800ea92:	4689      	mov	r9, r1
 800ea94:	4642      	mov	r2, r8
 800ea96:	464b      	mov	r3, r9
 800ea98:	4650      	mov	r0, sl
 800ea9a:	4659      	mov	r1, fp
 800ea9c:	f7f1 fbf6 	bl	800028c <__adddf3>
 800eaa0:	2000      	movs	r0, #0
 800eaa2:	4652      	mov	r2, sl
 800eaa4:	465b      	mov	r3, fp
 800eaa6:	4606      	mov	r6, r0
 800eaa8:	460f      	mov	r7, r1
 800eaaa:	e583      	b.n	800e5b4 <__ieee754_pow+0x534>
 800eaac:	494e      	ldr	r1, [pc, #312]	; (800ebe8 <__ieee754_pow+0xb68>)
 800eaae:	2000      	movs	r0, #0
 800eab0:	4632      	mov	r2, r6
 800eab2:	463b      	mov	r3, r7
 800eab4:	f7f1 feca 	bl	800084c <__aeabi_ddiv>
 800eab8:	ec41 0b10 	vmov	d0, r0, r1
 800eabc:	f7ff baff 	b.w	800e0be <__ieee754_pow+0x3e>
 800eac0:	4632      	mov	r2, r6
 800eac2:	463b      	mov	r3, r7
 800eac4:	4630      	mov	r0, r6
 800eac6:	4639      	mov	r1, r7
 800eac8:	f7f1 fd96 	bl	80005f8 <__aeabi_dmul>
 800eacc:	ec41 0b10 	vmov	d0, r0, r1
 800ead0:	f7ff baf5 	b.w	800e0be <__ieee754_pow+0x3e>
 800ead4:	4a46      	ldr	r2, [pc, #280]	; (800ebf0 <__ieee754_pow+0xb70>)
 800ead6:	4293      	cmp	r3, r2
 800ead8:	dc62      	bgt.n	800eba0 <__ieee754_pow+0xb20>
 800eada:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eade:	9102      	str	r1, [sp, #8]
 800eae0:	9100      	str	r1, [sp, #0]
 800eae2:	e649      	b.n	800e778 <__ieee754_pow+0x6f8>
 800eae4:	f1bb 0f00 	cmp.w	fp, #0
 800eae8:	f6ff ab4c 	blt.w	800e184 <__ieee754_pow+0x104>
 800eaec:	2000      	movs	r0, #0
 800eaee:	e72c      	b.n	800e94a <__ieee754_pow+0x8ca>
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	f47f ab52 	bne.w	800e19a <__ieee754_pow+0x11a>
 800eaf6:	f1c1 0114 	rsb	r1, r1, #20
 800eafa:	fa4a f001 	asr.w	r0, sl, r1
 800eafe:	fa00 f101 	lsl.w	r1, r0, r1
 800eb02:	4551      	cmp	r1, sl
 800eb04:	d045      	beq.n	800eb92 <__ieee754_pow+0xb12>
 800eb06:	9300      	str	r3, [sp, #0]
 800eb08:	f7ff bb10 	b.w	800e12c <__ieee754_pow+0xac>
 800eb0c:	9b00      	ldr	r3, [sp, #0]
 800eb0e:	2b01      	cmp	r3, #1
 800eb10:	f47f aad5 	bne.w	800e0be <__ieee754_pow+0x3e>
 800eb14:	ee10 1a90 	vmov	r1, s1
 800eb18:	ee10 2a10 	vmov	r2, s0
 800eb1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eb20:	ec43 2b10 	vmov	d0, r2, r3
 800eb24:	f7ff bacb 	b.w	800e0be <__ieee754_pow+0x3e>
 800eb28:	ed9f 0b27 	vldr	d0, [pc, #156]	; 800ebc8 <__ieee754_pow+0xb48>
 800eb2c:	f7ff bac7 	b.w	800e0be <__ieee754_pow+0x3e>
 800eb30:	ed9f 7b27 	vldr	d7, [pc, #156]	; 800ebd0 <__ieee754_pow+0xb50>
 800eb34:	eeb0 ca47 	vmov.f32	s24, s14
 800eb38:	eef0 ca67 	vmov.f32	s25, s15
 800eb3c:	ed9f 7b26 	vldr	d7, [pc, #152]	; 800ebd8 <__ieee754_pow+0xb58>
 800eb40:	eeb0 da47 	vmov.f32	s26, s14
 800eb44:	eef0 da67 	vmov.f32	s27, s15
 800eb48:	ed9f 7b25 	vldr	d7, [pc, #148]	; 800ebe0 <__ieee754_pow+0xb60>
 800eb4c:	f44f 2780 	mov.w	r7, #262144	; 0x40000
 800eb50:	ec53 2b17 	vmov	r2, r3, d7
 800eb54:	f7ff bbe4 	b.w	800e320 <__ieee754_pow+0x2a0>
 800eb58:	ec51 0b18 	vmov	r0, r1, d8
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	2300      	movs	r3, #0
 800eb60:	f7f1 ffbc 	bl	8000adc <__aeabi_dcmplt>
 800eb64:	3800      	subs	r0, #0
 800eb66:	bf18      	it	ne
 800eb68:	2001      	movne	r0, #1
 800eb6a:	f7ff bb0c 	b.w	800e186 <__ieee754_pow+0x106>
 800eb6e:	ec41 0b10 	vmov	d0, r0, r1
 800eb72:	9800      	ldr	r0, [sp, #0]
 800eb74:	f001 fa2c 	bl	800ffd0 <scalbn>
 800eb78:	ec51 0b10 	vmov	r0, r1, d0
 800eb7c:	e6b1      	b.n	800e8e2 <__ieee754_pow+0x862>
 800eb7e:	f000 0001 	and.w	r0, r0, #1
 800eb82:	f1c0 0102 	rsb	r1, r0, #2
 800eb86:	9100      	str	r1, [sp, #0]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	f43f aacf 	beq.w	800e12c <__ieee754_pow+0xac>
 800eb8e:	f7ff bad9 	b.w	800e144 <__ieee754_pow+0xc4>
 800eb92:	f000 0001 	and.w	r0, r0, #1
 800eb96:	f1c0 0302 	rsb	r3, r0, #2
 800eb9a:	9300      	str	r3, [sp, #0]
 800eb9c:	f7ff bac6 	b.w	800e12c <__ieee754_pow+0xac>
 800eba0:	151b      	asrs	r3, r3, #20
 800eba2:	e5b7      	b.n	800e714 <__ieee754_pow+0x694>
 800eba4:	f3af 8000 	nop.w
 800eba8:	60000000 	.word	0x60000000
 800ebac:	3ff71547 	.word	0x3ff71547
 800ebb0:	f85ddf44 	.word	0xf85ddf44
 800ebb4:	3e54ae0b 	.word	0x3e54ae0b
 800ebb8:	55555555 	.word	0x55555555
 800ebbc:	3fd55555 	.word	0x3fd55555
 800ebc0:	652b82fe 	.word	0x652b82fe
 800ebc4:	3ff71547 	.word	0x3ff71547
	...
 800ebd0:	40000000 	.word	0x40000000
 800ebd4:	3fe2b803 	.word	0x3fe2b803
 800ebd8:	43cfd006 	.word	0x43cfd006
 800ebdc:	3e4cfdeb 	.word	0x3e4cfdeb
 800ebe0:	00000000 	.word	0x00000000
 800ebe4:	3ff80000 	.word	0x3ff80000
 800ebe8:	3ff00000 	.word	0x3ff00000
 800ebec:	3fd00000 	.word	0x3fd00000
 800ebf0:	3fe00000 	.word	0x3fe00000
 800ebf4:	00000000 	.word	0x00000000

0800ebf8 <__ieee754_rem_pio2>:
 800ebf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebfc:	ec53 2b10 	vmov	r2, r3, d0
 800ec00:	ed2d 8b04 	vpush	{d8-d9}
 800ec04:	4990      	ldr	r1, [pc, #576]	; (800ee48 <__ieee754_rem_pio2+0x250>)
 800ec06:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800ec0a:	428d      	cmp	r5, r1
 800ec0c:	b08b      	sub	sp, #44	; 0x2c
 800ec0e:	4604      	mov	r4, r0
 800ec10:	f340 808c 	ble.w	800ed2c <__ieee754_rem_pio2+0x134>
 800ec14:	498d      	ldr	r1, [pc, #564]	; (800ee4c <__ieee754_rem_pio2+0x254>)
 800ec16:	428d      	cmp	r5, r1
 800ec18:	461f      	mov	r7, r3
 800ec1a:	dc2b      	bgt.n	800ec74 <__ieee754_rem_pio2+0x7c>
 800ec1c:	2f00      	cmp	r7, #0
 800ec1e:	4619      	mov	r1, r3
 800ec20:	ee10 0a10 	vmov	r0, s0
 800ec24:	a37e      	add	r3, pc, #504	; (adr r3, 800ee20 <__ieee754_rem_pio2+0x228>)
 800ec26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec2a:	f340 81b6 	ble.w	800ef9a <__ieee754_rem_pio2+0x3a2>
 800ec2e:	f7f1 fb2b 	bl	8000288 <__aeabi_dsub>
 800ec32:	4b87      	ldr	r3, [pc, #540]	; (800ee50 <__ieee754_rem_pio2+0x258>)
 800ec34:	429d      	cmp	r5, r3
 800ec36:	4680      	mov	r8, r0
 800ec38:	4689      	mov	r9, r1
 800ec3a:	f000 808f 	beq.w	800ed5c <__ieee754_rem_pio2+0x164>
 800ec3e:	a37a      	add	r3, pc, #488	; (adr r3, 800ee28 <__ieee754_rem_pio2+0x230>)
 800ec40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec44:	f7f1 fb20 	bl	8000288 <__aeabi_dsub>
 800ec48:	4602      	mov	r2, r0
 800ec4a:	460b      	mov	r3, r1
 800ec4c:	e9c4 2300 	strd	r2, r3, [r4]
 800ec50:	4640      	mov	r0, r8
 800ec52:	4649      	mov	r1, r9
 800ec54:	f7f1 fb18 	bl	8000288 <__aeabi_dsub>
 800ec58:	a373      	add	r3, pc, #460	; (adr r3, 800ee28 <__ieee754_rem_pio2+0x230>)
 800ec5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec5e:	f7f1 fb13 	bl	8000288 <__aeabi_dsub>
 800ec62:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ec66:	2601      	movs	r6, #1
 800ec68:	4630      	mov	r0, r6
 800ec6a:	b00b      	add	sp, #44	; 0x2c
 800ec6c:	ecbd 8b04 	vpop	{d8-d9}
 800ec70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec74:	4977      	ldr	r1, [pc, #476]	; (800ee54 <__ieee754_rem_pio2+0x25c>)
 800ec76:	428d      	cmp	r5, r1
 800ec78:	f340 8092 	ble.w	800eda0 <__ieee754_rem_pio2+0x1a8>
 800ec7c:	4976      	ldr	r1, [pc, #472]	; (800ee58 <__ieee754_rem_pio2+0x260>)
 800ec7e:	428d      	cmp	r5, r1
 800ec80:	dc61      	bgt.n	800ed46 <__ieee754_rem_pio2+0x14e>
 800ec82:	152e      	asrs	r6, r5, #20
 800ec84:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800ec88:	ee10 0a10 	vmov	r0, s0
 800ec8c:	eba5 5106 	sub.w	r1, r5, r6, lsl #20
 800ec90:	4690      	mov	r8, r2
 800ec92:	4689      	mov	r9, r1
 800ec94:	f7f1 ff60 	bl	8000b58 <__aeabi_d2iz>
 800ec98:	f7f1 fc44 	bl	8000524 <__aeabi_i2d>
 800ec9c:	4602      	mov	r2, r0
 800ec9e:	460b      	mov	r3, r1
 800eca0:	4640      	mov	r0, r8
 800eca2:	4649      	mov	r1, r9
 800eca4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800eca8:	f7f1 faee 	bl	8000288 <__aeabi_dsub>
 800ecac:	4b6b      	ldr	r3, [pc, #428]	; (800ee5c <__ieee754_rem_pio2+0x264>)
 800ecae:	2200      	movs	r2, #0
 800ecb0:	f7f1 fca2 	bl	80005f8 <__aeabi_dmul>
 800ecb4:	4689      	mov	r9, r1
 800ecb6:	4680      	mov	r8, r0
 800ecb8:	f7f1 ff4e 	bl	8000b58 <__aeabi_d2iz>
 800ecbc:	4605      	mov	r5, r0
 800ecbe:	f7f1 fc31 	bl	8000524 <__aeabi_i2d>
 800ecc2:	4602      	mov	r2, r0
 800ecc4:	460b      	mov	r3, r1
 800ecc6:	4640      	mov	r0, r8
 800ecc8:	4649      	mov	r1, r9
 800ecca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ecce:	f7f1 fadb 	bl	8000288 <__aeabi_dsub>
 800ecd2:	4b62      	ldr	r3, [pc, #392]	; (800ee5c <__ieee754_rem_pio2+0x264>)
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	f7f1 fc8f 	bl	80005f8 <__aeabi_dmul>
 800ecda:	4602      	mov	r2, r0
 800ecdc:	460b      	mov	r3, r1
 800ecde:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ece2:	2200      	movs	r2, #0
 800ece4:	2300      	movs	r3, #0
 800ece6:	f7f1 feef 	bl	8000ac8 <__aeabi_dcmpeq>
 800ecea:	2800      	cmp	r0, #0
 800ecec:	f000 8153 	beq.w	800ef96 <__ieee754_rem_pio2+0x39e>
 800ecf0:	2d00      	cmp	r5, #0
 800ecf2:	bf0c      	ite	eq
 800ecf4:	2301      	moveq	r3, #1
 800ecf6:	2302      	movne	r3, #2
 800ecf8:	4a59      	ldr	r2, [pc, #356]	; (800ee60 <__ieee754_rem_pio2+0x268>)
 800ecfa:	9201      	str	r2, [sp, #4]
 800ecfc:	2202      	movs	r2, #2
 800ecfe:	9200      	str	r2, [sp, #0]
 800ed00:	4621      	mov	r1, r4
 800ed02:	4632      	mov	r2, r6
 800ed04:	a804      	add	r0, sp, #16
 800ed06:	f000 fbab 	bl	800f460 <__kernel_rem_pio2>
 800ed0a:	2f00      	cmp	r7, #0
 800ed0c:	4606      	mov	r6, r0
 800ed0e:	daab      	bge.n	800ec68 <__ieee754_rem_pio2+0x70>
 800ed10:	6861      	ldr	r1, [r4, #4]
 800ed12:	6822      	ldr	r2, [r4, #0]
 800ed14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ed18:	68e1      	ldr	r1, [r4, #12]
 800ed1a:	e9c4 2300 	strd	r2, r3, [r4]
 800ed1e:	68a2      	ldr	r2, [r4, #8]
 800ed20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ed24:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800ed28:	4246      	negs	r6, r0
 800ed2a:	e79d      	b.n	800ec68 <__ieee754_rem_pio2+0x70>
 800ed2c:	2000      	movs	r0, #0
 800ed2e:	2100      	movs	r1, #0
 800ed30:	2600      	movs	r6, #0
 800ed32:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ed36:	4630      	mov	r0, r6
 800ed38:	ed84 0b00 	vstr	d0, [r4]
 800ed3c:	b00b      	add	sp, #44	; 0x2c
 800ed3e:	ecbd 8b04 	vpop	{d8-d9}
 800ed42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed46:	ee10 0a10 	vmov	r0, s0
 800ed4a:	4619      	mov	r1, r3
 800ed4c:	f7f1 fa9c 	bl	8000288 <__aeabi_dsub>
 800ed50:	2600      	movs	r6, #0
 800ed52:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ed56:	e9c4 0100 	strd	r0, r1, [r4]
 800ed5a:	e785      	b.n	800ec68 <__ieee754_rem_pio2+0x70>
 800ed5c:	a334      	add	r3, pc, #208	; (adr r3, 800ee30 <__ieee754_rem_pio2+0x238>)
 800ed5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed62:	f7f1 fa91 	bl	8000288 <__aeabi_dsub>
 800ed66:	a334      	add	r3, pc, #208	; (adr r3, 800ee38 <__ieee754_rem_pio2+0x240>)
 800ed68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed6c:	4680      	mov	r8, r0
 800ed6e:	4689      	mov	r9, r1
 800ed70:	f7f1 fa8a 	bl	8000288 <__aeabi_dsub>
 800ed74:	4602      	mov	r2, r0
 800ed76:	460b      	mov	r3, r1
 800ed78:	e9c4 2300 	strd	r2, r3, [r4]
 800ed7c:	4640      	mov	r0, r8
 800ed7e:	4649      	mov	r1, r9
 800ed80:	f7f1 fa82 	bl	8000288 <__aeabi_dsub>
 800ed84:	a32c      	add	r3, pc, #176	; (adr r3, 800ee38 <__ieee754_rem_pio2+0x240>)
 800ed86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8a:	f7f1 fa7d 	bl	8000288 <__aeabi_dsub>
 800ed8e:	2601      	movs	r6, #1
 800ed90:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ed94:	4630      	mov	r0, r6
 800ed96:	b00b      	add	sp, #44	; 0x2c
 800ed98:	ecbd 8b04 	vpop	{d8-d9}
 800ed9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eda0:	f001 f87a 	bl	800fe98 <fabs>
 800eda4:	ec59 8b10 	vmov	r8, r9, d0
 800eda8:	ee10 0a10 	vmov	r0, s0
 800edac:	a324      	add	r3, pc, #144	; (adr r3, 800ee40 <__ieee754_rem_pio2+0x248>)
 800edae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edb2:	4649      	mov	r1, r9
 800edb4:	f7f1 fc20 	bl	80005f8 <__aeabi_dmul>
 800edb8:	4b2a      	ldr	r3, [pc, #168]	; (800ee64 <__ieee754_rem_pio2+0x26c>)
 800edba:	2200      	movs	r2, #0
 800edbc:	f7f1 fa66 	bl	800028c <__adddf3>
 800edc0:	f7f1 feca 	bl	8000b58 <__aeabi_d2iz>
 800edc4:	4606      	mov	r6, r0
 800edc6:	f7f1 fbad 	bl	8000524 <__aeabi_i2d>
 800edca:	4602      	mov	r2, r0
 800edcc:	460b      	mov	r3, r1
 800edce:	ec43 2b18 	vmov	d8, r2, r3
 800edd2:	a313      	add	r3, pc, #76	; (adr r3, 800ee20 <__ieee754_rem_pio2+0x228>)
 800edd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edd8:	eeb0 9a48 	vmov.f32	s18, s16
 800eddc:	eef0 9a68 	vmov.f32	s19, s17
 800ede0:	f7f1 fc0a 	bl	80005f8 <__aeabi_dmul>
 800ede4:	4602      	mov	r2, r0
 800ede6:	460b      	mov	r3, r1
 800ede8:	4640      	mov	r0, r8
 800edea:	4649      	mov	r1, r9
 800edec:	f7f1 fa4c 	bl	8000288 <__aeabi_dsub>
 800edf0:	a30d      	add	r3, pc, #52	; (adr r3, 800ee28 <__ieee754_rem_pio2+0x230>)
 800edf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edf6:	4682      	mov	sl, r0
 800edf8:	468b      	mov	fp, r1
 800edfa:	ec51 0b18 	vmov	r0, r1, d8
 800edfe:	f7f1 fbfb 	bl	80005f8 <__aeabi_dmul>
 800ee02:	2e1f      	cmp	r6, #31
 800ee04:	ec41 0b18 	vmov	d8, r0, r1
 800ee08:	dc30      	bgt.n	800ee6c <__ieee754_rem_pio2+0x274>
 800ee0a:	4b17      	ldr	r3, [pc, #92]	; (800ee68 <__ieee754_rem_pio2+0x270>)
 800ee0c:	1e72      	subs	r2, r6, #1
 800ee0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee12:	42ab      	cmp	r3, r5
 800ee14:	d02a      	beq.n	800ee6c <__ieee754_rem_pio2+0x274>
 800ee16:	4602      	mov	r2, r0
 800ee18:	460b      	mov	r3, r1
 800ee1a:	e09b      	b.n	800ef54 <__ieee754_rem_pio2+0x35c>
 800ee1c:	f3af 8000 	nop.w
 800ee20:	54400000 	.word	0x54400000
 800ee24:	3ff921fb 	.word	0x3ff921fb
 800ee28:	1a626331 	.word	0x1a626331
 800ee2c:	3dd0b461 	.word	0x3dd0b461
 800ee30:	1a600000 	.word	0x1a600000
 800ee34:	3dd0b461 	.word	0x3dd0b461
 800ee38:	2e037073 	.word	0x2e037073
 800ee3c:	3ba3198a 	.word	0x3ba3198a
 800ee40:	6dc9c883 	.word	0x6dc9c883
 800ee44:	3fe45f30 	.word	0x3fe45f30
 800ee48:	3fe921fb 	.word	0x3fe921fb
 800ee4c:	4002d97b 	.word	0x4002d97b
 800ee50:	3ff921fb 	.word	0x3ff921fb
 800ee54:	413921fb 	.word	0x413921fb
 800ee58:	7fefffff 	.word	0x7fefffff
 800ee5c:	41700000 	.word	0x41700000
 800ee60:	0801088c 	.word	0x0801088c
 800ee64:	3fe00000 	.word	0x3fe00000
 800ee68:	0801080c 	.word	0x0801080c
 800ee6c:	152b      	asrs	r3, r5, #20
 800ee6e:	9303      	str	r3, [sp, #12]
 800ee70:	4650      	mov	r0, sl
 800ee72:	ec53 2b18 	vmov	r2, r3, d8
 800ee76:	4659      	mov	r1, fp
 800ee78:	f7f1 fa06 	bl	8000288 <__aeabi_dsub>
 800ee7c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ee80:	ebc3 5515 	rsb	r5, r3, r5, lsr #20
 800ee84:	2d10      	cmp	r5, #16
 800ee86:	4680      	mov	r8, r0
 800ee88:	4689      	mov	r9, r1
 800ee8a:	dd69      	ble.n	800ef60 <__ieee754_rem_pio2+0x368>
 800ee8c:	a364      	add	r3, pc, #400	; (adr r3, 800f020 <__ieee754_rem_pio2+0x428>)
 800ee8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee92:	ec51 0b19 	vmov	r0, r1, d9
 800ee96:	f7f1 fbaf 	bl	80005f8 <__aeabi_dmul>
 800ee9a:	4680      	mov	r8, r0
 800ee9c:	4689      	mov	r9, r1
 800ee9e:	4642      	mov	r2, r8
 800eea0:	464b      	mov	r3, r9
 800eea2:	4650      	mov	r0, sl
 800eea4:	4659      	mov	r1, fp
 800eea6:	f7f1 f9ef 	bl	8000288 <__aeabi_dsub>
 800eeaa:	4602      	mov	r2, r0
 800eeac:	460b      	mov	r3, r1
 800eeae:	4650      	mov	r0, sl
 800eeb0:	4659      	mov	r1, fp
 800eeb2:	4692      	mov	sl, r2
 800eeb4:	469b      	mov	fp, r3
 800eeb6:	f7f1 f9e7 	bl	8000288 <__aeabi_dsub>
 800eeba:	4642      	mov	r2, r8
 800eebc:	464b      	mov	r3, r9
 800eebe:	f7f1 f9e3 	bl	8000288 <__aeabi_dsub>
 800eec2:	a359      	add	r3, pc, #356	; (adr r3, 800f028 <__ieee754_rem_pio2+0x430>)
 800eec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eec8:	4680      	mov	r8, r0
 800eeca:	4689      	mov	r9, r1
 800eecc:	ec51 0b19 	vmov	r0, r1, d9
 800eed0:	f7f1 fb92 	bl	80005f8 <__aeabi_dmul>
 800eed4:	4642      	mov	r2, r8
 800eed6:	464b      	mov	r3, r9
 800eed8:	f7f1 f9d6 	bl	8000288 <__aeabi_dsub>
 800eedc:	4602      	mov	r2, r0
 800eede:	460b      	mov	r3, r1
 800eee0:	4650      	mov	r0, sl
 800eee2:	4659      	mov	r1, fp
 800eee4:	ec43 2b18 	vmov	d8, r2, r3
 800eee8:	f7f1 f9ce 	bl	8000288 <__aeabi_dsub>
 800eeec:	9a03      	ldr	r2, [sp, #12]
 800eeee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800eef2:	1ad3      	subs	r3, r2, r3
 800eef4:	2b31      	cmp	r3, #49	; 0x31
 800eef6:	4680      	mov	r8, r0
 800eef8:	4689      	mov	r9, r1
 800eefa:	dd31      	ble.n	800ef60 <__ieee754_rem_pio2+0x368>
 800eefc:	a34d      	add	r3, pc, #308	; (adr r3, 800f034 <__ieee754_rem_pio2+0x43c>)
 800eefe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef02:	ec51 0b19 	vmov	r0, r1, d9
 800ef06:	f7f1 fb77 	bl	80005f8 <__aeabi_dmul>
 800ef0a:	4680      	mov	r8, r0
 800ef0c:	4689      	mov	r9, r1
 800ef0e:	4642      	mov	r2, r8
 800ef10:	464b      	mov	r3, r9
 800ef12:	4650      	mov	r0, sl
 800ef14:	4659      	mov	r1, fp
 800ef16:	f7f1 f9b7 	bl	8000288 <__aeabi_dsub>
 800ef1a:	4602      	mov	r2, r0
 800ef1c:	460b      	mov	r3, r1
 800ef1e:	4650      	mov	r0, sl
 800ef20:	4659      	mov	r1, fp
 800ef22:	4692      	mov	sl, r2
 800ef24:	469b      	mov	fp, r3
 800ef26:	f7f1 f9af 	bl	8000288 <__aeabi_dsub>
 800ef2a:	4642      	mov	r2, r8
 800ef2c:	464b      	mov	r3, r9
 800ef2e:	f7f1 f9ab 	bl	8000288 <__aeabi_dsub>
 800ef32:	a342      	add	r3, pc, #264	; (adr r3, 800f03c <__ieee754_rem_pio2+0x444>)
 800ef34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef38:	4680      	mov	r8, r0
 800ef3a:	4689      	mov	r9, r1
 800ef3c:	ec51 0b19 	vmov	r0, r1, d9
 800ef40:	f7f1 fb5a 	bl	80005f8 <__aeabi_dmul>
 800ef44:	4642      	mov	r2, r8
 800ef46:	464b      	mov	r3, r9
 800ef48:	f7f1 f99e 	bl	8000288 <__aeabi_dsub>
 800ef4c:	4602      	mov	r2, r0
 800ef4e:	460b      	mov	r3, r1
 800ef50:	ec43 2b18 	vmov	d8, r2, r3
 800ef54:	4650      	mov	r0, sl
 800ef56:	4659      	mov	r1, fp
 800ef58:	f7f1 f996 	bl	8000288 <__aeabi_dsub>
 800ef5c:	4680      	mov	r8, r0
 800ef5e:	4689      	mov	r9, r1
 800ef60:	4642      	mov	r2, r8
 800ef62:	464b      	mov	r3, r9
 800ef64:	e9c4 8900 	strd	r8, r9, [r4]
 800ef68:	4650      	mov	r0, sl
 800ef6a:	4659      	mov	r1, fp
 800ef6c:	f7f1 f98c 	bl	8000288 <__aeabi_dsub>
 800ef70:	ec53 2b18 	vmov	r2, r3, d8
 800ef74:	f7f1 f988 	bl	8000288 <__aeabi_dsub>
 800ef78:	2f00      	cmp	r7, #0
 800ef7a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ef7e:	f6bf ae73 	bge.w	800ec68 <__ieee754_rem_pio2+0x70>
 800ef82:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ef86:	e9c4 8300 	strd	r8, r3, [r4]
 800ef8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ef8e:	e9c4 0302 	strd	r0, r3, [r4, #8]
 800ef92:	4276      	negs	r6, r6
 800ef94:	e668      	b.n	800ec68 <__ieee754_rem_pio2+0x70>
 800ef96:	2303      	movs	r3, #3
 800ef98:	e6ae      	b.n	800ecf8 <__ieee754_rem_pio2+0x100>
 800ef9a:	f7f1 f977 	bl	800028c <__adddf3>
 800ef9e:	4b24      	ldr	r3, [pc, #144]	; (800f030 <__ieee754_rem_pio2+0x438>)
 800efa0:	429d      	cmp	r5, r3
 800efa2:	4680      	mov	r8, r0
 800efa4:	4689      	mov	r9, r1
 800efa6:	d016      	beq.n	800efd6 <__ieee754_rem_pio2+0x3de>
 800efa8:	a31b      	add	r3, pc, #108	; (adr r3, 800f018 <__ieee754_rem_pio2+0x420>)
 800efaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efae:	f7f1 f96d 	bl	800028c <__adddf3>
 800efb2:	4602      	mov	r2, r0
 800efb4:	460b      	mov	r3, r1
 800efb6:	e9c4 2300 	strd	r2, r3, [r4]
 800efba:	4640      	mov	r0, r8
 800efbc:	4649      	mov	r1, r9
 800efbe:	f7f1 f963 	bl	8000288 <__aeabi_dsub>
 800efc2:	a315      	add	r3, pc, #84	; (adr r3, 800f018 <__ieee754_rem_pio2+0x420>)
 800efc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc8:	f7f1 f960 	bl	800028c <__adddf3>
 800efcc:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800efd0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800efd4:	e648      	b.n	800ec68 <__ieee754_rem_pio2+0x70>
 800efd6:	a312      	add	r3, pc, #72	; (adr r3, 800f020 <__ieee754_rem_pio2+0x428>)
 800efd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efdc:	f7f1 f956 	bl	800028c <__adddf3>
 800efe0:	a311      	add	r3, pc, #68	; (adr r3, 800f028 <__ieee754_rem_pio2+0x430>)
 800efe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efe6:	4680      	mov	r8, r0
 800efe8:	4689      	mov	r9, r1
 800efea:	f7f1 f94f 	bl	800028c <__adddf3>
 800efee:	4602      	mov	r2, r0
 800eff0:	460b      	mov	r3, r1
 800eff2:	e9c4 2300 	strd	r2, r3, [r4]
 800eff6:	4640      	mov	r0, r8
 800eff8:	4649      	mov	r1, r9
 800effa:	f7f1 f945 	bl	8000288 <__aeabi_dsub>
 800effe:	a30a      	add	r3, pc, #40	; (adr r3, 800f028 <__ieee754_rem_pio2+0x430>)
 800f000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f004:	f7f1 f942 	bl	800028c <__adddf3>
 800f008:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800f00c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f010:	e62a      	b.n	800ec68 <__ieee754_rem_pio2+0x70>
 800f012:	bf00      	nop
 800f014:	f3af 8000 	nop.w
 800f018:	1a626331 	.word	0x1a626331
 800f01c:	3dd0b461 	.word	0x3dd0b461
 800f020:	1a600000 	.word	0x1a600000
 800f024:	3dd0b461 	.word	0x3dd0b461
 800f028:	2e037073 	.word	0x2e037073
 800f02c:	3ba3198a 	.word	0x3ba3198a
 800f030:	3ff921fb 	.word	0x3ff921fb
 800f034:	2e000000 	.word	0x2e000000
 800f038:	3ba3198a 	.word	0x3ba3198a
 800f03c:	252049c1 	.word	0x252049c1
 800f040:	397b839a 	.word	0x397b839a

0800f044 <__ieee754_sqrt>:
 800f044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f048:	4a63      	ldr	r2, [pc, #396]	; (800f1d8 <__ieee754_sqrt+0x194>)
 800f04a:	ec55 4b10 	vmov	r4, r5, d0
 800f04e:	43aa      	bics	r2, r5
 800f050:	f000 809f 	beq.w	800f192 <__ieee754_sqrt+0x14e>
 800f054:	2d00      	cmp	r5, #0
 800f056:	ee10 ca10 	vmov	ip, s0
 800f05a:	462b      	mov	r3, r5
 800f05c:	dd54      	ble.n	800f108 <__ieee754_sqrt+0xc4>
 800f05e:	1529      	asrs	r1, r5, #20
 800f060:	d063      	beq.n	800f12a <__ieee754_sqrt+0xe6>
 800f062:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f066:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 800f06a:	07c9      	lsls	r1, r1, #31
 800f06c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f070:	d404      	bmi.n	800f07c <__ieee754_sqrt+0x38>
 800f072:	005b      	lsls	r3, r3, #1
 800f074:	eb03 73dc 	add.w	r3, r3, ip, lsr #31
 800f078:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800f07c:	ea4f 72dc 	mov.w	r2, ip, lsr #31
 800f080:	2600      	movs	r6, #0
 800f082:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800f086:	107f      	asrs	r7, r7, #1
 800f088:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800f08c:	f04f 0e16 	mov.w	lr, #22
 800f090:	4634      	mov	r4, r6
 800f092:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f096:	18a1      	adds	r1, r4, r2
 800f098:	4299      	cmp	r1, r3
 800f09a:	dc02      	bgt.n	800f0a2 <__ieee754_sqrt+0x5e>
 800f09c:	1a5b      	subs	r3, r3, r1
 800f09e:	188c      	adds	r4, r1, r2
 800f0a0:	4416      	add	r6, r2
 800f0a2:	005b      	lsls	r3, r3, #1
 800f0a4:	f1be 0e01 	subs.w	lr, lr, #1
 800f0a8:	eb03 73dc 	add.w	r3, r3, ip, lsr #31
 800f0ac:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f0b0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800f0b4:	d1ef      	bne.n	800f096 <__ieee754_sqrt+0x52>
 800f0b6:	4675      	mov	r5, lr
 800f0b8:	2020      	movs	r0, #32
 800f0ba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f0be:	e00a      	b.n	800f0d6 <__ieee754_sqrt+0x92>
 800f0c0:	d044      	beq.n	800f14c <__ieee754_sqrt+0x108>
 800f0c2:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800f0c6:	3801      	subs	r0, #1
 800f0c8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800f0cc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800f0d0:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f0d4:	d043      	beq.n	800f15e <__ieee754_sqrt+0x11a>
 800f0d6:	42a3      	cmp	r3, r4
 800f0d8:	eb02 010e 	add.w	r1, r2, lr
 800f0dc:	ddf0      	ble.n	800f0c0 <__ieee754_sqrt+0x7c>
 800f0de:	2900      	cmp	r1, #0
 800f0e0:	eb01 0e02 	add.w	lr, r1, r2
 800f0e4:	db0a      	blt.n	800f0fc <__ieee754_sqrt+0xb8>
 800f0e6:	46a0      	mov	r8, r4
 800f0e8:	1b1b      	subs	r3, r3, r4
 800f0ea:	4561      	cmp	r1, ip
 800f0ec:	bf88      	it	hi
 800f0ee:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800f0f2:	ebac 0c01 	sub.w	ip, ip, r1
 800f0f6:	4415      	add	r5, r2
 800f0f8:	4644      	mov	r4, r8
 800f0fa:	e7e2      	b.n	800f0c2 <__ieee754_sqrt+0x7e>
 800f0fc:	f1be 0f00 	cmp.w	lr, #0
 800f100:	dbf1      	blt.n	800f0e6 <__ieee754_sqrt+0xa2>
 800f102:	f104 0801 	add.w	r8, r4, #1
 800f106:	e7ef      	b.n	800f0e8 <__ieee754_sqrt+0xa4>
 800f108:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800f10c:	4322      	orrs	r2, r4
 800f10e:	d038      	beq.n	800f182 <__ieee754_sqrt+0x13e>
 800f110:	2d00      	cmp	r5, #0
 800f112:	d14e      	bne.n	800f1b2 <__ieee754_sqrt+0x16e>
 800f114:	4629      	mov	r1, r5
 800f116:	ea4f 22dc 	mov.w	r2, ip, lsr #11
 800f11a:	3915      	subs	r1, #21
 800f11c:	4613      	mov	r3, r2
 800f11e:	ea4f 5c4c 	mov.w	ip, ip, lsl #21
 800f122:	2a00      	cmp	r2, #0
 800f124:	d0f7      	beq.n	800f116 <__ieee754_sqrt+0xd2>
 800f126:	02d6      	lsls	r6, r2, #11
 800f128:	d450      	bmi.n	800f1cc <__ieee754_sqrt+0x188>
 800f12a:	2000      	movs	r0, #0
 800f12c:	005b      	lsls	r3, r3, #1
 800f12e:	02dd      	lsls	r5, r3, #11
 800f130:	4604      	mov	r4, r0
 800f132:	f100 0001 	add.w	r0, r0, #1
 800f136:	d5f9      	bpl.n	800f12c <__ieee754_sqrt+0xe8>
 800f138:	461a      	mov	r2, r3
 800f13a:	4663      	mov	r3, ip
 800f13c:	fa0c fc00 	lsl.w	ip, ip, r0
 800f140:	f1c0 0020 	rsb	r0, r0, #32
 800f144:	40c3      	lsrs	r3, r0
 800f146:	1b09      	subs	r1, r1, r4
 800f148:	4313      	orrs	r3, r2
 800f14a:	e78a      	b.n	800f062 <__ieee754_sqrt+0x1e>
 800f14c:	4561      	cmp	r1, ip
 800f14e:	d8b8      	bhi.n	800f0c2 <__ieee754_sqrt+0x7e>
 800f150:	2900      	cmp	r1, #0
 800f152:	eb01 0e02 	add.w	lr, r1, r2
 800f156:	dbd1      	blt.n	800f0fc <__ieee754_sqrt+0xb8>
 800f158:	4698      	mov	r8, r3
 800f15a:	2300      	movs	r3, #0
 800f15c:	e7c9      	b.n	800f0f2 <__ieee754_sqrt+0xae>
 800f15e:	ea53 030c 	orrs.w	r3, r3, ip
 800f162:	d110      	bne.n	800f186 <__ieee754_sqrt+0x142>
 800f164:	0868      	lsrs	r0, r5, #1
 800f166:	1071      	asrs	r1, r6, #1
 800f168:	07f3      	lsls	r3, r6, #31
 800f16a:	f101 517f 	add.w	r1, r1, #1069547520	; 0x3fc00000
 800f16e:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800f172:	bf48      	it	mi
 800f174:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
 800f178:	eb01 5307 	add.w	r3, r1, r7, lsl #20
 800f17c:	4602      	mov	r2, r0
 800f17e:	ec43 2b10 	vmov	d0, r2, r3
 800f182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f186:	1c6a      	adds	r2, r5, #1
 800f188:	bf16      	itet	ne
 800f18a:	1c68      	addne	r0, r5, #1
 800f18c:	3601      	addeq	r6, #1
 800f18e:	0840      	lsrne	r0, r0, #1
 800f190:	e7e9      	b.n	800f166 <__ieee754_sqrt+0x122>
 800f192:	ee10 2a10 	vmov	r2, s0
 800f196:	ee10 0a10 	vmov	r0, s0
 800f19a:	462b      	mov	r3, r5
 800f19c:	4629      	mov	r1, r5
 800f19e:	f7f1 fa2b 	bl	80005f8 <__aeabi_dmul>
 800f1a2:	4622      	mov	r2, r4
 800f1a4:	462b      	mov	r3, r5
 800f1a6:	f7f1 f871 	bl	800028c <__adddf3>
 800f1aa:	ec41 0b10 	vmov	d0, r0, r1
 800f1ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1b2:	ee10 2a10 	vmov	r2, s0
 800f1b6:	4620      	mov	r0, r4
 800f1b8:	4629      	mov	r1, r5
 800f1ba:	f7f1 f865 	bl	8000288 <__aeabi_dsub>
 800f1be:	4602      	mov	r2, r0
 800f1c0:	460b      	mov	r3, r1
 800f1c2:	f7f1 fb43 	bl	800084c <__aeabi_ddiv>
 800f1c6:	ec41 0b10 	vmov	d0, r0, r1
 800f1ca:	e7da      	b.n	800f182 <__ieee754_sqrt+0x13e>
 800f1cc:	4663      	mov	r3, ip
 800f1ce:	2020      	movs	r0, #32
 800f1d0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f1d4:	e7b6      	b.n	800f144 <__ieee754_sqrt+0x100>
 800f1d6:	bf00      	nop
 800f1d8:	7ff00000 	.word	0x7ff00000
 800f1dc:	00000000 	.word	0x00000000

0800f1e0 <__kernel_cos>:
 800f1e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1e4:	ec57 6b10 	vmov	r6, r7, d0
 800f1e8:	f027 4900 	bic.w	r9, r7, #2147483648	; 0x80000000
 800f1ec:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
 800f1f0:	ed2d 8b04 	vpush	{d8-d9}
 800f1f4:	ec5b ab11 	vmov	sl, fp, d1
 800f1f8:	da71      	bge.n	800f2de <__kernel_cos+0xfe>
 800f1fa:	ee10 0a10 	vmov	r0, s0
 800f1fe:	4639      	mov	r1, r7
 800f200:	f7f1 fcaa 	bl	8000b58 <__aeabi_d2iz>
 800f204:	2800      	cmp	r0, #0
 800f206:	f000 80f6 	beq.w	800f3f6 <__kernel_cos+0x216>
 800f20a:	4632      	mov	r2, r6
 800f20c:	463b      	mov	r3, r7
 800f20e:	4630      	mov	r0, r6
 800f210:	4639      	mov	r1, r7
 800f212:	f7f1 f9f1 	bl	80005f8 <__aeabi_dmul>
 800f216:	a37c      	add	r3, pc, #496	; (adr r3, 800f408 <__kernel_cos+0x228>)
 800f218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f21c:	4604      	mov	r4, r0
 800f21e:	460d      	mov	r5, r1
 800f220:	f7f1 f9ea 	bl	80005f8 <__aeabi_dmul>
 800f224:	a37a      	add	r3, pc, #488	; (adr r3, 800f410 <__kernel_cos+0x230>)
 800f226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f22a:	f7f1 f82f 	bl	800028c <__adddf3>
 800f22e:	4622      	mov	r2, r4
 800f230:	462b      	mov	r3, r5
 800f232:	f7f1 f9e1 	bl	80005f8 <__aeabi_dmul>
 800f236:	a378      	add	r3, pc, #480	; (adr r3, 800f418 <__kernel_cos+0x238>)
 800f238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f23c:	f7f1 f824 	bl	8000288 <__aeabi_dsub>
 800f240:	4622      	mov	r2, r4
 800f242:	462b      	mov	r3, r5
 800f244:	f7f1 f9d8 	bl	80005f8 <__aeabi_dmul>
 800f248:	a375      	add	r3, pc, #468	; (adr r3, 800f420 <__kernel_cos+0x240>)
 800f24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f24e:	f7f1 f81d 	bl	800028c <__adddf3>
 800f252:	4622      	mov	r2, r4
 800f254:	462b      	mov	r3, r5
 800f256:	f7f1 f9cf 	bl	80005f8 <__aeabi_dmul>
 800f25a:	a373      	add	r3, pc, #460	; (adr r3, 800f428 <__kernel_cos+0x248>)
 800f25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f260:	f7f1 f812 	bl	8000288 <__aeabi_dsub>
 800f264:	4622      	mov	r2, r4
 800f266:	462b      	mov	r3, r5
 800f268:	f7f1 f9c6 	bl	80005f8 <__aeabi_dmul>
 800f26c:	a370      	add	r3, pc, #448	; (adr r3, 800f430 <__kernel_cos+0x250>)
 800f26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f272:	f7f1 f80b 	bl	800028c <__adddf3>
 800f276:	4622      	mov	r2, r4
 800f278:	462b      	mov	r3, r5
 800f27a:	f7f1 f9bd 	bl	80005f8 <__aeabi_dmul>
 800f27e:	ec41 0b18 	vmov	d8, r0, r1
 800f282:	4b71      	ldr	r3, [pc, #452]	; (800f448 <__kernel_cos+0x268>)
 800f284:	2200      	movs	r2, #0
 800f286:	4620      	mov	r0, r4
 800f288:	4629      	mov	r1, r5
 800f28a:	f7f1 f9b5 	bl	80005f8 <__aeabi_dmul>
 800f28e:	ec53 2b18 	vmov	r2, r3, d8
 800f292:	4680      	mov	r8, r0
 800f294:	4689      	mov	r9, r1
 800f296:	4620      	mov	r0, r4
 800f298:	4629      	mov	r1, r5
 800f29a:	f7f1 f9ad 	bl	80005f8 <__aeabi_dmul>
 800f29e:	4652      	mov	r2, sl
 800f2a0:	465b      	mov	r3, fp
 800f2a2:	4604      	mov	r4, r0
 800f2a4:	460d      	mov	r5, r1
 800f2a6:	4630      	mov	r0, r6
 800f2a8:	4639      	mov	r1, r7
 800f2aa:	f7f1 f9a5 	bl	80005f8 <__aeabi_dmul>
 800f2ae:	4602      	mov	r2, r0
 800f2b0:	460b      	mov	r3, r1
 800f2b2:	4620      	mov	r0, r4
 800f2b4:	4629      	mov	r1, r5
 800f2b6:	f7f0 ffe7 	bl	8000288 <__aeabi_dsub>
 800f2ba:	4602      	mov	r2, r0
 800f2bc:	460b      	mov	r3, r1
 800f2be:	4640      	mov	r0, r8
 800f2c0:	4649      	mov	r1, r9
 800f2c2:	f7f0 ffe1 	bl	8000288 <__aeabi_dsub>
 800f2c6:	4602      	mov	r2, r0
 800f2c8:	460b      	mov	r3, r1
 800f2ca:	2000      	movs	r0, #0
 800f2cc:	495f      	ldr	r1, [pc, #380]	; (800f44c <__kernel_cos+0x26c>)
 800f2ce:	f7f0 ffdb 	bl	8000288 <__aeabi_dsub>
 800f2d2:	ecbd 8b04 	vpop	{d8-d9}
 800f2d6:	ec41 0b10 	vmov	d0, r0, r1
 800f2da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2de:	ee10 2a10 	vmov	r2, s0
 800f2e2:	ee10 0a10 	vmov	r0, s0
 800f2e6:	463b      	mov	r3, r7
 800f2e8:	4639      	mov	r1, r7
 800f2ea:	f7f1 f985 	bl	80005f8 <__aeabi_dmul>
 800f2ee:	a346      	add	r3, pc, #280	; (adr r3, 800f408 <__kernel_cos+0x228>)
 800f2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2f4:	4604      	mov	r4, r0
 800f2f6:	460d      	mov	r5, r1
 800f2f8:	f7f1 f97e 	bl	80005f8 <__aeabi_dmul>
 800f2fc:	a344      	add	r3, pc, #272	; (adr r3, 800f410 <__kernel_cos+0x230>)
 800f2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f302:	f7f0 ffc3 	bl	800028c <__adddf3>
 800f306:	4622      	mov	r2, r4
 800f308:	462b      	mov	r3, r5
 800f30a:	f7f1 f975 	bl	80005f8 <__aeabi_dmul>
 800f30e:	a342      	add	r3, pc, #264	; (adr r3, 800f418 <__kernel_cos+0x238>)
 800f310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f314:	f7f0 ffb8 	bl	8000288 <__aeabi_dsub>
 800f318:	4622      	mov	r2, r4
 800f31a:	462b      	mov	r3, r5
 800f31c:	f7f1 f96c 	bl	80005f8 <__aeabi_dmul>
 800f320:	a33f      	add	r3, pc, #252	; (adr r3, 800f420 <__kernel_cos+0x240>)
 800f322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f326:	f7f0 ffb1 	bl	800028c <__adddf3>
 800f32a:	4622      	mov	r2, r4
 800f32c:	462b      	mov	r3, r5
 800f32e:	f7f1 f963 	bl	80005f8 <__aeabi_dmul>
 800f332:	a33d      	add	r3, pc, #244	; (adr r3, 800f428 <__kernel_cos+0x248>)
 800f334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f338:	f7f0 ffa6 	bl	8000288 <__aeabi_dsub>
 800f33c:	4622      	mov	r2, r4
 800f33e:	462b      	mov	r3, r5
 800f340:	f7f1 f95a 	bl	80005f8 <__aeabi_dmul>
 800f344:	a33a      	add	r3, pc, #232	; (adr r3, 800f430 <__kernel_cos+0x250>)
 800f346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f34a:	f7f0 ff9f 	bl	800028c <__adddf3>
 800f34e:	462b      	mov	r3, r5
 800f350:	4622      	mov	r2, r4
 800f352:	f7f1 f951 	bl	80005f8 <__aeabi_dmul>
 800f356:	4b3e      	ldr	r3, [pc, #248]	; (800f450 <__kernel_cos+0x270>)
 800f358:	4599      	cmp	r9, r3
 800f35a:	ec41 0b18 	vmov	d8, r0, r1
 800f35e:	dd90      	ble.n	800f282 <__kernel_cos+0xa2>
 800f360:	4b3c      	ldr	r3, [pc, #240]	; (800f454 <__kernel_cos+0x274>)
 800f362:	4599      	cmp	r9, r3
 800f364:	dc3c      	bgt.n	800f3e0 <__kernel_cos+0x200>
 800f366:	2200      	movs	r2, #0
 800f368:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
 800f36c:	4937      	ldr	r1, [pc, #220]	; (800f44c <__kernel_cos+0x26c>)
 800f36e:	2000      	movs	r0, #0
 800f370:	4690      	mov	r8, r2
 800f372:	4699      	mov	r9, r3
 800f374:	f7f0 ff88 	bl	8000288 <__aeabi_dsub>
 800f378:	ec41 0b19 	vmov	d9, r0, r1
 800f37c:	4b32      	ldr	r3, [pc, #200]	; (800f448 <__kernel_cos+0x268>)
 800f37e:	2200      	movs	r2, #0
 800f380:	4620      	mov	r0, r4
 800f382:	4629      	mov	r1, r5
 800f384:	f7f1 f938 	bl	80005f8 <__aeabi_dmul>
 800f388:	4642      	mov	r2, r8
 800f38a:	464b      	mov	r3, r9
 800f38c:	f7f0 ff7c 	bl	8000288 <__aeabi_dsub>
 800f390:	ec53 2b18 	vmov	r2, r3, d8
 800f394:	4680      	mov	r8, r0
 800f396:	4689      	mov	r9, r1
 800f398:	4620      	mov	r0, r4
 800f39a:	4629      	mov	r1, r5
 800f39c:	f7f1 f92c 	bl	80005f8 <__aeabi_dmul>
 800f3a0:	4652      	mov	r2, sl
 800f3a2:	465b      	mov	r3, fp
 800f3a4:	4604      	mov	r4, r0
 800f3a6:	460d      	mov	r5, r1
 800f3a8:	4630      	mov	r0, r6
 800f3aa:	4639      	mov	r1, r7
 800f3ac:	f7f1 f924 	bl	80005f8 <__aeabi_dmul>
 800f3b0:	4602      	mov	r2, r0
 800f3b2:	460b      	mov	r3, r1
 800f3b4:	4620      	mov	r0, r4
 800f3b6:	4629      	mov	r1, r5
 800f3b8:	f7f0 ff66 	bl	8000288 <__aeabi_dsub>
 800f3bc:	4602      	mov	r2, r0
 800f3be:	460b      	mov	r3, r1
 800f3c0:	4640      	mov	r0, r8
 800f3c2:	4649      	mov	r1, r9
 800f3c4:	f7f0 ff60 	bl	8000288 <__aeabi_dsub>
 800f3c8:	4602      	mov	r2, r0
 800f3ca:	460b      	mov	r3, r1
 800f3cc:	ec51 0b19 	vmov	r0, r1, d9
 800f3d0:	f7f0 ff5a 	bl	8000288 <__aeabi_dsub>
 800f3d4:	ecbd 8b04 	vpop	{d8-d9}
 800f3d8:	ec41 0b10 	vmov	d0, r0, r1
 800f3dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3e0:	ed9f 7b15 	vldr	d7, [pc, #84]	; 800f438 <__kernel_cos+0x258>
 800f3e4:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800f458 <__kernel_cos+0x278>
 800f3e8:	eeb0 9a47 	vmov.f32	s18, s14
 800f3ec:	eef0 9a67 	vmov.f32	s19, s15
 800f3f0:	f04f 0800 	mov.w	r8, #0
 800f3f4:	e7c2      	b.n	800f37c <__kernel_cos+0x19c>
 800f3f6:	ecbd 8b04 	vpop	{d8-d9}
 800f3fa:	ed9f 0b11 	vldr	d0, [pc, #68]	; 800f440 <__kernel_cos+0x260>
 800f3fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f402:	bf00      	nop
 800f404:	f3af 8000 	nop.w
 800f408:	be8838d4 	.word	0xbe8838d4
 800f40c:	bda8fae9 	.word	0xbda8fae9
 800f410:	bdb4b1c4 	.word	0xbdb4b1c4
 800f414:	3e21ee9e 	.word	0x3e21ee9e
 800f418:	809c52ad 	.word	0x809c52ad
 800f41c:	3e927e4f 	.word	0x3e927e4f
 800f420:	19cb1590 	.word	0x19cb1590
 800f424:	3efa01a0 	.word	0x3efa01a0
 800f428:	16c15177 	.word	0x16c15177
 800f42c:	3f56c16c 	.word	0x3f56c16c
 800f430:	5555554c 	.word	0x5555554c
 800f434:	3fa55555 	.word	0x3fa55555
 800f438:	00000000 	.word	0x00000000
 800f43c:	3fe70000 	.word	0x3fe70000
 800f440:	00000000 	.word	0x00000000
 800f444:	3ff00000 	.word	0x3ff00000
 800f448:	3fe00000 	.word	0x3fe00000
 800f44c:	3ff00000 	.word	0x3ff00000
 800f450:	3fd33332 	.word	0x3fd33332
 800f454:	3fe90000 	.word	0x3fe90000
 800f458:	3fd20000 	.word	0x3fd20000
 800f45c:	00000000 	.word	0x00000000

0800f460 <__kernel_rem_pio2>:
 800f460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f464:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800f468:	461c      	mov	r4, r3
 800f46a:	9308      	str	r3, [sp, #32]
 800f46c:	910b      	str	r1, [sp, #44]	; 0x2c
 800f46e:	4bba      	ldr	r3, [pc, #744]	; (800f758 <__kernel_rem_pio2+0x2f8>)
 800f470:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800f472:	9004      	str	r0, [sp, #16]
 800f474:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800f478:	9105      	str	r1, [sp, #20]
 800f47a:	1e63      	subs	r3, r4, #1
 800f47c:	f112 0f14 	cmn.w	r2, #20
 800f480:	9303      	str	r3, [sp, #12]
 800f482:	f2c0 834b 	blt.w	800fb1c <__kernel_rem_pio2+0x6bc>
 800f486:	49b5      	ldr	r1, [pc, #724]	; (800f75c <__kernel_rem_pio2+0x2fc>)
 800f488:	1ed3      	subs	r3, r2, #3
 800f48a:	fb81 0103 	smull	r0, r1, r1, r3
 800f48e:	17db      	asrs	r3, r3, #31
 800f490:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
 800f494:	9307      	str	r3, [sp, #28]
 800f496:	3301      	adds	r3, #1
 800f498:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
 800f49c:	00db      	lsls	r3, r3, #3
 800f49e:	18d3      	adds	r3, r2, r3
 800f4a0:	9306      	str	r3, [sp, #24]
 800f4a2:	9a07      	ldr	r2, [sp, #28]
 800f4a4:	9b03      	ldr	r3, [sp, #12]
 800f4a6:	1ad4      	subs	r4, r2, r3
 800f4a8:	9a05      	ldr	r2, [sp, #20]
 800f4aa:	18d6      	adds	r6, r2, r3
 800f4ac:	d41a      	bmi.n	800f4e4 <__kernel_rem_pio2+0x84>
 800f4ae:	3601      	adds	r6, #1
 800f4b0:	9fa3      	ldr	r7, [sp, #652]	; 0x28c
 800f4b2:	4426      	add	r6, r4
 800f4b4:	ad20      	add	r5, sp, #128	; 0x80
 800f4b6:	f04f 0800 	mov.w	r8, #0
 800f4ba:	f04f 0900 	mov.w	r9, #0
 800f4be:	e008      	b.n	800f4d2 <__kernel_rem_pio2+0x72>
 800f4c0:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 800f4c4:	f7f1 f82e 	bl	8000524 <__aeabi_i2d>
 800f4c8:	3401      	adds	r4, #1
 800f4ca:	42b4      	cmp	r4, r6
 800f4cc:	e8e5 0102 	strd	r0, r1, [r5], #8
 800f4d0:	d008      	beq.n	800f4e4 <__kernel_rem_pio2+0x84>
 800f4d2:	2c00      	cmp	r4, #0
 800f4d4:	daf4      	bge.n	800f4c0 <__kernel_rem_pio2+0x60>
 800f4d6:	3401      	adds	r4, #1
 800f4d8:	4640      	mov	r0, r8
 800f4da:	4649      	mov	r1, r9
 800f4dc:	42b4      	cmp	r4, r6
 800f4de:	e8e5 0102 	strd	r0, r1, [r5], #8
 800f4e2:	d1f6      	bne.n	800f4d2 <__kernel_rem_pio2+0x72>
 800f4e4:	9b05      	ldr	r3, [sp, #20]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	f2c0 83c6 	blt.w	800fc78 <__kernel_rem_pio2+0x818>
 800f4ec:	9b08      	ldr	r3, [sp, #32]
 800f4ee:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800f4f2:	aa20      	add	r2, sp, #128	; 0x80
 800f4f4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800f4f8:	00da      	lsls	r2, r3, #3
 800f4fa:	9202      	str	r2, [sp, #8]
 800f4fc:	9a05      	ldr	r2, [sp, #20]
 800f4fe:	441a      	add	r2, r3
 800f500:	9201      	str	r2, [sp, #4]
 800f502:	9a04      	ldr	r2, [sp, #16]
 800f504:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800f508:	eb02 08c3 	add.w	r8, r2, r3, lsl #3
 800f50c:	9b03      	ldr	r3, [sp, #12]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	f2c0 81a7 	blt.w	800f862 <__kernel_rem_pio2+0x402>
 800f514:	9e04      	ldr	r6, [sp, #16]
 800f516:	4657      	mov	r7, sl
 800f518:	2400      	movs	r4, #0
 800f51a:	2500      	movs	r5, #0
 800f51c:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
 800f520:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800f524:	f7f1 f868 	bl	80005f8 <__aeabi_dmul>
 800f528:	4602      	mov	r2, r0
 800f52a:	460b      	mov	r3, r1
 800f52c:	4620      	mov	r0, r4
 800f52e:	4629      	mov	r1, r5
 800f530:	f7f0 feac 	bl	800028c <__adddf3>
 800f534:	4546      	cmp	r6, r8
 800f536:	4604      	mov	r4, r0
 800f538:	460d      	mov	r5, r1
 800f53a:	d1ef      	bne.n	800f51c <__kernel_rem_pio2+0xbc>
 800f53c:	9b01      	ldr	r3, [sp, #4]
 800f53e:	f109 0901 	add.w	r9, r9, #1
 800f542:	4599      	cmp	r9, r3
 800f544:	e8eb 4502 	strd	r4, r5, [fp], #8
 800f548:	f10a 0a08 	add.w	sl, sl, #8
 800f54c:	d1de      	bne.n	800f50c <__kernel_rem_pio2+0xac>
 800f54e:	9a04      	ldr	r2, [sp, #16]
 800f550:	9b02      	ldr	r3, [sp, #8]
 800f552:	4413      	add	r3, r2
 800f554:	9a05      	ldr	r2, [sp, #20]
 800f556:	9201      	str	r2, [sp, #4]
 800f558:	469b      	mov	fp, r3
 800f55a:	ab0b      	add	r3, sp, #44	; 0x2c
 800f55c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800f560:	930a      	str	r3, [sp, #40]	; 0x28
 800f562:	ab0c      	add	r3, sp, #48	; 0x30
 800f564:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800f568:	3b08      	subs	r3, #8
 800f56a:	9309      	str	r3, [sp, #36]	; 0x24
 800f56c:	9a01      	ldr	r2, [sp, #4]
 800f56e:	ab98      	add	r3, sp, #608	; 0x260
 800f570:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f574:	2a00      	cmp	r2, #0
 800f576:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800f57a:	dd29      	ble.n	800f5d0 <__kernel_rem_pio2+0x170>
 800f57c:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 800f580:	eb0a 08c2 	add.w	r8, sl, r2, lsl #3
 800f584:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800f588:	4b75      	ldr	r3, [pc, #468]	; (800f760 <__kernel_rem_pio2+0x300>)
 800f58a:	2200      	movs	r2, #0
 800f58c:	4620      	mov	r0, r4
 800f58e:	4629      	mov	r1, r5
 800f590:	f7f1 f832 	bl	80005f8 <__aeabi_dmul>
 800f594:	f7f1 fae0 	bl	8000b58 <__aeabi_d2iz>
 800f598:	f7f0 ffc4 	bl	8000524 <__aeabi_i2d>
 800f59c:	4b71      	ldr	r3, [pc, #452]	; (800f764 <__kernel_rem_pio2+0x304>)
 800f59e:	2200      	movs	r2, #0
 800f5a0:	4606      	mov	r6, r0
 800f5a2:	460f      	mov	r7, r1
 800f5a4:	f7f1 f828 	bl	80005f8 <__aeabi_dmul>
 800f5a8:	4602      	mov	r2, r0
 800f5aa:	460b      	mov	r3, r1
 800f5ac:	4620      	mov	r0, r4
 800f5ae:	4629      	mov	r1, r5
 800f5b0:	f7f0 fe6a 	bl	8000288 <__aeabi_dsub>
 800f5b4:	f7f1 fad0 	bl	8000b58 <__aeabi_d2iz>
 800f5b8:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800f5bc:	f849 0b04 	str.w	r0, [r9], #4
 800f5c0:	4639      	mov	r1, r7
 800f5c2:	4630      	mov	r0, r6
 800f5c4:	f7f0 fe62 	bl	800028c <__adddf3>
 800f5c8:	45d0      	cmp	r8, sl
 800f5ca:	4604      	mov	r4, r0
 800f5cc:	460d      	mov	r5, r1
 800f5ce:	d1db      	bne.n	800f588 <__kernel_rem_pio2+0x128>
 800f5d0:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800f5d4:	ec45 4b10 	vmov	d0, r4, r5
 800f5d8:	4648      	mov	r0, r9
 800f5da:	f000 fcf9 	bl	800ffd0 <scalbn>
 800f5de:	ec55 4b10 	vmov	r4, r5, d0
 800f5e2:	2200      	movs	r2, #0
 800f5e4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f5e8:	ee10 0a10 	vmov	r0, s0
 800f5ec:	4629      	mov	r1, r5
 800f5ee:	f7f1 f803 	bl	80005f8 <__aeabi_dmul>
 800f5f2:	ec41 0b10 	vmov	d0, r0, r1
 800f5f6:	f000 fc67 	bl	800fec8 <floor>
 800f5fa:	4b5b      	ldr	r3, [pc, #364]	; (800f768 <__kernel_rem_pio2+0x308>)
 800f5fc:	ec51 0b10 	vmov	r0, r1, d0
 800f600:	2200      	movs	r2, #0
 800f602:	f7f0 fff9 	bl	80005f8 <__aeabi_dmul>
 800f606:	4602      	mov	r2, r0
 800f608:	460b      	mov	r3, r1
 800f60a:	4620      	mov	r0, r4
 800f60c:	4629      	mov	r1, r5
 800f60e:	f7f0 fe3b 	bl	8000288 <__aeabi_dsub>
 800f612:	460d      	mov	r5, r1
 800f614:	4604      	mov	r4, r0
 800f616:	f7f1 fa9f 	bl	8000b58 <__aeabi_d2iz>
 800f61a:	4680      	mov	r8, r0
 800f61c:	f7f0 ff82 	bl	8000524 <__aeabi_i2d>
 800f620:	460b      	mov	r3, r1
 800f622:	4602      	mov	r2, r0
 800f624:	4629      	mov	r1, r5
 800f626:	4620      	mov	r0, r4
 800f628:	f7f0 fe2e 	bl	8000288 <__aeabi_dsub>
 800f62c:	464b      	mov	r3, r9
 800f62e:	2b00      	cmp	r3, #0
 800f630:	4606      	mov	r6, r0
 800f632:	460f      	mov	r7, r1
 800f634:	f340 809a 	ble.w	800f76c <__kernel_rem_pio2+0x30c>
 800f638:	9a01      	ldr	r2, [sp, #4]
 800f63a:	1e51      	subs	r1, r2, #1
 800f63c:	aa0c      	add	r2, sp, #48	; 0x30
 800f63e:	f1c9 0318 	rsb	r3, r9, #24
 800f642:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800f646:	fa42 f003 	asr.w	r0, r2, r3
 800f64a:	fa00 f303 	lsl.w	r3, r0, r3
 800f64e:	1ad3      	subs	r3, r2, r3
 800f650:	f1c9 0517 	rsb	r5, r9, #23
 800f654:	aa0c      	add	r2, sp, #48	; 0x30
 800f656:	fa43 f505 	asr.w	r5, r3, r5
 800f65a:	2d00      	cmp	r5, #0
 800f65c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800f660:	4480      	add	r8, r0
 800f662:	f300 808d 	bgt.w	800f780 <__kernel_rem_pio2+0x320>
 800f666:	2200      	movs	r2, #0
 800f668:	2300      	movs	r3, #0
 800f66a:	4630      	mov	r0, r6
 800f66c:	4639      	mov	r1, r7
 800f66e:	f7f1 fa2b 	bl	8000ac8 <__aeabi_dcmpeq>
 800f672:	2800      	cmp	r0, #0
 800f674:	f000 8259 	beq.w	800fb2a <__kernel_rem_pio2+0x6ca>
 800f678:	9b01      	ldr	r3, [sp, #4]
 800f67a:	9a05      	ldr	r2, [sp, #20]
 800f67c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800f680:	4552      	cmp	r2, sl
 800f682:	dc10      	bgt.n	800f6a6 <__kernel_rem_pio2+0x246>
 800f684:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800f688:	aa0c      	add	r2, sp, #48	; 0x30
 800f68a:	3b01      	subs	r3, #1
 800f68c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f68e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f692:	2200      	movs	r2, #0
 800f694:	f853 1904 	ldr.w	r1, [r3], #-4
 800f698:	4283      	cmp	r3, r0
 800f69a:	ea42 0201 	orr.w	r2, r2, r1
 800f69e:	d1f9      	bne.n	800f694 <__kernel_rem_pio2+0x234>
 800f6a0:	2a00      	cmp	r2, #0
 800f6a2:	f040 80e1 	bne.w	800f868 <__kernel_rem_pio2+0x408>
 800f6a6:	9b05      	ldr	r3, [sp, #20]
 800f6a8:	aa0c      	add	r2, sp, #48	; 0x30
 800f6aa:	3b01      	subs	r3, #1
 800f6ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	f040 80d1 	bne.w	800f858 <__kernel_rem_pio2+0x3f8>
 800f6b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f6b8:	2301      	movs	r3, #1
 800f6ba:	f852 1904 	ldr.w	r1, [r2], #-4
 800f6be:	3301      	adds	r3, #1
 800f6c0:	2900      	cmp	r1, #0
 800f6c2:	d0fa      	beq.n	800f6ba <__kernel_rem_pio2+0x25a>
 800f6c4:	9a01      	ldr	r2, [sp, #4]
 800f6c6:	18d3      	adds	r3, r2, r3
 800f6c8:	9302      	str	r3, [sp, #8]
 800f6ca:	1c53      	adds	r3, r2, #1
 800f6cc:	4699      	mov	r9, r3
 800f6ce:	9a01      	ldr	r2, [sp, #4]
 800f6d0:	9908      	ldr	r1, [sp, #32]
 800f6d2:	440a      	add	r2, r1
 800f6d4:	4690      	mov	r8, r2
 800f6d6:	9a07      	ldr	r2, [sp, #28]
 800f6d8:	eb02 0a03 	add.w	sl, r2, r3
 800f6dc:	f10a 4a80 	add.w	sl, sl, #1073741824	; 0x40000000
 800f6e0:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
 800f6e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f6e6:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800f6ea:	aa20      	add	r2, sp, #128	; 0x80
 800f6ec:	eb02 08c8 	add.w	r8, r2, r8, lsl #3
 800f6f0:	aa70      	add	r2, sp, #448	; 0x1c0
 800f6f2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f6f6:	9301      	str	r3, [sp, #4]
 800f6f8:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 800f6fc:	f7f0 ff12 	bl	8000524 <__aeabi_i2d>
 800f700:	460b      	mov	r3, r1
 800f702:	9903      	ldr	r1, [sp, #12]
 800f704:	4602      	mov	r2, r0
 800f706:	2900      	cmp	r1, #0
 800f708:	e9c8 2300 	strd	r2, r3, [r8]
 800f70c:	4647      	mov	r7, r8
 800f70e:	f108 0808 	add.w	r8, r8, #8
 800f712:	db1e      	blt.n	800f752 <__kernel_rem_pio2+0x2f2>
 800f714:	9e04      	ldr	r6, [sp, #16]
 800f716:	2400      	movs	r4, #0
 800f718:	2500      	movs	r5, #0
 800f71a:	e001      	b.n	800f720 <__kernel_rem_pio2+0x2c0>
 800f71c:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
 800f720:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800f724:	f7f0 ff68 	bl	80005f8 <__aeabi_dmul>
 800f728:	4602      	mov	r2, r0
 800f72a:	460b      	mov	r3, r1
 800f72c:	4620      	mov	r0, r4
 800f72e:	4629      	mov	r1, r5
 800f730:	f7f0 fdac 	bl	800028c <__adddf3>
 800f734:	455e      	cmp	r6, fp
 800f736:	4604      	mov	r4, r0
 800f738:	460d      	mov	r5, r1
 800f73a:	d1ef      	bne.n	800f71c <__kernel_rem_pio2+0x2bc>
 800f73c:	9b01      	ldr	r3, [sp, #4]
 800f73e:	e8e3 4502 	strd	r4, r5, [r3], #8
 800f742:	9301      	str	r3, [sp, #4]
 800f744:	9b02      	ldr	r3, [sp, #8]
 800f746:	f109 0901 	add.w	r9, r9, #1
 800f74a:	4599      	cmp	r9, r3
 800f74c:	ddd4      	ble.n	800f6f8 <__kernel_rem_pio2+0x298>
 800f74e:	9301      	str	r3, [sp, #4]
 800f750:	e70c      	b.n	800f56c <__kernel_rem_pio2+0x10c>
 800f752:	2400      	movs	r4, #0
 800f754:	2500      	movs	r5, #0
 800f756:	e7f1      	b.n	800f73c <__kernel_rem_pio2+0x2dc>
 800f758:	080109d8 	.word	0x080109d8
 800f75c:	2aaaaaab 	.word	0x2aaaaaab
 800f760:	3e700000 	.word	0x3e700000
 800f764:	41700000 	.word	0x41700000
 800f768:	40200000 	.word	0x40200000
 800f76c:	d16b      	bne.n	800f846 <__kernel_rem_pio2+0x3e6>
 800f76e:	9b01      	ldr	r3, [sp, #4]
 800f770:	aa0c      	add	r2, sp, #48	; 0x30
 800f772:	3b01      	subs	r3, #1
 800f774:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800f778:	15ed      	asrs	r5, r5, #23
 800f77a:	2d00      	cmp	r5, #0
 800f77c:	f77f af73 	ble.w	800f666 <__kernel_rem_pio2+0x206>
 800f780:	9b01      	ldr	r3, [sp, #4]
 800f782:	2b00      	cmp	r3, #0
 800f784:	f108 0801 	add.w	r8, r8, #1
 800f788:	f340 81cd 	ble.w	800fb26 <__kernel_rem_pio2+0x6c6>
 800f78c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800f78e:	2c00      	cmp	r4, #0
 800f790:	d151      	bne.n	800f836 <__kernel_rem_pio2+0x3d6>
 800f792:	9b01      	ldr	r3, [sp, #4]
 800f794:	2b01      	cmp	r3, #1
 800f796:	d020      	beq.n	800f7da <__kernel_rem_pio2+0x37a>
 800f798:	ab0c      	add	r3, sp, #48	; 0x30
 800f79a:	2201      	movs	r2, #1
 800f79c:	f853 4f04 	ldr.w	r4, [r3, #4]!
 800f7a0:	2c00      	cmp	r4, #0
 800f7a2:	d04b      	beq.n	800f83c <__kernel_rem_pio2+0x3dc>
 800f7a4:	1c53      	adds	r3, r2, #1
 800f7a6:	a90c      	add	r1, sp, #48	; 0x30
 800f7a8:	f1c4 7480 	rsb	r4, r4, #16777216	; 0x1000000
 800f7ac:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
 800f7b0:	9901      	ldr	r1, [sp, #4]
 800f7b2:	4299      	cmp	r1, r3
 800f7b4:	dd10      	ble.n	800f7d8 <__kernel_rem_pio2+0x378>
 800f7b6:	aa0c      	add	r2, sp, #48	; 0x30
 800f7b8:	a80c      	add	r0, sp, #48	; 0x30
 800f7ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f7be:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800f7c2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800f7c6:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f7ca:	e000      	b.n	800f7ce <__kernel_rem_pio2+0x36e>
 800f7cc:	681a      	ldr	r2, [r3, #0]
 800f7ce:	1a8a      	subs	r2, r1, r2
 800f7d0:	f843 2b04 	str.w	r2, [r3], #4
 800f7d4:	4283      	cmp	r3, r0
 800f7d6:	d1f9      	bne.n	800f7cc <__kernel_rem_pio2+0x36c>
 800f7d8:	2401      	movs	r4, #1
 800f7da:	9b06      	ldr	r3, [sp, #24]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	dd0e      	ble.n	800f7fe <__kernel_rem_pio2+0x39e>
 800f7e0:	2b01      	cmp	r3, #1
 800f7e2:	f000 816c 	beq.w	800fabe <__kernel_rem_pio2+0x65e>
 800f7e6:	2b02      	cmp	r3, #2
 800f7e8:	d109      	bne.n	800f7fe <__kernel_rem_pio2+0x39e>
 800f7ea:	9b01      	ldr	r3, [sp, #4]
 800f7ec:	1e5a      	subs	r2, r3, #1
 800f7ee:	ab0c      	add	r3, sp, #48	; 0x30
 800f7f0:	a90c      	add	r1, sp, #48	; 0x30
 800f7f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7f6:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f7fa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f7fe:	2d02      	cmp	r5, #2
 800f800:	f47f af31 	bne.w	800f666 <__kernel_rem_pio2+0x206>
 800f804:	4632      	mov	r2, r6
 800f806:	463b      	mov	r3, r7
 800f808:	49b7      	ldr	r1, [pc, #732]	; (800fae8 <__kernel_rem_pio2+0x688>)
 800f80a:	2000      	movs	r0, #0
 800f80c:	f7f0 fd3c 	bl	8000288 <__aeabi_dsub>
 800f810:	4606      	mov	r6, r0
 800f812:	460f      	mov	r7, r1
 800f814:	2c00      	cmp	r4, #0
 800f816:	f43f af26 	beq.w	800f666 <__kernel_rem_pio2+0x206>
 800f81a:	9806      	ldr	r0, [sp, #24]
 800f81c:	ed9f 0bae 	vldr	d0, [pc, #696]	; 800fad8 <__kernel_rem_pio2+0x678>
 800f820:	f000 fbd6 	bl	800ffd0 <scalbn>
 800f824:	4630      	mov	r0, r6
 800f826:	4639      	mov	r1, r7
 800f828:	ec53 2b10 	vmov	r2, r3, d0
 800f82c:	f7f0 fd2c 	bl	8000288 <__aeabi_dsub>
 800f830:	4606      	mov	r6, r0
 800f832:	460f      	mov	r7, r1
 800f834:	e717      	b.n	800f666 <__kernel_rem_pio2+0x206>
 800f836:	2301      	movs	r3, #1
 800f838:	2200      	movs	r2, #0
 800f83a:	e7b4      	b.n	800f7a6 <__kernel_rem_pio2+0x346>
 800f83c:	9901      	ldr	r1, [sp, #4]
 800f83e:	3201      	adds	r2, #1
 800f840:	428a      	cmp	r2, r1
 800f842:	d1ab      	bne.n	800f79c <__kernel_rem_pio2+0x33c>
 800f844:	e7c9      	b.n	800f7da <__kernel_rem_pio2+0x37a>
 800f846:	4ba9      	ldr	r3, [pc, #676]	; (800faec <__kernel_rem_pio2+0x68c>)
 800f848:	2200      	movs	r2, #0
 800f84a:	f7f1 f95b 	bl	8000b04 <__aeabi_dcmpge>
 800f84e:	2800      	cmp	r0, #0
 800f850:	f040 8152 	bne.w	800faf8 <__kernel_rem_pio2+0x698>
 800f854:	4605      	mov	r5, r0
 800f856:	e706      	b.n	800f666 <__kernel_rem_pio2+0x206>
 800f858:	9b01      	ldr	r3, [sp, #4]
 800f85a:	3301      	adds	r3, #1
 800f85c:	4699      	mov	r9, r3
 800f85e:	9302      	str	r3, [sp, #8]
 800f860:	e735      	b.n	800f6ce <__kernel_rem_pio2+0x26e>
 800f862:	2400      	movs	r4, #0
 800f864:	2500      	movs	r5, #0
 800f866:	e669      	b.n	800f53c <__kernel_rem_pio2+0xdc>
 800f868:	9b06      	ldr	r3, [sp, #24]
 800f86a:	9503      	str	r5, [sp, #12]
 800f86c:	f1a3 0218 	sub.w	r2, r3, #24
 800f870:	ab0c      	add	r3, sp, #48	; 0x30
 800f872:	f8cd 801c 	str.w	r8, [sp, #28]
 800f876:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
 800f87a:	9206      	str	r2, [sp, #24]
 800f87c:	b973      	cbnz	r3, 800f89c <__kernel_rem_pio2+0x43c>
 800f87e:	9b01      	ldr	r3, [sp, #4]
 800f880:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800f884:	3b02      	subs	r3, #2
 800f886:	a90c      	add	r1, sp, #48	; 0x30
 800f888:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f88c:	f853 1904 	ldr.w	r1, [r3], #-4
 800f890:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f894:	3a18      	subs	r2, #24
 800f896:	2900      	cmp	r1, #0
 800f898:	d0f8      	beq.n	800f88c <__kernel_rem_pio2+0x42c>
 800f89a:	9206      	str	r2, [sp, #24]
 800f89c:	ed9f 0b8e 	vldr	d0, [pc, #568]	; 800fad8 <__kernel_rem_pio2+0x678>
 800f8a0:	9806      	ldr	r0, [sp, #24]
 800f8a2:	f000 fb95 	bl	800ffd0 <scalbn>
 800f8a6:	f1ba 0f00 	cmp.w	sl, #0
 800f8aa:	ec55 4b10 	vmov	r4, r5, d0
 800f8ae:	f2c0 81d9 	blt.w	800fc64 <__kernel_rem_pio2+0x804>
 800f8b2:	ab70      	add	r3, sp, #448	; 0x1c0
 800f8b4:	eb03 0bca 	add.w	fp, r3, sl, lsl #3
 800f8b8:	aa0c      	add	r2, sp, #48	; 0x30
 800f8ba:	f10a 0301 	add.w	r3, sl, #1
 800f8be:	9306      	str	r3, [sp, #24]
 800f8c0:	eb02 0683 	add.w	r6, r2, r3, lsl #2
 800f8c4:	f8df 9228 	ldr.w	r9, [pc, #552]	; 800faf0 <__kernel_rem_pio2+0x690>
 800f8c8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800f8cc:	9304      	str	r3, [sp, #16]
 800f8ce:	f10b 0708 	add.w	r7, fp, #8
 800f8d2:	f04f 0800 	mov.w	r8, #0
 800f8d6:	f856 0d04 	ldr.w	r0, [r6, #-4]!
 800f8da:	f7f0 fe23 	bl	8000524 <__aeabi_i2d>
 800f8de:	4622      	mov	r2, r4
 800f8e0:	462b      	mov	r3, r5
 800f8e2:	f7f0 fe89 	bl	80005f8 <__aeabi_dmul>
 800f8e6:	464b      	mov	r3, r9
 800f8e8:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800f8ec:	4642      	mov	r2, r8
 800f8ee:	4620      	mov	r0, r4
 800f8f0:	4629      	mov	r1, r5
 800f8f2:	f7f0 fe81 	bl	80005f8 <__aeabi_dmul>
 800f8f6:	ab0c      	add	r3, sp, #48	; 0x30
 800f8f8:	429e      	cmp	r6, r3
 800f8fa:	4604      	mov	r4, r0
 800f8fc:	460d      	mov	r5, r1
 800f8fe:	d1ea      	bne.n	800f8d6 <__kernel_rem_pio2+0x476>
 800f900:	ab48      	add	r3, sp, #288	; 0x120
 800f902:	e9cd 3a01 	strd	r3, sl, [sp, #4]
 800f906:	f8dd a014 	ldr.w	sl, [sp, #20]
 800f90a:	f1ba 0f00 	cmp.w	sl, #0
 800f90e:	f04f 0900 	mov.w	r9, #0
 800f912:	db2c      	blt.n	800f96e <__kernel_rem_pio2+0x50e>
 800f914:	a372      	add	r3, pc, #456	; (adr r3, 800fae0 <__kernel_rem_pio2+0x680>)
 800f916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f91a:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 800faf4 <__kernel_rem_pio2+0x694>
 800f91e:	465f      	mov	r7, fp
 800f920:	2600      	movs	r6, #0
 800f922:	2400      	movs	r4, #0
 800f924:	2500      	movs	r5, #0
 800f926:	e003      	b.n	800f930 <__kernel_rem_pio2+0x4d0>
 800f928:	45b1      	cmp	r9, r6
 800f92a:	db10      	blt.n	800f94e <__kernel_rem_pio2+0x4ee>
 800f92c:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800f930:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800f934:	f7f0 fe60 	bl	80005f8 <__aeabi_dmul>
 800f938:	4602      	mov	r2, r0
 800f93a:	460b      	mov	r3, r1
 800f93c:	4620      	mov	r0, r4
 800f93e:	4629      	mov	r1, r5
 800f940:	f7f0 fca4 	bl	800028c <__adddf3>
 800f944:	3601      	adds	r6, #1
 800f946:	45b2      	cmp	sl, r6
 800f948:	4604      	mov	r4, r0
 800f94a:	460d      	mov	r5, r1
 800f94c:	daec      	bge.n	800f928 <__kernel_rem_pio2+0x4c8>
 800f94e:	9b01      	ldr	r3, [sp, #4]
 800f950:	9a02      	ldr	r2, [sp, #8]
 800f952:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800f956:	454a      	cmp	r2, r9
 800f958:	e9c3 4500 	strd	r4, r5, [r3]
 800f95c:	f1ab 0b08 	sub.w	fp, fp, #8
 800f960:	f109 0301 	add.w	r3, r9, #1
 800f964:	d006      	beq.n	800f974 <__kernel_rem_pio2+0x514>
 800f966:	f1ba 0f00 	cmp.w	sl, #0
 800f96a:	4699      	mov	r9, r3
 800f96c:	dad2      	bge.n	800f914 <__kernel_rem_pio2+0x4b4>
 800f96e:	2400      	movs	r4, #0
 800f970:	2500      	movs	r5, #0
 800f972:	e7ec      	b.n	800f94e <__kernel_rem_pio2+0x4ee>
 800f974:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800f976:	f8dd a008 	ldr.w	sl, [sp, #8]
 800f97a:	2b02      	cmp	r3, #2
 800f97c:	dc1e      	bgt.n	800f9bc <__kernel_rem_pio2+0x55c>
 800f97e:	2b00      	cmp	r3, #0
 800f980:	f300 8109 	bgt.w	800fb96 <__kernel_rem_pio2+0x736>
 800f984:	d113      	bne.n	800f9ae <__kernel_rem_pio2+0x54e>
 800f986:	9c04      	ldr	r4, [sp, #16]
 800f988:	9d01      	ldr	r5, [sp, #4]
 800f98a:	3408      	adds	r4, #8
 800f98c:	442c      	add	r4, r5
 800f98e:	2000      	movs	r0, #0
 800f990:	2100      	movs	r1, #0
 800f992:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f996:	f7f0 fc79 	bl	800028c <__adddf3>
 800f99a:	42a5      	cmp	r5, r4
 800f99c:	d1f9      	bne.n	800f992 <__kernel_rem_pio2+0x532>
 800f99e:	9b03      	ldr	r3, [sp, #12]
 800f9a0:	b113      	cbz	r3, 800f9a8 <__kernel_rem_pio2+0x548>
 800f9a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f9a6:	4619      	mov	r1, r3
 800f9a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f9aa:	e9c3 0100 	strd	r0, r1, [r3]
 800f9ae:	9b07      	ldr	r3, [sp, #28]
 800f9b0:	f003 0007 	and.w	r0, r3, #7
 800f9b4:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800f9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9bc:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800f9be:	2b03      	cmp	r3, #3
 800f9c0:	d1f5      	bne.n	800f9ae <__kernel_rem_pio2+0x54e>
 800f9c2:	f1ba 0f00 	cmp.w	sl, #0
 800f9c6:	f000 8169 	beq.w	800fc9c <__kernel_rem_pio2+0x83c>
 800f9ca:	9a01      	ldr	r2, [sp, #4]
 800f9cc:	9b04      	ldr	r3, [sp, #16]
 800f9ce:	18d3      	adds	r3, r2, r3
 800f9d0:	e9d3 4500 	ldrd	r4, r5, [r3]
 800f9d4:	eb02 0bca 	add.w	fp, r2, sl, lsl #3
 800f9d8:	e97b 6702 	ldrd	r6, r7, [fp, #-8]!
 800f9dc:	4620      	mov	r0, r4
 800f9de:	4629      	mov	r1, r5
 800f9e0:	4632      	mov	r2, r6
 800f9e2:	463b      	mov	r3, r7
 800f9e4:	f7f0 fc52 	bl	800028c <__adddf3>
 800f9e8:	46a0      	mov	r8, r4
 800f9ea:	46a9      	mov	r9, r5
 800f9ec:	4604      	mov	r4, r0
 800f9ee:	460d      	mov	r5, r1
 800f9f0:	4622      	mov	r2, r4
 800f9f2:	462b      	mov	r3, r5
 800f9f4:	4630      	mov	r0, r6
 800f9f6:	4639      	mov	r1, r7
 800f9f8:	f7f0 fc46 	bl	8000288 <__aeabi_dsub>
 800f9fc:	464b      	mov	r3, r9
 800f9fe:	4642      	mov	r2, r8
 800fa00:	f7f0 fc44 	bl	800028c <__adddf3>
 800fa04:	9b01      	ldr	r3, [sp, #4]
 800fa06:	455b      	cmp	r3, fp
 800fa08:	e9cb 0102 	strd	r0, r1, [fp, #8]
 800fa0c:	e9cb 4500 	strd	r4, r5, [fp]
 800fa10:	d1e2      	bne.n	800f9d8 <__kernel_rem_pio2+0x578>
 800fa12:	f1ba 0f01 	cmp.w	sl, #1
 800fa16:	f340 8141 	ble.w	800fc9c <__kernel_rem_pio2+0x83c>
 800fa1a:	9a01      	ldr	r2, [sp, #4]
 800fa1c:	9b04      	ldr	r3, [sp, #16]
 800fa1e:	f10a 5a00 	add.w	sl, sl, #536870912	; 0x20000000
 800fa22:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fa26:	4413      	add	r3, r2
 800fa28:	ea4f 01ca 	mov.w	r1, sl, lsl #3
 800fa2c:	e9d3 4500 	ldrd	r4, r5, [r3]
 800fa30:	f101 0a08 	add.w	sl, r1, #8
 800fa34:	9102      	str	r1, [sp, #8]
 800fa36:	4492      	add	sl, r2
 800fa38:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fa3c:	e97a 6702 	ldrd	r6, r7, [sl, #-8]!
 800fa40:	4620      	mov	r0, r4
 800fa42:	4629      	mov	r1, r5
 800fa44:	4632      	mov	r2, r6
 800fa46:	463b      	mov	r3, r7
 800fa48:	f7f0 fc20 	bl	800028c <__adddf3>
 800fa4c:	46a0      	mov	r8, r4
 800fa4e:	46a9      	mov	r9, r5
 800fa50:	4604      	mov	r4, r0
 800fa52:	460d      	mov	r5, r1
 800fa54:	4622      	mov	r2, r4
 800fa56:	462b      	mov	r3, r5
 800fa58:	4630      	mov	r0, r6
 800fa5a:	4639      	mov	r1, r7
 800fa5c:	f7f0 fc14 	bl	8000288 <__aeabi_dsub>
 800fa60:	4642      	mov	r2, r8
 800fa62:	464b      	mov	r3, r9
 800fa64:	f7f0 fc12 	bl	800028c <__adddf3>
 800fa68:	45d3      	cmp	fp, sl
 800fa6a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fa6e:	e9ca 4500 	strd	r4, r5, [sl]
 800fa72:	d1e3      	bne.n	800fa3c <__kernel_rem_pio2+0x5dc>
 800fa74:	9c02      	ldr	r4, [sp, #8]
 800fa76:	9b01      	ldr	r3, [sp, #4]
 800fa78:	3410      	adds	r4, #16
 800fa7a:	441c      	add	r4, r3
 800fa7c:	f103 0510 	add.w	r5, r3, #16
 800fa80:	2000      	movs	r0, #0
 800fa82:	2100      	movs	r1, #0
 800fa84:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fa88:	f7f0 fc00 	bl	800028c <__adddf3>
 800fa8c:	42a5      	cmp	r5, r4
 800fa8e:	d1f9      	bne.n	800fa84 <__kernel_rem_pio2+0x624>
 800fa90:	9b03      	ldr	r3, [sp, #12]
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	f040 80bd 	bne.w	800fc12 <__kernel_rem_pio2+0x7b2>
 800fa98:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800fa9a:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800fa9e:	9801      	ldr	r0, [sp, #4]
 800faa0:	e9d0 2300 	ldrd	r2, r3, [r0]
 800faa4:	e9c4 2300 	strd	r2, r3, [r4]
 800faa8:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800faac:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800fab0:	9b07      	ldr	r3, [sp, #28]
 800fab2:	f003 0007 	and.w	r0, r3, #7
 800fab6:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800faba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fabe:	9b01      	ldr	r3, [sp, #4]
 800fac0:	1e5a      	subs	r2, r3, #1
 800fac2:	ab0c      	add	r3, sp, #48	; 0x30
 800fac4:	a90c      	add	r1, sp, #48	; 0x30
 800fac6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800faca:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800face:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800fad2:	e694      	b.n	800f7fe <__kernel_rem_pio2+0x39e>
 800fad4:	f3af 8000 	nop.w
 800fad8:	00000000 	.word	0x00000000
 800fadc:	3ff00000 	.word	0x3ff00000
 800fae0:	40000000 	.word	0x40000000
 800fae4:	3ff921fb 	.word	0x3ff921fb
 800fae8:	3ff00000 	.word	0x3ff00000
 800faec:	3fe00000 	.word	0x3fe00000
 800faf0:	3e700000 	.word	0x3e700000
 800faf4:	080109a0 	.word	0x080109a0
 800faf8:	9b01      	ldr	r3, [sp, #4]
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	f108 0801 	add.w	r8, r8, #1
 800fb00:	bfc8      	it	gt
 800fb02:	2502      	movgt	r5, #2
 800fb04:	f73f ae42 	bgt.w	800f78c <__kernel_rem_pio2+0x32c>
 800fb08:	4632      	mov	r2, r6
 800fb0a:	463b      	mov	r3, r7
 800fb0c:	4965      	ldr	r1, [pc, #404]	; (800fca4 <__kernel_rem_pio2+0x844>)
 800fb0e:	2000      	movs	r0, #0
 800fb10:	f7f0 fbba 	bl	8000288 <__aeabi_dsub>
 800fb14:	2502      	movs	r5, #2
 800fb16:	4606      	mov	r6, r0
 800fb18:	460f      	mov	r7, r1
 800fb1a:	e5a4      	b.n	800f666 <__kernel_rem_pio2+0x206>
 800fb1c:	2100      	movs	r1, #0
 800fb1e:	f06f 0317 	mvn.w	r3, #23
 800fb22:	9107      	str	r1, [sp, #28]
 800fb24:	e4bb      	b.n	800f49e <__kernel_rem_pio2+0x3e>
 800fb26:	2400      	movs	r4, #0
 800fb28:	e657      	b.n	800f7da <__kernel_rem_pio2+0x37a>
 800fb2a:	ec47 6b10 	vmov	d0, r6, r7
 800fb2e:	9e06      	ldr	r6, [sp, #24]
 800fb30:	9503      	str	r5, [sp, #12]
 800fb32:	4270      	negs	r0, r6
 800fb34:	f8cd 801c 	str.w	r8, [sp, #28]
 800fb38:	f000 fa4a 	bl	800ffd0 <scalbn>
 800fb3c:	ec55 4b10 	vmov	r4, r5, d0
 800fb40:	4b59      	ldr	r3, [pc, #356]	; (800fca8 <__kernel_rem_pio2+0x848>)
 800fb42:	ee10 0a10 	vmov	r0, s0
 800fb46:	2200      	movs	r2, #0
 800fb48:	4629      	mov	r1, r5
 800fb4a:	f7f0 ffdb 	bl	8000b04 <__aeabi_dcmpge>
 800fb4e:	2800      	cmp	r0, #0
 800fb50:	d055      	beq.n	800fbfe <__kernel_rem_pio2+0x79e>
 800fb52:	4b56      	ldr	r3, [pc, #344]	; (800fcac <__kernel_rem_pio2+0x84c>)
 800fb54:	9f01      	ldr	r7, [sp, #4]
 800fb56:	2200      	movs	r2, #0
 800fb58:	3618      	adds	r6, #24
 800fb5a:	4620      	mov	r0, r4
 800fb5c:	4629      	mov	r1, r5
 800fb5e:	9606      	str	r6, [sp, #24]
 800fb60:	f7f0 fd4a 	bl	80005f8 <__aeabi_dmul>
 800fb64:	f7f0 fff8 	bl	8000b58 <__aeabi_d2iz>
 800fb68:	4606      	mov	r6, r0
 800fb6a:	f7f0 fcdb 	bl	8000524 <__aeabi_i2d>
 800fb6e:	4b4e      	ldr	r3, [pc, #312]	; (800fca8 <__kernel_rem_pio2+0x848>)
 800fb70:	2200      	movs	r2, #0
 800fb72:	f7f0 fd41 	bl	80005f8 <__aeabi_dmul>
 800fb76:	460b      	mov	r3, r1
 800fb78:	4602      	mov	r2, r0
 800fb7a:	4629      	mov	r1, r5
 800fb7c:	4620      	mov	r0, r4
 800fb7e:	f7f0 fb83 	bl	8000288 <__aeabi_dsub>
 800fb82:	f7f0 ffe9 	bl	8000b58 <__aeabi_d2iz>
 800fb86:	f107 0a01 	add.w	sl, r7, #1
 800fb8a:	ab0c      	add	r3, sp, #48	; 0x30
 800fb8c:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800fb90:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
 800fb94:	e682      	b.n	800f89c <__kernel_rem_pio2+0x43c>
 800fb96:	9d01      	ldr	r5, [sp, #4]
 800fb98:	9b06      	ldr	r3, [sp, #24]
 800fb9a:	2000      	movs	r0, #0
 800fb9c:	eb05 04c3 	add.w	r4, r5, r3, lsl #3
 800fba0:	2100      	movs	r1, #0
 800fba2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fba6:	f7f0 fb71 	bl	800028c <__adddf3>
 800fbaa:	42a5      	cmp	r5, r4
 800fbac:	d1f9      	bne.n	800fba2 <__kernel_rem_pio2+0x742>
 800fbae:	9b03      	ldr	r3, [sp, #12]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d147      	bne.n	800fc44 <__kernel_rem_pio2+0x7e4>
 800fbb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fbb6:	e9c3 0100 	strd	r0, r1, [r3]
 800fbba:	460b      	mov	r3, r1
 800fbbc:	9901      	ldr	r1, [sp, #4]
 800fbbe:	4602      	mov	r2, r0
 800fbc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbc4:	f7f0 fb60 	bl	8000288 <__aeabi_dsub>
 800fbc8:	f1ba 0f00 	cmp.w	sl, #0
 800fbcc:	dd0d      	ble.n	800fbea <__kernel_rem_pio2+0x78a>
 800fbce:	ad4a      	add	r5, sp, #296	; 0x128
 800fbd0:	2401      	movs	r4, #1
 800fbd2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800fbd6:	3401      	adds	r4, #1
 800fbd8:	f7f0 fb58 	bl	800028c <__adddf3>
 800fbdc:	45a2      	cmp	sl, r4
 800fbde:	daf8      	bge.n	800fbd2 <__kernel_rem_pio2+0x772>
 800fbe0:	9b03      	ldr	r3, [sp, #12]
 800fbe2:	b113      	cbz	r3, 800fbea <__kernel_rem_pio2+0x78a>
 800fbe4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fbe8:	4619      	mov	r1, r3
 800fbea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fbec:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800fbf0:	9b07      	ldr	r3, [sp, #28]
 800fbf2:	f003 0007 	and.w	r0, r3, #7
 800fbf6:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800fbfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbfe:	4620      	mov	r0, r4
 800fc00:	4629      	mov	r1, r5
 800fc02:	f7f0 ffa9 	bl	8000b58 <__aeabi_d2iz>
 800fc06:	9b01      	ldr	r3, [sp, #4]
 800fc08:	aa0c      	add	r2, sp, #48	; 0x30
 800fc0a:	469a      	mov	sl, r3
 800fc0c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 800fc10:	e644      	b.n	800f89c <__kernel_rem_pio2+0x43c>
 800fc12:	9e01      	ldr	r6, [sp, #4]
 800fc14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc18:	6874      	ldr	r4, [r6, #4]
 800fc1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fc1c:	6832      	ldr	r2, [r6, #0]
 800fc1e:	68f5      	ldr	r5, [r6, #12]
 800fc20:	e9c1 0304 	strd	r0, r3, [r1, #16]
 800fc24:	f104 4300 	add.w	r3, r4, #2147483648	; 0x80000000
 800fc28:	e9c1 2300 	strd	r2, r3, [r1]
 800fc2c:	68b2      	ldr	r2, [r6, #8]
 800fc2e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800fc32:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800fc36:	9b07      	ldr	r3, [sp, #28]
 800fc38:	f003 0007 	and.w	r0, r3, #7
 800fc3c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800fc40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fc46:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc4a:	6053      	str	r3, [r2, #4]
 800fc4c:	460b      	mov	r3, r1
 800fc4e:	9901      	ldr	r1, [sp, #4]
 800fc50:	6010      	str	r0, [r2, #0]
 800fc52:	4602      	mov	r2, r0
 800fc54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc58:	f7f0 fb16 	bl	8000288 <__aeabi_dsub>
 800fc5c:	f1ba 0f00 	cmp.w	sl, #0
 800fc60:	dcb5      	bgt.n	800fbce <__kernel_rem_pio2+0x76e>
 800fc62:	e7bf      	b.n	800fbe4 <__kernel_rem_pio2+0x784>
 800fc64:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800fc66:	2b02      	cmp	r3, #2
 800fc68:	dc0a      	bgt.n	800fc80 <__kernel_rem_pio2+0x820>
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	dc11      	bgt.n	800fc92 <__kernel_rem_pio2+0x832>
 800fc6e:	f47f ae9e 	bne.w	800f9ae <__kernel_rem_pio2+0x54e>
 800fc72:	2000      	movs	r0, #0
 800fc74:	2100      	movs	r1, #0
 800fc76:	e692      	b.n	800f99e <__kernel_rem_pio2+0x53e>
 800fc78:	9b08      	ldr	r3, [sp, #32]
 800fc7a:	00db      	lsls	r3, r3, #3
 800fc7c:	9302      	str	r3, [sp, #8]
 800fc7e:	e466      	b.n	800f54e <__kernel_rem_pio2+0xee>
 800fc80:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800fc82:	2b03      	cmp	r3, #3
 800fc84:	f47f ae93 	bne.w	800f9ae <__kernel_rem_pio2+0x54e>
 800fc88:	ab48      	add	r3, sp, #288	; 0x120
 800fc8a:	2000      	movs	r0, #0
 800fc8c:	2100      	movs	r1, #0
 800fc8e:	9301      	str	r3, [sp, #4]
 800fc90:	e6fe      	b.n	800fa90 <__kernel_rem_pio2+0x630>
 800fc92:	ab48      	add	r3, sp, #288	; 0x120
 800fc94:	2000      	movs	r0, #0
 800fc96:	2100      	movs	r1, #0
 800fc98:	9301      	str	r3, [sp, #4]
 800fc9a:	e788      	b.n	800fbae <__kernel_rem_pio2+0x74e>
 800fc9c:	2000      	movs	r0, #0
 800fc9e:	2100      	movs	r1, #0
 800fca0:	e6f6      	b.n	800fa90 <__kernel_rem_pio2+0x630>
 800fca2:	bf00      	nop
 800fca4:	3ff00000 	.word	0x3ff00000
 800fca8:	41700000 	.word	0x41700000
 800fcac:	3e700000 	.word	0x3e700000

0800fcb0 <__kernel_sin>:
 800fcb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcb4:	ec55 4b10 	vmov	r4, r5, d0
 800fcb8:	b085      	sub	sp, #20
 800fcba:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fcbe:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800fcc2:	ed8d 1b00 	vstr	d1, [sp]
 800fcc6:	9003      	str	r0, [sp, #12]
 800fcc8:	da07      	bge.n	800fcda <__kernel_sin+0x2a>
 800fcca:	ee10 0a10 	vmov	r0, s0
 800fcce:	4629      	mov	r1, r5
 800fcd0:	f7f0 ff42 	bl	8000b58 <__aeabi_d2iz>
 800fcd4:	2800      	cmp	r0, #0
 800fcd6:	f000 8089 	beq.w	800fdec <__kernel_sin+0x13c>
 800fcda:	4622      	mov	r2, r4
 800fcdc:	462b      	mov	r3, r5
 800fcde:	4620      	mov	r0, r4
 800fce0:	4629      	mov	r1, r5
 800fce2:	f7f0 fc89 	bl	80005f8 <__aeabi_dmul>
 800fce6:	4606      	mov	r6, r0
 800fce8:	460f      	mov	r7, r1
 800fcea:	4632      	mov	r2, r6
 800fcec:	463b      	mov	r3, r7
 800fcee:	4620      	mov	r0, r4
 800fcf0:	4629      	mov	r1, r5
 800fcf2:	f7f0 fc81 	bl	80005f8 <__aeabi_dmul>
 800fcf6:	a343      	add	r3, pc, #268	; (adr r3, 800fe04 <__kernel_sin+0x154>)
 800fcf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcfc:	4682      	mov	sl, r0
 800fcfe:	468b      	mov	fp, r1
 800fd00:	4630      	mov	r0, r6
 800fd02:	4639      	mov	r1, r7
 800fd04:	f7f0 fc78 	bl	80005f8 <__aeabi_dmul>
 800fd08:	a340      	add	r3, pc, #256	; (adr r3, 800fe0c <__kernel_sin+0x15c>)
 800fd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd0e:	f7f0 fabb 	bl	8000288 <__aeabi_dsub>
 800fd12:	4632      	mov	r2, r6
 800fd14:	463b      	mov	r3, r7
 800fd16:	f7f0 fc6f 	bl	80005f8 <__aeabi_dmul>
 800fd1a:	a33e      	add	r3, pc, #248	; (adr r3, 800fe14 <__kernel_sin+0x164>)
 800fd1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd20:	f7f0 fab4 	bl	800028c <__adddf3>
 800fd24:	4632      	mov	r2, r6
 800fd26:	463b      	mov	r3, r7
 800fd28:	f7f0 fc66 	bl	80005f8 <__aeabi_dmul>
 800fd2c:	a33b      	add	r3, pc, #236	; (adr r3, 800fe1c <__kernel_sin+0x16c>)
 800fd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd32:	f7f0 faa9 	bl	8000288 <__aeabi_dsub>
 800fd36:	4632      	mov	r2, r6
 800fd38:	463b      	mov	r3, r7
 800fd3a:	f7f0 fc5d 	bl	80005f8 <__aeabi_dmul>
 800fd3e:	a339      	add	r3, pc, #228	; (adr r3, 800fe24 <__kernel_sin+0x174>)
 800fd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd44:	f7f0 faa2 	bl	800028c <__adddf3>
 800fd48:	9b03      	ldr	r3, [sp, #12]
 800fd4a:	4680      	mov	r8, r0
 800fd4c:	4689      	mov	r9, r1
 800fd4e:	b3ab      	cbz	r3, 800fdbc <__kernel_sin+0x10c>
 800fd50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd54:	4b2a      	ldr	r3, [pc, #168]	; (800fe00 <__kernel_sin+0x150>)
 800fd56:	2200      	movs	r2, #0
 800fd58:	f7f0 fc4e 	bl	80005f8 <__aeabi_dmul>
 800fd5c:	4642      	mov	r2, r8
 800fd5e:	464b      	mov	r3, r9
 800fd60:	4680      	mov	r8, r0
 800fd62:	4689      	mov	r9, r1
 800fd64:	4650      	mov	r0, sl
 800fd66:	4659      	mov	r1, fp
 800fd68:	f7f0 fc46 	bl	80005f8 <__aeabi_dmul>
 800fd6c:	4602      	mov	r2, r0
 800fd6e:	460b      	mov	r3, r1
 800fd70:	4640      	mov	r0, r8
 800fd72:	4649      	mov	r1, r9
 800fd74:	f7f0 fa88 	bl	8000288 <__aeabi_dsub>
 800fd78:	4632      	mov	r2, r6
 800fd7a:	463b      	mov	r3, r7
 800fd7c:	f7f0 fc3c 	bl	80005f8 <__aeabi_dmul>
 800fd80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd84:	f7f0 fa80 	bl	8000288 <__aeabi_dsub>
 800fd88:	a31b      	add	r3, pc, #108	; (adr r3, 800fdf8 <__kernel_sin+0x148>)
 800fd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd8e:	4606      	mov	r6, r0
 800fd90:	460f      	mov	r7, r1
 800fd92:	4650      	mov	r0, sl
 800fd94:	4659      	mov	r1, fp
 800fd96:	f7f0 fc2f 	bl	80005f8 <__aeabi_dmul>
 800fd9a:	4602      	mov	r2, r0
 800fd9c:	460b      	mov	r3, r1
 800fd9e:	4630      	mov	r0, r6
 800fda0:	4639      	mov	r1, r7
 800fda2:	f7f0 fa73 	bl	800028c <__adddf3>
 800fda6:	4602      	mov	r2, r0
 800fda8:	460b      	mov	r3, r1
 800fdaa:	4620      	mov	r0, r4
 800fdac:	4629      	mov	r1, r5
 800fdae:	f7f0 fa6b 	bl	8000288 <__aeabi_dsub>
 800fdb2:	ec41 0b10 	vmov	d0, r0, r1
 800fdb6:	b005      	add	sp, #20
 800fdb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdbc:	4602      	mov	r2, r0
 800fdbe:	460b      	mov	r3, r1
 800fdc0:	4630      	mov	r0, r6
 800fdc2:	4639      	mov	r1, r7
 800fdc4:	f7f0 fc18 	bl	80005f8 <__aeabi_dmul>
 800fdc8:	a30b      	add	r3, pc, #44	; (adr r3, 800fdf8 <__kernel_sin+0x148>)
 800fdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdce:	f7f0 fa5b 	bl	8000288 <__aeabi_dsub>
 800fdd2:	4652      	mov	r2, sl
 800fdd4:	465b      	mov	r3, fp
 800fdd6:	f7f0 fc0f 	bl	80005f8 <__aeabi_dmul>
 800fdda:	4622      	mov	r2, r4
 800fddc:	462b      	mov	r3, r5
 800fdde:	f7f0 fa55 	bl	800028c <__adddf3>
 800fde2:	ec41 0b10 	vmov	d0, r0, r1
 800fde6:	b005      	add	sp, #20
 800fde8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdec:	ec45 4b10 	vmov	d0, r4, r5
 800fdf0:	b005      	add	sp, #20
 800fdf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdf6:	bf00      	nop
 800fdf8:	55555549 	.word	0x55555549
 800fdfc:	3fc55555 	.word	0x3fc55555
 800fe00:	3fe00000 	.word	0x3fe00000
 800fe04:	5acfd57c 	.word	0x5acfd57c
 800fe08:	3de5d93a 	.word	0x3de5d93a
 800fe0c:	8a2b9ceb 	.word	0x8a2b9ceb
 800fe10:	3e5ae5e6 	.word	0x3e5ae5e6
 800fe14:	57b1fe7d 	.word	0x57b1fe7d
 800fe18:	3ec71de3 	.word	0x3ec71de3
 800fe1c:	19c161d5 	.word	0x19c161d5
 800fe20:	3f2a01a0 	.word	0x3f2a01a0
 800fe24:	1110f8a6 	.word	0x1110f8a6
 800fe28:	3f811111 	.word	0x3f811111

0800fe2c <with_errno>:
 800fe2c:	b5d0      	push	{r4, r6, r7, lr}
 800fe2e:	4606      	mov	r6, r0
 800fe30:	460f      	mov	r7, r1
 800fe32:	4614      	mov	r4, r2
 800fe34:	f7fd fb12 	bl	800d45c <__errno>
 800fe38:	4603      	mov	r3, r0
 800fe3a:	4639      	mov	r1, r7
 800fe3c:	4630      	mov	r0, r6
 800fe3e:	601c      	str	r4, [r3, #0]
 800fe40:	bdd0      	pop	{r4, r6, r7, pc}
 800fe42:	bf00      	nop

0800fe44 <xflow>:
 800fe44:	b530      	push	{r4, r5, lr}
 800fe46:	4614      	mov	r4, r2
 800fe48:	b083      	sub	sp, #12
 800fe4a:	461d      	mov	r5, r3
 800fe4c:	b108      	cbz	r0, 800fe52 <xflow+0xe>
 800fe4e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800fe52:	e9cd 2300 	strd	r2, r3, [sp]
 800fe56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fe5a:	4620      	mov	r0, r4
 800fe5c:	4629      	mov	r1, r5
 800fe5e:	f7f0 fbcb 	bl	80005f8 <__aeabi_dmul>
 800fe62:	2222      	movs	r2, #34	; 0x22
 800fe64:	b003      	add	sp, #12
 800fe66:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe6a:	f7ff bfdf 	b.w	800fe2c <with_errno>
 800fe6e:	bf00      	nop

0800fe70 <__math_uflow>:
 800fe70:	b508      	push	{r3, lr}
 800fe72:	2200      	movs	r2, #0
 800fe74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800fe78:	f7ff ffe4 	bl	800fe44 <xflow>
 800fe7c:	ec41 0b10 	vmov	d0, r0, r1
 800fe80:	bd08      	pop	{r3, pc}
 800fe82:	bf00      	nop

0800fe84 <__math_oflow>:
 800fe84:	b508      	push	{r3, lr}
 800fe86:	2200      	movs	r2, #0
 800fe88:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800fe8c:	f7ff ffda 	bl	800fe44 <xflow>
 800fe90:	ec41 0b10 	vmov	d0, r0, r1
 800fe94:	bd08      	pop	{r3, pc}
 800fe96:	bf00      	nop

0800fe98 <fabs>:
 800fe98:	ec51 0b10 	vmov	r0, r1, d0
 800fe9c:	ee10 2a10 	vmov	r2, s0
 800fea0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fea4:	ec43 2b10 	vmov	d0, r2, r3
 800fea8:	4770      	bx	lr
 800feaa:	bf00      	nop

0800feac <finite>:
 800feac:	b082      	sub	sp, #8
 800feae:	ed8d 0b00 	vstr	d0, [sp]
 800feb2:	9801      	ldr	r0, [sp, #4]
 800feb4:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800feb8:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800febc:	0fc0      	lsrs	r0, r0, #31
 800febe:	b002      	add	sp, #8
 800fec0:	4770      	bx	lr
 800fec2:	bf00      	nop
 800fec4:	0000      	movs	r0, r0
	...

0800fec8 <floor>:
 800fec8:	ec51 0b10 	vmov	r0, r1, d0
 800fecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fece:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fed2:	f2a3 35ff 	subw	r5, r3, #1023	; 0x3ff
 800fed6:	2d13      	cmp	r5, #19
 800fed8:	ee10 6a10 	vmov	r6, s0
 800fedc:	460c      	mov	r4, r1
 800fede:	dc30      	bgt.n	800ff42 <floor+0x7a>
 800fee0:	2d00      	cmp	r5, #0
 800fee2:	db1e      	blt.n	800ff22 <floor+0x5a>
 800fee4:	4f38      	ldr	r7, [pc, #224]	; (800ffc8 <floor+0x100>)
 800fee6:	412f      	asrs	r7, r5
 800fee8:	ea01 0307 	and.w	r3, r1, r7
 800feec:	4303      	orrs	r3, r0
 800feee:	d02d      	beq.n	800ff4c <floor+0x84>
 800fef0:	a333      	add	r3, pc, #204	; (adr r3, 800ffc0 <floor+0xf8>)
 800fef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fef6:	f7f0 f9c9 	bl	800028c <__adddf3>
 800fefa:	2200      	movs	r2, #0
 800fefc:	2300      	movs	r3, #0
 800fefe:	f7f0 fe0b 	bl	8000b18 <__aeabi_dcmpgt>
 800ff02:	b148      	cbz	r0, 800ff18 <floor+0x50>
 800ff04:	2c00      	cmp	r4, #0
 800ff06:	da04      	bge.n	800ff12 <floor+0x4a>
 800ff08:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800ff0c:	fa43 f505 	asr.w	r5, r3, r5
 800ff10:	442c      	add	r4, r5
 800ff12:	ea24 0407 	bic.w	r4, r4, r7
 800ff16:	2600      	movs	r6, #0
 800ff18:	4623      	mov	r3, r4
 800ff1a:	4632      	mov	r2, r6
 800ff1c:	ec43 2b10 	vmov	d0, r2, r3
 800ff20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff22:	a327      	add	r3, pc, #156	; (adr r3, 800ffc0 <floor+0xf8>)
 800ff24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff28:	f7f0 f9b0 	bl	800028c <__adddf3>
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	2300      	movs	r3, #0
 800ff30:	f7f0 fdf2 	bl	8000b18 <__aeabi_dcmpgt>
 800ff34:	2800      	cmp	r0, #0
 800ff36:	d0ef      	beq.n	800ff18 <floor+0x50>
 800ff38:	2c00      	cmp	r4, #0
 800ff3a:	db29      	blt.n	800ff90 <floor+0xc8>
 800ff3c:	2600      	movs	r6, #0
 800ff3e:	4634      	mov	r4, r6
 800ff40:	e7ea      	b.n	800ff18 <floor+0x50>
 800ff42:	2d33      	cmp	r5, #51	; 0x33
 800ff44:	dd05      	ble.n	800ff52 <floor+0x8a>
 800ff46:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800ff4a:	d019      	beq.n	800ff80 <floor+0xb8>
 800ff4c:	ec41 0b10 	vmov	d0, r0, r1
 800ff50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff52:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800ff56:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ff5a:	40df      	lsrs	r7, r3
 800ff5c:	4207      	tst	r7, r0
 800ff5e:	d0f5      	beq.n	800ff4c <floor+0x84>
 800ff60:	a317      	add	r3, pc, #92	; (adr r3, 800ffc0 <floor+0xf8>)
 800ff62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff66:	f7f0 f991 	bl	800028c <__adddf3>
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	f7f0 fdd3 	bl	8000b18 <__aeabi_dcmpgt>
 800ff72:	2800      	cmp	r0, #0
 800ff74:	d0d0      	beq.n	800ff18 <floor+0x50>
 800ff76:	2c00      	cmp	r4, #0
 800ff78:	db13      	blt.n	800ffa2 <floor+0xda>
 800ff7a:	ea26 0607 	bic.w	r6, r6, r7
 800ff7e:	e7cb      	b.n	800ff18 <floor+0x50>
 800ff80:	ee10 2a10 	vmov	r2, s0
 800ff84:	460b      	mov	r3, r1
 800ff86:	f7f0 f981 	bl	800028c <__adddf3>
 800ff8a:	ec41 0b10 	vmov	d0, r0, r1
 800ff8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff90:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ff94:	4a0d      	ldr	r2, [pc, #52]	; (800ffcc <floor+0x104>)
 800ff96:	431e      	orrs	r6, r3
 800ff98:	2e00      	cmp	r6, #0
 800ff9a:	bf18      	it	ne
 800ff9c:	4614      	movne	r4, r2
 800ff9e:	2600      	movs	r6, #0
 800ffa0:	e7ba      	b.n	800ff18 <floor+0x50>
 800ffa2:	2d14      	cmp	r5, #20
 800ffa4:	d008      	beq.n	800ffb8 <floor+0xf0>
 800ffa6:	2301      	movs	r3, #1
 800ffa8:	f1c5 0534 	rsb	r5, r5, #52	; 0x34
 800ffac:	fa03 f505 	lsl.w	r5, r3, r5
 800ffb0:	19ae      	adds	r6, r5, r6
 800ffb2:	bf28      	it	cs
 800ffb4:	18e4      	addcs	r4, r4, r3
 800ffb6:	e7e0      	b.n	800ff7a <floor+0xb2>
 800ffb8:	3401      	adds	r4, #1
 800ffba:	e7de      	b.n	800ff7a <floor+0xb2>
 800ffbc:	f3af 8000 	nop.w
 800ffc0:	8800759c 	.word	0x8800759c
 800ffc4:	7e37e43c 	.word	0x7e37e43c
 800ffc8:	000fffff 	.word	0x000fffff
 800ffcc:	bff00000 	.word	0xbff00000

0800ffd0 <scalbn>:
 800ffd0:	b538      	push	{r3, r4, r5, lr}
 800ffd2:	ec53 2b10 	vmov	r2, r3, d0
 800ffd6:	f3c3 510a 	ubfx	r1, r3, #20, #11
 800ffda:	4604      	mov	r4, r0
 800ffdc:	469c      	mov	ip, r3
 800ffde:	bb89      	cbnz	r1, 8010044 <scalbn+0x74>
 800ffe0:	ee10 1a10 	vmov	r1, s0
 800ffe4:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 800ffe8:	ea5c 0101 	orrs.w	r1, ip, r1
 800ffec:	d029      	beq.n	8010042 <scalbn+0x72>
 800ffee:	4619      	mov	r1, r3
 800fff0:	2200      	movs	r2, #0
 800fff2:	4b3d      	ldr	r3, [pc, #244]	; (80100e8 <scalbn+0x118>)
 800fff4:	4d3d      	ldr	r5, [pc, #244]	; (80100ec <scalbn+0x11c>)
 800fff6:	ee10 0a10 	vmov	r0, s0
 800fffa:	f7f0 fafd 	bl	80005f8 <__aeabi_dmul>
 800fffe:	42ac      	cmp	r4, r5
 8010000:	4602      	mov	r2, r0
 8010002:	460b      	mov	r3, r1
 8010004:	db16      	blt.n	8010034 <scalbn+0x64>
 8010006:	468c      	mov	ip, r1
 8010008:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801000c:	3936      	subs	r1, #54	; 0x36
 801000e:	4421      	add	r1, r4
 8010010:	f240 70fe 	movw	r0, #2046	; 0x7fe
 8010014:	4281      	cmp	r1, r0
 8010016:	dc21      	bgt.n	801005c <scalbn+0x8c>
 8010018:	2900      	cmp	r1, #0
 801001a:	dc47      	bgt.n	80100ac <scalbn+0xdc>
 801001c:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8010020:	da34      	bge.n	801008c <scalbn+0xbc>
 8010022:	f24c 3150 	movw	r1, #50000	; 0xc350
 8010026:	428c      	cmp	r4, r1
 8010028:	dc18      	bgt.n	801005c <scalbn+0x8c>
 801002a:	2b00      	cmp	r3, #0
 801002c:	a126      	add	r1, pc, #152	; (adr r1, 80100c8 <scalbn+0xf8>)
 801002e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010032:	db44      	blt.n	80100be <scalbn+0xee>
 8010034:	a324      	add	r3, pc, #144	; (adr r3, 80100c8 <scalbn+0xf8>)
 8010036:	e9d3 2300 	ldrd	r2, r3, [r3]
 801003a:	f7f0 fadd 	bl	80005f8 <__aeabi_dmul>
 801003e:	ec41 0b10 	vmov	d0, r0, r1
 8010042:	bd38      	pop	{r3, r4, r5, pc}
 8010044:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8010048:	4281      	cmp	r1, r0
 801004a:	d1e0      	bne.n	801000e <scalbn+0x3e>
 801004c:	ee10 0a10 	vmov	r0, s0
 8010050:	4619      	mov	r1, r3
 8010052:	f7f0 f91b 	bl	800028c <__adddf3>
 8010056:	ec41 0b10 	vmov	d0, r0, r1
 801005a:	bd38      	pop	{r3, r4, r5, pc}
 801005c:	2b00      	cmp	r3, #0
 801005e:	a11c      	add	r1, pc, #112	; (adr r1, 80100d0 <scalbn+0x100>)
 8010060:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010064:	db07      	blt.n	8010076 <scalbn+0xa6>
 8010066:	a31a      	add	r3, pc, #104	; (adr r3, 80100d0 <scalbn+0x100>)
 8010068:	e9d3 2300 	ldrd	r2, r3, [r3]
 801006c:	f7f0 fac4 	bl	80005f8 <__aeabi_dmul>
 8010070:	ec41 0b10 	vmov	d0, r0, r1
 8010074:	bd38      	pop	{r3, r4, r5, pc}
 8010076:	a118      	add	r1, pc, #96	; (adr r1, 80100d8 <scalbn+0x108>)
 8010078:	e9d1 0100 	ldrd	r0, r1, [r1]
 801007c:	a314      	add	r3, pc, #80	; (adr r3, 80100d0 <scalbn+0x100>)
 801007e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010082:	f7f0 fab9 	bl	80005f8 <__aeabi_dmul>
 8010086:	ec41 0b10 	vmov	d0, r0, r1
 801008a:	e7f3      	b.n	8010074 <scalbn+0xa4>
 801008c:	f02c 4cff 	bic.w	ip, ip, #2139095040	; 0x7f800000
 8010090:	f42c 0ce0 	bic.w	ip, ip, #7340032	; 0x700000
 8010094:	3136      	adds	r1, #54	; 0x36
 8010096:	ea4c 5301 	orr.w	r3, ip, r1, lsl #20
 801009a:	4610      	mov	r0, r2
 801009c:	4619      	mov	r1, r3
 801009e:	2200      	movs	r2, #0
 80100a0:	4b13      	ldr	r3, [pc, #76]	; (80100f0 <scalbn+0x120>)
 80100a2:	f7f0 faa9 	bl	80005f8 <__aeabi_dmul>
 80100a6:	ec41 0b10 	vmov	d0, r0, r1
 80100aa:	bd38      	pop	{r3, r4, r5, pc}
 80100ac:	f02c 4cff 	bic.w	ip, ip, #2139095040	; 0x7f800000
 80100b0:	f42c 0ce0 	bic.w	ip, ip, #7340032	; 0x700000
 80100b4:	ea4c 5301 	orr.w	r3, ip, r1, lsl #20
 80100b8:	ec43 2b10 	vmov	d0, r2, r3
 80100bc:	bd38      	pop	{r3, r4, r5, pc}
 80100be:	a108      	add	r1, pc, #32	; (adr r1, 80100e0 <scalbn+0x110>)
 80100c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100c4:	e7b6      	b.n	8010034 <scalbn+0x64>
 80100c6:	bf00      	nop
 80100c8:	c2f8f359 	.word	0xc2f8f359
 80100cc:	01a56e1f 	.word	0x01a56e1f
 80100d0:	8800759c 	.word	0x8800759c
 80100d4:	7e37e43c 	.word	0x7e37e43c
 80100d8:	8800759c 	.word	0x8800759c
 80100dc:	fe37e43c 	.word	0xfe37e43c
 80100e0:	c2f8f359 	.word	0xc2f8f359
 80100e4:	81a56e1f 	.word	0x81a56e1f
 80100e8:	43500000 	.word	0x43500000
 80100ec:	ffff3cb0 	.word	0xffff3cb0
 80100f0:	3c900000 	.word	0x3c900000

080100f4 <_init>:
 80100f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100f6:	bf00      	nop
 80100f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100fa:	bc08      	pop	{r3}
 80100fc:	469e      	mov	lr, r3
 80100fe:	4770      	bx	lr

08010100 <_fini>:
 8010100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010102:	bf00      	nop
 8010104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010106:	bc08      	pop	{r3}
 8010108:	469e      	mov	lr, r3
 801010a:	4770      	bx	lr
