
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -12.21

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.14

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.14

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.62 source latency cs_registers_i.u_dscratch1_csr.rdata_q[31]$_DFFE_PN0P_/CK ^
  -0.27 target latency gen_regfile_ff.register_file_i.rf_reg_q[959]$_DFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.36 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.22    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold357/A (CLKBUF_X1)
     1    1.14    0.01    0.02    0.46 ^ hold357/Z (CLKBUF_X1)
                                         net631 (net)
                  0.01    0.00    0.46 ^ hold355/A (CLKBUF_X1)
     1    3.73    0.01    0.03    0.50 ^ hold355/Z (CLKBUF_X1)
                                         net629 (net)
                  0.01    0.00    0.50 ^ input136/A (BUF_X4)
     4   20.51    0.01    0.03    0.53 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.01    0.01    0.53 ^ max_cap246/A (BUF_X4)
    54  134.29    0.07    0.08    0.62 ^ max_cap246/Z (BUF_X4)
                                         net254 (net)
                  0.07    0.00    0.62 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   32.58    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.07    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.53    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.18    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   76.29    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_2_0_clk/A (CLKBUF_X3)
    10   31.05    0.03    0.07    0.29 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk (net)
                  0.03    0.00    0.29 ^ clkbuf_leaf_131_clk/A (CLKBUF_X3)
     7   10.07    0.01    0.04    0.33 ^ clkbuf_leaf_131_clk/Z (CLKBUF_X3)
                                         clknet_leaf_131_clk (net)
                  0.01    0.00    0.34 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.34   clock reconvergence pessimism
                          0.27    0.61   library removal time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   32.58    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.07    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.53    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.18    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   76.29    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
     7   28.91    0.02    0.07    0.29 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_116_clk/A (CLKBUF_X3)
     5   10.00    0.01    0.04    0.33 ^ clkbuf_leaf_116_clk/Z (CLKBUF_X3)
                                         clknet_leaf_116_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.60    0.02    0.08    0.41 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.41 ^ _28337_/A1 (OAI22_X1)
     1    1.28    0.01    0.01    0.42 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.42 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   32.58    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.07    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.53    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.18    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   76.29    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.01    0.22 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     8   28.52    0.02    0.07    0.29 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_114_clk/A (CLKBUF_X3)
     7    9.13    0.01    0.04    0.33 ^ clkbuf_leaf_114_clk/Z (CLKBUF_X3)
                                         clknet_leaf_114_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.33   clock reconvergence pessimism
                          0.00    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.22    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold357/A (CLKBUF_X1)
     1    1.14    0.01    0.02    0.46 ^ hold357/Z (CLKBUF_X1)
                                         net631 (net)
                  0.01    0.00    0.46 ^ hold355/A (CLKBUF_X1)
     1    3.73    0.01    0.03    0.50 ^ hold355/Z (CLKBUF_X1)
                                         net629 (net)
                  0.01    0.00    0.50 ^ input136/A (BUF_X4)
     4   20.51    0.01    0.03    0.53 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.01    0.00    0.53 ^ max_cap260/A (BUF_X4)
    53  125.71    0.06    0.06    0.58 ^ max_cap260/Z (BUF_X4)
                                         net268 (net)
                  0.09    0.05    0.63 ^ max_cap254/A (BUF_X4)
    84  182.20    0.10    0.11    0.75 ^ max_cap254/Z (BUF_X4)
                                         net262 (net)
                  0.10    0.01    0.76 ^ max_cap253/A (BUF_X4)
    86  184.32    0.10    0.13    0.88 ^ max_cap253/Z (BUF_X4)
                                         net261 (net)
                  0.10    0.02    0.90 ^ max_cap252/A (BUF_X4)
    67  146.20    0.07    0.09    0.99 ^ max_cap252/Z (BUF_X4)
                                         net260 (net)
                  0.07    0.01    0.99 ^ max_cap251/A (BUF_X4)
    77  166.28    0.08    0.10    1.10 ^ max_cap251/Z (BUF_X4)
                                         net259 (net)
                  0.09    0.03    1.12 ^ max_cap250/A (BUF_X4)
    61  130.04    0.07    0.09    1.21 ^ max_cap250/Z (BUF_X4)
                                         net258 (net)
                  0.08    0.02    1.24 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.24   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   32.58    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.71    0.01    0.02    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.24    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.05    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   71.60    0.05    0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.05    0.00    2.37 ^ clkbuf_4_15_0_clk_i_regs/A (CLKBUF_X3)
    12   26.85    0.02    0.06    2.43 ^ clkbuf_4_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk_i_regs (net)
                  0.02    0.00    2.43 ^ clkbuf_leaf_93_clk_i_regs/A (CLKBUF_X3)
     8   10.57    0.01    0.04    2.48 ^ clkbuf_leaf_93_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_93_clk_i_regs (net)
                  0.01    0.00    2.48 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.48   clock reconvergence pessimism
                          0.05    2.52   library recovery time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  1.28   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   32.58    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.07    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.53    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.18    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   76.29    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   28.23    0.02    0.07    0.29 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_8_clk/A (CLKBUF_X3)
     7   12.14    0.01    0.04    0.33 ^ clkbuf_leaf_8_clk/Z (CLKBUF_X3)
                                         clknet_leaf_8_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    7.30    0.02    0.10    0.43 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.02    0.00    0.43 ^ _16515_/A (BUF_X8)
     5   26.52    0.01    0.03    0.46 ^ _16515_/Z (BUF_X8)
                                         _10699_ (net)
                  0.01    0.00    0.46 ^ _16516_/A (BUF_X16)
     6   59.57    0.01    0.03    0.49 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.49 ^ _16517_/A (BUF_X32)
     6   43.97    0.01    0.02    0.51 ^ _16517_/Z (BUF_X32)
                                         _10701_ (net)
                  0.01    0.01    0.52 ^ _16518_/A (BUF_X32)
     6   50.57    0.01    0.02    0.54 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.55 ^ _16519_/A (BUF_X32)
     6   56.21    0.01    0.02    0.57 ^ _16519_/Z (BUF_X32)
                                         _10703_ (net)
                  0.01    0.01    0.58 ^ _16520_/A (BUF_X32)
     7   88.78    0.01    0.02    0.60 ^ _16520_/Z (BUF_X32)
                                         _10704_ (net)
                  0.01    0.01    0.61 ^ _16566_/A (BUF_X32)
     5   89.56    0.01    0.02    0.63 ^ _16566_/Z (BUF_X32)
                                         _10750_ (net)
                  0.01    0.01    0.64 ^ clone100/A (BUF_X32)
     7  109.81    0.01    0.02    0.66 ^ clone100/Z (BUF_X32)
                                         net374 (net)
                  0.01    0.01    0.67 ^ _19109_/A (BUF_X32)
     5   15.15    0.00    0.02    0.69 ^ _19109_/Z (BUF_X32)
                                         _13184_ (net)
                  0.00    0.00    0.69 ^ _19116_/S (MUX2_X1)
     1    1.02    0.01    0.05    0.74 v _19116_/Z (MUX2_X1)
                                         _13191_ (net)
                  0.01    0.00    0.74 v _19120_/A (MUX2_X1)
     1    1.39    0.01    0.06    0.80 v _19120_/Z (MUX2_X1)
                                         _13195_ (net)
                  0.01    0.00    0.80 v _19121_/B (MUX2_X1)
     1    1.32    0.01    0.06    0.86 v _19121_/Z (MUX2_X1)
                                         _13196_ (net)
                  0.01    0.00    0.86 v _19122_/B (MUX2_X1)
     1    5.92    0.01    0.07    0.92 v _19122_/Z (MUX2_X1)
                                         _13197_ (net)
                  0.01    0.00    0.92 v _19123_/B2 (AOI21_X4)
     8   31.34    0.05    0.06    0.99 ^ _19123_/ZN (AOI21_X4)
                                         _13198_ (net)
                  0.05    0.01    0.99 ^ _20464_/B (MUX2_X2)
     8   32.15    0.04    0.08    1.07 ^ _20464_/Z (MUX2_X2)
                                         _03832_ (net)
                  0.04    0.00    1.07 ^ _20977_/A (BUF_X8)
     5   24.14    0.01    0.03    1.10 ^ _20977_/Z (BUF_X8)
                                         _04138_ (net)
                  0.01    0.00    1.11 ^ _21059_/A1 (NAND2_X4)
     1    4.08    0.01    0.01    1.12 v _21059_/ZN (NAND2_X4)
                                         _14785_ (net)
                  0.01    0.00    1.12 v _30143_/B (FA_X1)
     1    3.05    0.01    0.12    1.24 ^ _30143_/S (FA_X1)
                                         _14788_ (net)
                  0.01    0.00    1.24 ^ _30145_/CI (FA_X1)
     1    3.26    0.02    0.09    1.33 v _30145_/S (FA_X1)
                                         _14796_ (net)
                  0.02    0.00    1.33 v _30146_/CI (FA_X1)
     1    3.59    0.01    0.12    1.45 ^ _30146_/S (FA_X1)
                                         _14799_ (net)
                  0.01    0.00    1.45 ^ _21483_/A (INV_X2)
     1    2.81    0.01    0.01    1.46 v _21483_/ZN (INV_X2)
                                         _14802_ (net)
                  0.01    0.00    1.46 v _30147_/CI (FA_X1)
     1    3.66    0.02    0.11    1.57 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.02    0.00    1.57 ^ _21162_/A (INV_X2)
     1    3.86    0.01    0.01    1.58 v _21162_/ZN (INV_X2)
                                         _14818_ (net)
                  0.01    0.00    1.58 v _30151_/A (FA_X1)
     1    3.05    0.01    0.11    1.69 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.69 ^ _30152_/CI (FA_X1)
     1    3.05    0.02    0.09    1.79 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.79 v _21682_/A (INV_X2)
     1    3.84    0.01    0.02    1.80 ^ _21682_/ZN (INV_X2)
                                         _16107_ (net)
                  0.01    0.00    1.80 ^ _30526_/B (HA_X1)
     4    9.01    0.05    0.08    1.89 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.89 ^ _23473_/A2 (AND3_X4)
     2   14.31    0.01    0.06    1.94 ^ _23473_/ZN (AND3_X4)
                                         _05986_ (net)
                  0.01    0.00    1.94 ^ _23533_/A3 (NAND3_X4)
     2    5.38    0.02    0.02    1.97 v _23533_/ZN (NAND3_X4)
                                         _06045_ (net)
                  0.02    0.00    1.97 v _23589_/A1 (AND3_X4)
     2    9.76    0.01    0.03    2.00 v _23589_/ZN (AND3_X4)
                                         _06099_ (net)
                  0.01    0.00    2.00 v _23633_/A1 (NOR3_X4)
     2   11.56    0.04    0.04    2.04 ^ _23633_/ZN (NOR3_X4)
                                         _06141_ (net)
                  0.04    0.00    2.04 ^ _23682_/A2 (NOR2_X4)
     1    6.13    0.01    0.01    2.06 v _23682_/ZN (NOR2_X4)
                                         _06188_ (net)
                  0.01    0.00    2.06 v _23683_/B1 (AOI21_X4)
     5   20.04    0.04    0.04    2.10 ^ _23683_/ZN (AOI21_X4)
                                         _06189_ (net)
                  0.04    0.00    2.10 ^ _23908_/A3 (AND4_X4)
     2   10.82    0.01    0.06    2.17 ^ _23908_/ZN (AND4_X4)
                                         _06405_ (net)
                  0.01    0.00    2.17 ^ _23966_/A1 (NOR2_X4)
     1    3.85    0.01    0.01    2.17 v _23966_/ZN (NOR2_X4)
                                         _06461_ (net)
                  0.01    0.00    2.17 v _23969_/B1 (AOI221_X2)
     2    4.45    0.05    0.08    2.25 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.25 ^ _23970_/A (XNOR2_X1)
     1    2.16    0.02    0.05    2.30 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.30 ^ _23971_/B (MUX2_X1)
     2    7.86    0.02    0.06    2.35 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.36 ^ _23972_/B1 (AOI221_X2)
     1    9.62    0.02    0.03    2.39 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.39 v _23981_/A3 (NOR4_X4)
     1    6.88    0.04    0.08    2.47 ^ _23981_/ZN (NOR4_X4)
                                         _06476_ (net)
                  0.04    0.00    2.47 ^ rebuffer98/A (BUF_X8)
     7   91.21    0.02    0.04    2.51 ^ rebuffer98/Z (BUF_X8)
                                         net372 (net)
                  0.03    0.02    2.53 ^ _23982_/A (BUF_X16)
     5   34.38    0.01    0.03    2.56 ^ _23982_/Z (BUF_X16)
                                         _06477_ (net)
                  0.01    0.00    2.56 ^ _24464_/B2 (OAI21_X4)
     1    1.47    0.01    0.01    2.57 v _24464_/ZN (OAI21_X4)
                                         _01523_ (net)
                  0.01    0.00    2.57 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.57   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   32.58    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.71    0.01    0.02    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.24    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.05    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   71.60    0.05    0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.05    0.00    2.37 ^ clkbuf_4_7_0_clk_i_regs/A (CLKBUF_X3)
     7   21.32    0.02    0.06    2.43 ^ clkbuf_4_7_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk_i_regs (net)
                  0.02    0.00    2.43 ^ clkbuf_leaf_112_clk_i_regs/A (CLKBUF_X3)
     8    9.94    0.01    0.04    2.47 ^ clkbuf_leaf_112_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_112_clk_i_regs (net)
                  0.01    0.00    2.47 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.47   clock reconvergence pessimism
                         -0.04    2.43   library setup time
                                  2.43   data required time
-----------------------------------------------------------------------------
                                  2.43   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.22    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold357/A (CLKBUF_X1)
     1    1.14    0.01    0.02    0.46 ^ hold357/Z (CLKBUF_X1)
                                         net631 (net)
                  0.01    0.00    0.46 ^ hold355/A (CLKBUF_X1)
     1    3.73    0.01    0.03    0.50 ^ hold355/Z (CLKBUF_X1)
                                         net629 (net)
                  0.01    0.00    0.50 ^ input136/A (BUF_X4)
     4   20.51    0.01    0.03    0.53 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.01    0.00    0.53 ^ max_cap260/A (BUF_X4)
    53  125.71    0.06    0.06    0.58 ^ max_cap260/Z (BUF_X4)
                                         net268 (net)
                  0.09    0.05    0.63 ^ max_cap254/A (BUF_X4)
    84  182.20    0.10    0.11    0.75 ^ max_cap254/Z (BUF_X4)
                                         net262 (net)
                  0.10    0.01    0.76 ^ max_cap253/A (BUF_X4)
    86  184.32    0.10    0.13    0.88 ^ max_cap253/Z (BUF_X4)
                                         net261 (net)
                  0.10    0.02    0.90 ^ max_cap252/A (BUF_X4)
    67  146.20    0.07    0.09    0.99 ^ max_cap252/Z (BUF_X4)
                                         net260 (net)
                  0.07    0.01    0.99 ^ max_cap251/A (BUF_X4)
    77  166.28    0.08    0.10    1.10 ^ max_cap251/Z (BUF_X4)
                                         net259 (net)
                  0.09    0.03    1.12 ^ max_cap250/A (BUF_X4)
    61  130.04    0.07    0.09    1.21 ^ max_cap250/Z (BUF_X4)
                                         net258 (net)
                  0.08    0.02    1.24 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.24   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   32.58    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.71    0.01    0.02    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.24    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.05    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   71.60    0.05    0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.05    0.00    2.37 ^ clkbuf_4_15_0_clk_i_regs/A (CLKBUF_X3)
    12   26.85    0.02    0.06    2.43 ^ clkbuf_4_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk_i_regs (net)
                  0.02    0.00    2.43 ^ clkbuf_leaf_93_clk_i_regs/A (CLKBUF_X3)
     8   10.57    0.01    0.04    2.48 ^ clkbuf_leaf_93_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_93_clk_i_regs (net)
                  0.01    0.00    2.48 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.48   clock reconvergence pessimism
                          0.05    2.52   library recovery time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  1.28   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   32.58    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.07    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.53    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.18    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   76.29    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   28.23    0.02    0.07    0.29 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_8_clk/A (CLKBUF_X3)
     7   12.14    0.01    0.04    0.33 ^ clkbuf_leaf_8_clk/Z (CLKBUF_X3)
                                         clknet_leaf_8_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    7.30    0.02    0.10    0.43 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.02    0.00    0.43 ^ _16515_/A (BUF_X8)
     5   26.52    0.01    0.03    0.46 ^ _16515_/Z (BUF_X8)
                                         _10699_ (net)
                  0.01    0.00    0.46 ^ _16516_/A (BUF_X16)
     6   59.57    0.01    0.03    0.49 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.49 ^ _16517_/A (BUF_X32)
     6   43.97    0.01    0.02    0.51 ^ _16517_/Z (BUF_X32)
                                         _10701_ (net)
                  0.01    0.01    0.52 ^ _16518_/A (BUF_X32)
     6   50.57    0.01    0.02    0.54 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.55 ^ _16519_/A (BUF_X32)
     6   56.21    0.01    0.02    0.57 ^ _16519_/Z (BUF_X32)
                                         _10703_ (net)
                  0.01    0.01    0.58 ^ _16520_/A (BUF_X32)
     7   88.78    0.01    0.02    0.60 ^ _16520_/Z (BUF_X32)
                                         _10704_ (net)
                  0.01    0.01    0.61 ^ _16566_/A (BUF_X32)
     5   89.56    0.01    0.02    0.63 ^ _16566_/Z (BUF_X32)
                                         _10750_ (net)
                  0.01    0.01    0.64 ^ clone100/A (BUF_X32)
     7  109.81    0.01    0.02    0.66 ^ clone100/Z (BUF_X32)
                                         net374 (net)
                  0.01    0.01    0.67 ^ _19109_/A (BUF_X32)
     5   15.15    0.00    0.02    0.69 ^ _19109_/Z (BUF_X32)
                                         _13184_ (net)
                  0.00    0.00    0.69 ^ _19116_/S (MUX2_X1)
     1    1.02    0.01    0.05    0.74 v _19116_/Z (MUX2_X1)
                                         _13191_ (net)
                  0.01    0.00    0.74 v _19120_/A (MUX2_X1)
     1    1.39    0.01    0.06    0.80 v _19120_/Z (MUX2_X1)
                                         _13195_ (net)
                  0.01    0.00    0.80 v _19121_/B (MUX2_X1)
     1    1.32    0.01    0.06    0.86 v _19121_/Z (MUX2_X1)
                                         _13196_ (net)
                  0.01    0.00    0.86 v _19122_/B (MUX2_X1)
     1    5.92    0.01    0.07    0.92 v _19122_/Z (MUX2_X1)
                                         _13197_ (net)
                  0.01    0.00    0.92 v _19123_/B2 (AOI21_X4)
     8   31.34    0.05    0.06    0.99 ^ _19123_/ZN (AOI21_X4)
                                         _13198_ (net)
                  0.05    0.01    0.99 ^ _20464_/B (MUX2_X2)
     8   32.15    0.04    0.08    1.07 ^ _20464_/Z (MUX2_X2)
                                         _03832_ (net)
                  0.04    0.00    1.07 ^ _20977_/A (BUF_X8)
     5   24.14    0.01    0.03    1.10 ^ _20977_/Z (BUF_X8)
                                         _04138_ (net)
                  0.01    0.00    1.11 ^ _21059_/A1 (NAND2_X4)
     1    4.08    0.01    0.01    1.12 v _21059_/ZN (NAND2_X4)
                                         _14785_ (net)
                  0.01    0.00    1.12 v _30143_/B (FA_X1)
     1    3.05    0.01    0.12    1.24 ^ _30143_/S (FA_X1)
                                         _14788_ (net)
                  0.01    0.00    1.24 ^ _30145_/CI (FA_X1)
     1    3.26    0.02    0.09    1.33 v _30145_/S (FA_X1)
                                         _14796_ (net)
                  0.02    0.00    1.33 v _30146_/CI (FA_X1)
     1    3.59    0.01    0.12    1.45 ^ _30146_/S (FA_X1)
                                         _14799_ (net)
                  0.01    0.00    1.45 ^ _21483_/A (INV_X2)
     1    2.81    0.01    0.01    1.46 v _21483_/ZN (INV_X2)
                                         _14802_ (net)
                  0.01    0.00    1.46 v _30147_/CI (FA_X1)
     1    3.66    0.02    0.11    1.57 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.02    0.00    1.57 ^ _21162_/A (INV_X2)
     1    3.86    0.01    0.01    1.58 v _21162_/ZN (INV_X2)
                                         _14818_ (net)
                  0.01    0.00    1.58 v _30151_/A (FA_X1)
     1    3.05    0.01    0.11    1.69 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.69 ^ _30152_/CI (FA_X1)
     1    3.05    0.02    0.09    1.79 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.79 v _21682_/A (INV_X2)
     1    3.84    0.01    0.02    1.80 ^ _21682_/ZN (INV_X2)
                                         _16107_ (net)
                  0.01    0.00    1.80 ^ _30526_/B (HA_X1)
     4    9.01    0.05    0.08    1.89 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.89 ^ _23473_/A2 (AND3_X4)
     2   14.31    0.01    0.06    1.94 ^ _23473_/ZN (AND3_X4)
                                         _05986_ (net)
                  0.01    0.00    1.94 ^ _23533_/A3 (NAND3_X4)
     2    5.38    0.02    0.02    1.97 v _23533_/ZN (NAND3_X4)
                                         _06045_ (net)
                  0.02    0.00    1.97 v _23589_/A1 (AND3_X4)
     2    9.76    0.01    0.03    2.00 v _23589_/ZN (AND3_X4)
                                         _06099_ (net)
                  0.01    0.00    2.00 v _23633_/A1 (NOR3_X4)
     2   11.56    0.04    0.04    2.04 ^ _23633_/ZN (NOR3_X4)
                                         _06141_ (net)
                  0.04    0.00    2.04 ^ _23682_/A2 (NOR2_X4)
     1    6.13    0.01    0.01    2.06 v _23682_/ZN (NOR2_X4)
                                         _06188_ (net)
                  0.01    0.00    2.06 v _23683_/B1 (AOI21_X4)
     5   20.04    0.04    0.04    2.10 ^ _23683_/ZN (AOI21_X4)
                                         _06189_ (net)
                  0.04    0.00    2.10 ^ _23908_/A3 (AND4_X4)
     2   10.82    0.01    0.06    2.17 ^ _23908_/ZN (AND4_X4)
                                         _06405_ (net)
                  0.01    0.00    2.17 ^ _23966_/A1 (NOR2_X4)
     1    3.85    0.01    0.01    2.17 v _23966_/ZN (NOR2_X4)
                                         _06461_ (net)
                  0.01    0.00    2.17 v _23969_/B1 (AOI221_X2)
     2    4.45    0.05    0.08    2.25 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.25 ^ _23970_/A (XNOR2_X1)
     1    2.16    0.02    0.05    2.30 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.30 ^ _23971_/B (MUX2_X1)
     2    7.86    0.02    0.06    2.35 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.36 ^ _23972_/B1 (AOI221_X2)
     1    9.62    0.02    0.03    2.39 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.39 v _23981_/A3 (NOR4_X4)
     1    6.88    0.04    0.08    2.47 ^ _23981_/ZN (NOR4_X4)
                                         _06476_ (net)
                  0.04    0.00    2.47 ^ rebuffer98/A (BUF_X8)
     7   91.21    0.02    0.04    2.51 ^ rebuffer98/Z (BUF_X8)
                                         net372 (net)
                  0.03    0.02    2.53 ^ _23982_/A (BUF_X16)
     5   34.38    0.01    0.03    2.56 ^ _23982_/Z (BUF_X16)
                                         _06477_ (net)
                  0.01    0.00    2.56 ^ _24464_/B2 (OAI21_X4)
     1    1.47    0.01    0.01    2.57 v _24464_/ZN (OAI21_X4)
                                         _01523_ (net)
                  0.01    0.00    2.57 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.57   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   32.58    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.71    0.01    0.02    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.24    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.05    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   71.60    0.05    0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.05    0.00    2.37 ^ clkbuf_4_7_0_clk_i_regs/A (CLKBUF_X3)
     7   21.32    0.02    0.06    2.43 ^ clkbuf_4_7_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk_i_regs (net)
                  0.02    0.00    2.43 ^ clkbuf_leaf_112_clk_i_regs/A (CLKBUF_X3)
     8    9.94    0.01    0.04    2.47 ^ clkbuf_leaf_112_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_112_clk_i_regs (net)
                  0.01    0.00    2.47 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.47   clock reconvergence pessimism
                         -0.04    2.43   library setup time
                                  2.43   data required time
-----------------------------------------------------------------------------
                                  2.43   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17443_/ZN                             11.48   12.00   -0.52 (VIOLATED)
_17454_/ZN                             11.48   11.76   -0.28 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.06524445116519928

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3286

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-0.5205923914909363

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0453

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 283

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29919_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_8_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.10    0.43 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.46 ^ _16515_/Z (BUF_X8)
   0.03    0.49 ^ _16516_/Z (BUF_X16)
   0.02    0.51 ^ _16517_/Z (BUF_X32)
   0.03    0.54 ^ _16518_/Z (BUF_X32)
   0.03    0.57 ^ _16519_/Z (BUF_X32)
   0.03    0.60 ^ _16520_/Z (BUF_X32)
   0.03    0.63 ^ _16566_/Z (BUF_X32)
   0.03    0.66 ^ clone100/Z (BUF_X32)
   0.02    0.69 ^ _19109_/Z (BUF_X32)
   0.06    0.74 v _19116_/Z (MUX2_X1)
   0.06    0.80 v _19120_/Z (MUX2_X1)
   0.06    0.86 v _19121_/Z (MUX2_X1)
   0.07    0.92 v _19122_/Z (MUX2_X1)
   0.06    0.99 ^ _19123_/ZN (AOI21_X4)
   0.09    1.07 ^ _20464_/Z (MUX2_X2)
   0.03    1.10 ^ _20977_/Z (BUF_X8)
   0.01    1.12 v _21059_/ZN (NAND2_X4)
   0.12    1.24 ^ _30143_/S (FA_X1)
   0.09    1.33 v _30145_/S (FA_X1)
   0.12    1.45 ^ _30146_/S (FA_X1)
   0.01    1.46 v _21483_/ZN (INV_X2)
   0.11    1.57 ^ _30147_/S (FA_X1)
   0.01    1.58 v _21162_/ZN (INV_X2)
   0.11    1.69 ^ _30151_/S (FA_X1)
   0.09    1.79 v _30152_/S (FA_X1)
   0.02    1.80 ^ _21682_/ZN (INV_X2)
   0.08    1.89 ^ _30526_/S (HA_X1)
   0.06    1.94 ^ _23473_/ZN (AND3_X4)
   0.02    1.97 v _23533_/ZN (NAND3_X4)
   0.03    2.00 v _23589_/ZN (AND3_X4)
   0.04    2.04 ^ _23633_/ZN (NOR3_X4)
   0.01    2.06 v _23682_/ZN (NOR2_X4)
   0.04    2.10 ^ _23683_/ZN (AOI21_X4)
   0.07    2.17 ^ _23908_/ZN (AND4_X4)
   0.01    2.17 v _23966_/ZN (NOR2_X4)
   0.08    2.25 ^ _23969_/ZN (AOI221_X2)
   0.05    2.30 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.35 ^ _23971_/Z (MUX2_X1)
   0.03    2.39 v _23972_/ZN (AOI221_X2)
   0.08    2.47 ^ _23981_/ZN (NOR4_X4)
   0.04    2.51 ^ rebuffer98/Z (BUF_X8)
   0.04    2.56 ^ _23982_/Z (BUF_X16)
   0.01    2.57 v _24464_/ZN (OAI21_X4)
   0.00    2.57 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
           2.57   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock source latency
   0.00    2.20 ^ clk_i (in)
   0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
   0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
   0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    2.43 ^ clkbuf_4_7_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    2.47 ^ clkbuf_leaf_112_clk_i_regs/Z (CLKBUF_X3)
   0.00    2.47 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    2.47   clock reconvergence pessimism
  -0.04    2.43   library setup time
           2.43   data required time
---------------------------------------------------------
           2.43   data required time
          -2.57   data arrival time
---------------------------------------------------------
          -0.14   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29919_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_116_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.08    0.41 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.42 v _28337_/ZN (OAI22_X1)
   0.00    0.42 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.42   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29919_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_114_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.33   clock reconvergence pessimism
   0.00    0.34   library hold time
           0.34   data required time
---------------------------------------------------------
           0.34   data required time
          -0.42   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2755

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3352

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.5706

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.1406

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-5.469540

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-02   1.70e-03   1.63e-04   1.35e-02  12.1%
Combinational          4.35e-02   5.00e-02   6.25e-04   9.41e-02  84.2%
Clock                  1.93e-03   2.19e-03   1.48e-05   4.14e-03   3.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.71e-02   5.39e-02   8.02e-04   1.12e-01 100.0%
                          51.1%      48.2%       0.7%
