<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="3000001fs"></ZoomEndTime>
      <Cursor1Time time="1045689fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="250"></NameColumnWidth>
      <ValueColumnWidth column_width="61"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="10" />
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/rd_addr_1" type="array">
      <obj_property name="ElementShortName">rd_addr_1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr_1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/rd_addr_2" type="array">
      <obj_property name="ElementShortName">rd_addr_2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr_2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/wr_addr" type="array">
      <obj_property name="ElementShortName">wr_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">wr_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/wr_data" type="array">
      <obj_property name="ElementShortName">wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/rd_data_1" type="array">
      <obj_property name="ElementShortName">rd_data_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data_1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/rd_data_2" type="array">
      <obj_property name="ElementShortName">rd_data_2[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data_2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/register_file/reg_file" type="array">
      <obj_property name="ElementShortName">reg_file[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_file[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
