verilog work "../Half_Adder/half_adder.v"
verilog work "full_adder.v"
verilog work "Test1.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
