verilog chipscope_axi_monitor_v3_05_a /opt/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_axi_monitor_v3_05_a/hdl/verilog/axi_protocol_checker_core.v
verilog chipscope_axi_monitor_v3_05_a /opt/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_axi_monitor_v3_05_a/hdl/verilog/axi_protocol_checker_axi4litepc_asr_inline.v
verilog chipscope_axi_monitor_v3_05_a /opt/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_axi_monitor_v3_05_a/hdl/verilog/axi_protocol_checker_axi4pc_asr_inline.v
verilog chipscope_axi_monitor_v3_05_a /opt/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_axi_monitor_v3_05_a/hdl/verilog/axi_protocol_checker_syn_fifo.v
verilog chipscope_axi_monitor_v3_05_a /opt/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_axi_monitor_v3_05_a/hdl/verilog/axi_protocol_checker_top.v
VHDL chipscope_axi_monitor_0_v3_05_a /mnt/hgfs/Drive_E/Xilinx_projects/Chapter_3p1/Chapter_3p1.srcs/sources_1/edk/system/hdl/elaborate/chipscope_axi_monitor_0_v3_05_a/synhdl/vhdl/chipscope_axi_monitor_0.vhd
vhdl work ../hdl/system_chipscope_axi_monitor_0_wrapper.vhd
