{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[1089,3869,10,0],"details":[{"text":"Global interconnect for 8 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"conv2d","total_kernel_resources":[15601,19567,70,15],"type":"function","total_percent":[21.8102,14.2381,8.92883,13.6187,13.3929],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[332,345,6,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1381,1936,3,0]},{"count":5,"name":"32-bit Integer Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[165,0,0,0]},{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"","line":0}]],"type":"resource","data":[132,0,0,4]},{"count":1,"name":"And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[35,1,0,0]},{"count":4,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[100,100,0,0]}],"type":"resource","data":[1814,2038,3,4]},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":35}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:35","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":32}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:32","children":[{"count":3,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[105,3,0,0]},{"count":5,"name":"Or","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[0.333333,0.333333,0,0]}],"data":[105.333,3.33333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":38}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:38","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[46,2,0,0]},{"count":6,"name":"Or","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[0.666667,0.666667,0,0]}],"data":[79.6667,2.66667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":39}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:39","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":43}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:43","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[55,0,0,0]},{"count":2,"name":"4-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[3.33333,0,0,0]}],"data":[58.3333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":44}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:44","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":45}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:45","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[11,0,0,0]}],"data":[11,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":51}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:51","children":[{"count":1,"name":"4-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[1.66667,0,0,0]}],"data":[1.66667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":52}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:52","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":5,"name":"Floating-point Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[4975,3585,0,0]},{"count":5,"name":"Floating-point Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[1370,1200,0,5]},{"count":2,"name":"Load","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[2874,5982,32,0]}],"data":[9285,10767,32,5],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":57}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:57","children":[{"count":1,"name":"Floating-point Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[470,2018,13,0]}],"data":[1465,2735,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":58}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:58","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"Store","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[366,2128,16,0]},{"replace_name":true,"debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":58},{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":8}]],"name":"cnn.cl:58 > cnn.cl:8","type":"resource","data":[245,43,0,0],"children":[{"count":3,"name":"And","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,3,0,0]},{"count":3,"name":"Select","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[74,32,0,0]}]}],"data":[710,2171,16,2],"type":"resource"}],"data":[15600.99967,19567,70,15],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"fc_layer","total_kernel_resources":[20591,23662,106,10],"type":"function","total_percent":[27.7003,18.7922,10.7975,20.6226,8.92857],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[283,302,8,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1263,1695,10,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[26,0,0,0]}],"type":"resource","data":[1359,1697,10,0]},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":118}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:118","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":8,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"Floating-point Add","data":[7960,5736,0,0],"type":"resource"},{"count":8,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"Floating-point Multiply","data":[2192,1920,0,8],"type":"resource"},{"count":2,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"Load","data":[4542,7514,59,0],"type":"resource"},{"count":7,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"Select","data":[194,64,0,0],"type":"resource"}],"data":[14987,15234,59,10],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":117}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:117","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":17,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[93.6667,6.33333,0,0]},{"count":23,"name":"Or","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[77.6667,0.666667,0,0]},{"count":36,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"And","data":[4,4,0,0],"type":"resource"}],"data":[208.333,11,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":119}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:119","children":[{"count":8,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[29.3333,2.66667,0,0]},{"count":8,"name":"Or","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[0.333333,0.333333,0,0]},{"count":18,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"And","data":[2,2,0,0],"type":"resource"}],"data":[31.6667,5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":109}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:109","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[35,1,0,0]}],"data":[35,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":121}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:121","children":[{"count":1,"name":"Floating-point Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[470,2018,13,0]},{"count":1,"name":"Select","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[13,0,0,0]}],"data":[1478,2735,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":122}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:122","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[11,1,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[366,2128,16,0]},{"replace_name":true,"debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":122},{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":8}]],"name":"cnn.cl:122 > cnn.cl:8","type":"resource","data":[258,43,0,0],"children":[{"count":3,"name":"And","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,3,0,0]},{"count":4,"name":"Select","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[87,32,0,0]}]}],"data":[635,2172,16,0],"type":"resource"}],"data":[20590.9997,23662,106,10],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"maxpool2d","total_kernel_resources":[5836,10746,53,10],"type":"function","total_percent":[9.87863,5.32618,4.90363,10.3113,8.92857],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[299,241,4,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1153,1914,1,0]},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":3,"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","data":[198,0,0,6],"type":"resource"},{"count":4,"debug":[[{"filename":"","line":0}]],"name":"Floating-point Compare","data":[420,32,0,0],"type":"resource"},{"count":4,"debug":[[{"filename":"","line":0}]],"name":"Select","data":[122,96,0,0],"type":"resource"}],"type":"resource","data":[1959,2042,1,6]},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":85}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:85","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[99,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[165,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":86}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:86","children":[{"count":2,"name":"Load","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[1374,4830,32,0]}],"data":[1374,4830,32,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":91}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:91","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"Store","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[366,2128,16,0]}],"data":[465,2128,16,2],"type":"resource"}],"data":[5836,10746,53,10],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[45276.99937,59752,259,35],"total_percent":[64.7856,41.3217,27.2661,50.3891,31.25],"total":[45277,59752,259,35],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}