@inproceedings{conf/vlsid/PanditaR99,
  title = {Design and Implementation of Viterbi Decoder Using FPGAs},
  pages = {611-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745223},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745223},
  author = {Bupesh Pandita and Subir K. Roy}
}
@inproceedings{conf/vlsid/TrakimasHS11,
  title = {Low Power Asynchronous Data Acquisition Front End for Wireless Body Sensor Area Network},
  pages = {244-249},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.89},
  crossref = {conf/vlsid/2011},
  author = {Michael Trakimas and Sungkil Hwang and Sameer R. Sonkusale}
}
@inproceedings{conf/vlsid/ShekharSMBST04,
  title = {Application Specific Instruction Set Processors: Redefining Hardware-Software Boundary},
  pages = {915-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261047},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261047},
  author = {Chandra Shekhar and Raj Singh and A. S. Mandal and S. C. Bose and Ravi Saini and Pramod Tanwar}
}
@inproceedings{conf/vlsid/Mehta08,
  title = {Industry Standards from Accellera},
  pages = {728},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.123},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.123},
  crossref = {conf/vlsid/2008},
  author = {Shrenik Mehta}
}
@inproceedings{conf/vlsid/PrasadMN06,
  title = {Low-Power Design Strategies for Mobile Computing},
  pages = {3-4},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.114},
  author = {A. V. S. S. Prasad and Jacob Mathews and Nagi Naganathan}
}
@inproceedings{conf/vlsid/PomeranzR97,
  title = {On the Detection of Reset Faults in Synchronous Sequential Circuits},
  pages = {470-474},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568179},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568179},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/LinW98,
  title = {A New Statistical Approach to Timing Analysis of VLSI Circuits},
  pages = {507-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646657},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646657},
  author = {Rung-Bin Lin and Meng-Chiou Wu}
}
@inproceedings{conf/vlsid/RaoKSSR92,
  title = {An ASIC for High Performance Stepper Motor Control},
  pages = {328-329},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658074},
  crossref = {conf/vlsid/1992},
  author = {K. V. S. H. Rao and A. Kansal and Chandra Shekhar and M. Srinivas and V. N. S. N. Rao}
}
@inproceedings{conf/vlsid/ChattopadhyayRC95,
  title = {Technology mapping on a multi-output logic module built around Cellular Automata Array for a new FPGA architecture},
  pages = {57-62},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512078},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512078},
  author = {Santanu Chattopadhyay and Samir Roy and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/PanC99,
  title = {Optimal Retiming for Initial State Computation},
  pages = {366-371},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745183},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745183},
  author = {Peichen Pan and Guohua Chen}
}
@inproceedings{conf/vlsid/RathnaNP94,
  title = {A Methodology for Architecture Synthesis of Cascaded IIR Filters on TLU FPGAs},
  pages = {225-228},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282690},
  author = {G. N. Rathna and S. K. Nandy and K. Parthasarathy}
}
@inproceedings{conf/vlsid/JamesJA15,
  title = {Smart Port Allocation for Adaptive NoC Routers},
  pages = {475-480},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.86},
  crossref = {conf/vlsid/2015},
  author = {Reenu James and John Jose and Jobin K. Antony}
}
@inproceedings{conf/vlsid/PainYOMHHCWH00,
  title = {A Single-Chip Programmable Digital CMOS Imager with Enhanced Low-Light Detection Capability},
  pages = {342-349},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812630},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812630},
  author = {Bedabrata Pain and Guang Yang 0003 and Monico Ortiz and Kenneth McCarty and Julie Heynssens and Bruce Hancock and Thomas Cunningham and Chris Wrigley and Charlie Ho}
}
@inproceedings{conf/vlsid/SrinivasanB05,
  title = {Impact of Channel Engineering on Unity Gain Frequency and Noise-Figure in 90nm NMOS Transistor for RF Applications},
  pages = {392-396},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.107},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.107},
  author = {R. Srinivasan and Navakanta Bhat}
}
@inproceedings{conf/vlsid/ChakrabartyEM01,
  title = {Synthesis Of Transparent Circuits For Hierarchical An System-On-A-Chip Test},
  pages = {431-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902696},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902696},
  author = {Krishnendu Chakrabarty and Andrew Exnicios and Rajatish Mukherjee}
}
@inproceedings{conf/vlsid/ChakrabortyW09,
  title = {Power Management for Mobile Multimedia: From Audio to Video & Games},
  pages = {39-40},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.118},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.118},
  crossref = {conf/vlsid/2009},
  author = {Samarjit Chakraborty and Ye Wang}
}
@inproceedings{conf/vlsid/KagliwalB13,
  title = {Measuring Area-Complexity Using Boolean Difference},
  pages = {245-250},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.195},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.195},
  crossref = {conf/vlsid/2013},
  author = {Ankit Kagliwal and Shankar Balachandran}
}
@inproceedings{conf/vlsid/SubramanianR01,
  title = {Estimating Crosstalk From Vlsi Layouts},
  pages = {531-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902712},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902712},
  author = {V. Sankara Subramanian and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/ChattopadhyayCBC95,
  title = {Board level fault diagnosis using cellular automata array},
  pages = {343-348},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512136},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512136},
  author = {Santanu Chattopadhyay and Dipanwita Roy Chowdhury and Subarna Bhattacharjee and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/MurtyRR03,
  title = {Design of a high speed string matching co-processor for NLP},
  pages = {183-188},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183134},
  author = {Vadali Srinivasa Murty and P. C. Reghu Raj and S. Raman}
}
@inproceedings{conf/vlsid/GhoshV00,
  title = {Formal Verification of Synthesized Mixed Signal Designs Using *BMDs},
  pages = {84-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812589},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812589},
  author = {Abhijit Ghosh and Ranga Vemuri}
}
@inproceedings{conf/vlsid/Chakravarty92,
  title = {On Computing Tests for Bridging and Leakage Faults: Complexity Results and Universal Test Sets},
  pages = {49-54},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658020},
  crossref = {conf/vlsid/1992},
  author = {Sreejit Chakravarty}
}
@inproceedings{conf/vlsid/ZhangGJ05,
  title = {Synthesis of Majority and Minority Networks and Its Applications to QCA, TPL and SET Based Nanotechnologies},
  pages = {229-234},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.157},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.157},
  author = {Rui Zhang and Pallav Gupta and Niraj K. Jha}
}
@inproceedings{conf/vlsid/NagarajCYVD00,
  title = {A Practical Approach to Crosstalk Noise Verification of Static CMOS Designs},
  pages = {370-375},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812635},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812635},
  author = {N. S. Nagaraj and Frank Cano and Duane Young and Deepak Vohra and Manoj Das}
}
@inproceedings{conf/vlsid/RoyPCS013,
  title = {Prediction Schemes for Compensating Variable Delay for Improving Performance of Real-Time Control Tasks},
  pages = {19-24},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.156},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.156},
  crossref = {conf/vlsid/2013},
  author = {Saptarshi Roy and Amit Patra and Partha Pratim Chakrabarti and Purnendu Sinha and Dipankar Das 0002}
}
@inproceedings{conf/vlsid/NisarC09,
  title = {Environment and Process Adaptive Low Power Wireless Baseband Signal Processing Using Dual Real-Time Feedback},
  pages = {57-62},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.90},
  crossref = {conf/vlsid/2009},
  author = {Muhammad Mudassar Nisar and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/SudhakarKS07,
  title = {A Unified, Reconfigurable Architecture for Montgomery Multiplication in Finite Fields GF(p) and GF(2^n)},
  pages = {750-755},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.27},
  author = {M. Sudhakar and Ramachandruni Venkata Kamala and M. B. Srinivas}
}
@inproceedings{conf/vlsid/ChanGG10,
  title = {Electrical Modeling of Lithographic Imperfections},
  pages = {423-428},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.24},
  crossref = {conf/vlsid/2010},
  author = {Tuck-Boon Chan and Rani S. Ghaida and Puneet Gupta}
}
@inproceedings{conf/vlsid/KaushalGJS15,
  title = {Energy Aware Computation Driven Approximate DCT Architecture for Image Processing},
  pages = {357-362},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.66},
  crossref = {conf/vlsid/2015},
  author = {Vikas Kaushal and Bharat Garg and Ankur Jaiswal and G. K. Sharma}
}
@inproceedings{conf/vlsid/Vries07,
  title = {Systems, Nano-technology and SiP},
  pages = {33},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.152},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.152},
  author = {René Penning de Vries}
}
@inproceedings{conf/vlsid/GopalakrishnanK03,
  title = {Resource Allocation and Binding Approach for Low Leakage Power},
  pages = {297-302},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183153},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183153},
  author = {Chandramouli Gopalakrishnan and Srinivas Katkoori}
}
@inproceedings{conf/vlsid/MinZL96,
  title = {An Analytical Delay Model Based on Boolean Process},
  pages = {162-165},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489477},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489477},
  author = {Yinghua Min and Zhuxing Zhao and Zhongcheng Li}
}
@inproceedings{conf/vlsid/LiuLCL07,
  title = {Power-Efficient Asynchronous Design},
  pages = {451-458},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.128},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.128},
  author = {Yijun Liu and Zhenkun Li and Pinghua Chen and Guangcong Liu}
}
@inproceedings{conf/vlsid/SalodkarRBB15,
  title = {2SAT Based Infeasibility Resolution during Design Rule Correction on Layouts with Multiple Grids},
  pages = {186-191},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.37},
  crossref = {conf/vlsid/2015},
  author = {Nitin Salodkar and Subramanian Rajagopalan and Sambuddha Bhattacharya and Shabbir H. Batterywala}
}
@inproceedings{conf/vlsid/MohanB01,
  title = {A Code Transition Delay Model for ADC Test},
  pages = {274-282},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902673},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902673},
  author = {Sanjay Mohan and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/SyalH04,
  title = {Untestable Fault Identification using Recurrence Relations and Impossible Value Assignments},
  pages = {481-486},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260967},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260967},
  author = {Manan Syal and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/Murgai05,
  title = {Improved Layout-Driven Area-Constrained Timing Optimization by Net Buffering},
  pages = {97-102},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.110},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.110},
  author = {Rajeev Murgai}
}
@inproceedings{conf/vlsid/NagallaH97,
  title = {A Visual Approach for Asynchronous Circuit Synthesis},
  pages = {329-335},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568099},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568099},
  author = {Radhakrishna Nagalla and Graham R. Hellestrand}
}
@inproceedings{conf/vlsid/X06b,
  title = {Message from the Organizing Chair},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.116},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.116},
  author = {}
}
@inproceedings{conf/vlsid/RamanathanV97,
  title = {Low-Power Configurable Processor Array for DLMS Adaptive Filtering},
  pages = {198-207},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568076},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568076},
  author = {S. Ramanathan and V. Visvanathan}
}
@inproceedings{conf/vlsid/MittalD04,
  title = {A Distributed and Pipelined Controller for a Modular and Scalable Hardware Emulator},
  pages = {571-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260980},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260980},
  author = {Aditya Mittal and Madhav P. Desai}
}
@inproceedings{conf/vlsid/BoseAA93,
  title = {A Path Delay Fault Simulator for Sequential Circuits},
  pages = {269-274},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669695},
  author = {Soumitra Bose and Prathima Agrawal and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/RaghavanW10,
  title = {Architectural Comparison of Analog and Digital Duty Cycle Corrector for High Speed I/O Link},
  pages = {270-275},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.83},
  crossref = {conf/vlsid/2010},
  author = {Leneesh Raghavan and Ting Wu}
}
@inproceedings{conf/vlsid/KosarajuVM06,
  title = {A High-Performance VLSI Architecture for Advanced Encryption Standard (AES) Algorithm},
  pages = {481-484},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.9},
  author = {Naga M. Kosaraju and Murali R. Varanasi and Saraju P. Mohanty}
}
@inproceedings{conf/vlsid/PandeyKA07,
  title = {A Low Power Frequency Multiplication Technique for ZigBee Transciever},
  pages = {150-155},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.13},
  author = {Jagdish Nayayan Pandey and Sudhir S. Kudva and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/ChakrabartiS94,
  title = {Mechanical Identification of Inductive Properties During Verification of Finite State Machines},
  pages = {389-394},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282725},
  author = {I. Chakrabarti and Dilip Sarkar}
}
@inproceedings{conf/vlsid/KumarKB95,
  title = {Heuristic search based approach to scheduling, allocation and binding in Data Path Synthesis},
  pages = {75-80},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512081},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512081},
  author = {Alok Kumar and Anshul Kumar and M. Balakrishnan}
}
@inproceedings{conf/vlsid/ChandrasekarVV05,
  title = {Application of DC Transfer Characteristics in the Elimination of Redundant Vectors for Transient Noise Characterization of Static CMOS Circuits},
  pages = {336-341},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.55},
  author = {Sreeram Chandrasekar and V. Visvanathan and Gaurav Kumar Varshney}
}
@inproceedings{conf/vlsid/BezzamK14,
  title = {Minimizing Power and Skew in VLSI-SoC Clocking with Pulsed Resonance Driven De-skewing Latches},
  pages = {156-161},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.34},
  crossref = {conf/vlsid/2014},
  author = {Ignatius Bezzam and Shoba Krishnan}
}
@inproceedings{conf/vlsid/MangalDBP07,
  title = {FPGA Implementation of Low Power Parallel Multiplier},
  pages = {115-120},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.85},
  author = {Sanjiv Kumar Mangal and Raghavendra B. Deshmukh and Rahul M. Badghare and Rajendra M. Patrikar}
}
@inproceedings{conf/vlsid/AlupoaeiK04a,
  title = {Ant Colony Optimization Technique for Macrocell Overlap Removal},
  pages = {963-968},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261055},
  author = {Stelian Alupoaei and Srinivas Katkoori}
}
@inproceedings{conf/vlsid/DumlugolWM94,
  title = {Analog Modeling Using Event-Driven HDL's},
  pages = {53-56},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282655},
  author = {Dundar Dumlugol and Don Webber and Rajeev Madhavan}
}
@inproceedings{conf/vlsid/Schellenberg99,
  title = {Design for Manufacturing in the Semiconductor Industry: The Litho/Design Workshops},
  pages = {111-119},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745134},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745134},
  author = {Franklin M. Schellenberg}
}
@inproceedings{conf/vlsid/HuangJD01,
  title = {An Efficient Parallel Transparent Bist Method For Multiple Embedded Memory Buffers},
  pages = {379-384},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902688},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902688},
  author = {Der-Cheng Huang and Wen-Ben Jone and Sunil R. Das}
}
@inproceedings{conf/vlsid/PalDM12,
  title = {A Library for Passive Online Verification of Analog and Mixed-Signal Circuits},
  pages = {364-369},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.98},
  crossref = {conf/vlsid/2012},
  author = {Debjit Pal and Pallab Dasgupta and Siddhartha Mukhopadhyay}
}
@inproceedings{conf/vlsid/Tyagi93,
  title = {A Module Generator Development Environment: Area Estimation and Design-Space Exploration Encapsulation},
  pages = {214-217},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669681},
  author = {Akhilesh Tyagi}
}
@inproceedings{conf/vlsid/VenkatramanPKRR09,
  title = {Optimisation Quality Assessment in Large, Complex SoC Designs Challenges and Solutions},
  pages = {525-530},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.52},
  crossref = {conf/vlsid/2009},
  author = {R. Venkatraman and Shrikrishna Pundoor and Arun Koithyar and Madhusudan Rao and Jagdish C. Rao}
}
@inproceedings{conf/vlsid/BhattacharyaFL97,
  title = {Optimizing Test Hardware for At-Speed Testing of Datapaths in an Integrated Circuit},
  pages = {289-296},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568092},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568092},
  author = {Debashis Bhattacharya and S. Freeman and W. Lin}
}
@inproceedings{conf/vlsid/EmbanathV06,
  title = {Exceptional ASIC: Through Automatic Timing Exception Generation (ATEG)},
  pages = {503-506},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.86},
  author = {Siva Embanath and Ramakrishnan Venkata}
}
@inproceedings{conf/vlsid/FangWH02,
  title = {A 3-D Minimum-Order Boundary Integral Equation Technique to Extract Frequency-Dependant Inductance and Resistance in ULSI},
  pages = {305-310},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994939},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994939},
  author = {Shuzhou Fang and Zeyi Wang and Xianlong Hong}
}
@inproceedings{conf/vlsid/ChakravertyRC02,
  title = {An Evolutionary Scheme for Cosynthesis of Real-Time Systems},
  pages = {251-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994931},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994931},
  author = {S. Chakraverty and C. P. Ravikumar and D. Roy Choudhuri}
}
@inproceedings{conf/vlsid/NarasimhanVR96,
  title = {Synchronous Controller Models for Synthesis from Communicating VHDL Processes},
  pages = {198-204},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489484},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489484},
  author = {Naren Narasimhan and Ranga Vemuri and Jay Roy}
}
@inproceedings{conf/vlsid/AroraH04,
  title = {Enhancing SAT-based Bounded Model Checking using Sequential Logic Implications},
  pages = {784-787},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261028},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261028},
  author = {Rajat Arora and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/GuptaCALMW02,
  title = {Property-Specific Testbench Generation for Guided Simulation},
  pages = {524-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994973},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994973},
  author = {Aarti Gupta and Albert E. Casavant and Pranav Ashar and X. G. Liu and Akira Mukaiyama and Kazutoshi Wakabayashi}
}
@inproceedings{conf/vlsid/BhattBK02,
  title = {Exploring the Number of Register Windows in ASIP Synthesis},
  pages = {233-238},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994927},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994927},
  author = {Vishal P. Bhatt and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/ShresthaP13,
  title = {Design and Implementation of a High Speed MAP Decoder Architecture for Turbo Decoding},
  pages = {86-91},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.168},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.168},
  crossref = {conf/vlsid/2013},
  author = {Rahul Shrestha and Roy P. Paily}
}
@inproceedings{conf/vlsid/XuM02a,
  title = {Efficient Macromodeling for On-Chip Interconnects},
  pages = {561-566},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994981},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994981},
  author = {Qinwei Xu and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/CaputaS06,
  title = {A 3Gb/s/wire Global On-Chip Bus with Near Velocity-of-Light Latency},
  pages = {117-122},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.6},
  author = {Peter Caputa and Christer Svensson}
}
@inproceedings{conf/vlsid/VlachosNOPPKSK03,
  title = {Processing and Scheduling Components in an Innovative Network Processor Architecture},
  pages = {195-201},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183136},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183136},
  author = {Kyriakos Vlachos and Nikos A. Nikolaou and Theofanis Orphanoudakis and Stylianos Perissakis and Dionisios N. Pnevmatikatos and George Kornaros and J. A. Sanchez and George E. Konstantoulakis}
}
@inproceedings{conf/vlsid/GuptaSY14,
  title = {Tutorial T1: Ambient Intelligence through Internets-of-Things - An Application Development Approach},
  pages = {1},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.114},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.114},
  crossref = {conf/vlsid/2014},
  author = {Anil Kumar Gupta and Anand Singh and Vineeta Yadav}
}
@inproceedings{conf/vlsid/KumarR02,
  title = {Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment},
  pages = {45-50},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994883},
  author = {Rahul Kumar and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/MechaF97,
  title = {Interconnection Delay and Clock Cycle Selection in High Level Synthesis},
  pages = {504-505},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568184},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568184},
  author = {Hortensia Mecha and Milagros Fernández}
}
@inproceedings{conf/vlsid/ChakrabortyR10,
  title = {Rethinking Threshold Voltage Assignment in 3D Multicore Designs},
  pages = {375-380},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.57},
  crossref = {conf/vlsid/2010},
  author = {Koushik Chakraborty and Sanghamitra Roy}
}
@inproceedings{conf/vlsid/Agrawal12,
  title = {Keynote Talk: A History of the VLSI Design Conference},
  pages = {1-2},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.23},
  crossref = {conf/vlsid/2012},
  author = {Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/WuLF00,
  title = {A Fast Graph-Based Alternative Wiring Scheme for Boolean Networks},
  pages = {268-273},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812620},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812620},
  author = {Yu-Liang Wu and Wangning Long and Hongbing Fan}
}
@inproceedings{conf/vlsid/JaganSKM09,
  title = {Efficient Grouping of Fail Chips for Volume Yield Diagnostics},
  pages = {97-102},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.59},
  crossref = {conf/vlsid/2009},
  author = {Lavanya Jagan and Ratan Deep Singh and V. Kamakoti and Ananta K. Majhi}
}
@inproceedings{conf/vlsid/HigamiSTT07,
  title = {Fault Coverage and Fault Efficiency of Transistor Shorts using Gate-Level Simulation and Test Generation},
  pages = {781-786},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.83},
  author = {Yoshinobu Higami and Kewal K. Saluja and Hiroshi Takahashi and Yuzo Takamatsu}
}
@inproceedings{conf/vlsid/SinghB15,
  title = {Any Capacitor Stable LVR Using Sub-unity Gain Positive Feedback Loop in 65nm CMOS},
  pages = {260-264},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.50},
  crossref = {conf/vlsid/2015},
  author = {Saurabh Kumar Singh and Nitin Bansal}
}
@inproceedings{conf/vlsid/Muller-GlaserBTE93,
  title = {CAE in Requirements Definition and Specification for Complex Microelectronic Systems},
  pages = {305-310},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669701},
  author = {Klaus D. Müller-Glaser and Jürgen Bortolazzi and Yankin Tanurhan and Johannes Ernst}
}
@inproceedings{conf/vlsid/Agrawal00,
  title = {Choice of Tests for Logic Verification and Equivalence Checking},
  pages = {306-311},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812626},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812626},
  author = {Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/SahulaRN02,
  title = {Improvement of ASIC Design Processes},
  pages = {105-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994893},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994893},
  author = {Vineet Sahula and C. P. Ravikumar and D. Nagchoudhuri}
}
@inproceedings{conf/vlsid/HenningC00,
  title = {Relating Data Characteristics to Transition Activity in High-Level Static CMOS Design},
  pages = {38-43},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812582},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812582},
  author = {Russell E. Henning and Chaitali Chakrabarti}
}
@inproceedings{conf/vlsid/JarwalM01,
  title = {Degradation Of Nmosfets During High-Field Injection With Reverse Biased Voltage At Source And Drain Junctions},
  pages = {485-490},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902705},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902705},
  author = {R. K. Jarwal and Durga Misra}
}
@inproceedings{conf/vlsid/EjniouiR00a,
  title = {Routing on Switch Matrix Multi-FPGA Systems},
  pages = {248-253},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812616},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812616},
  author = {Abdel Ejnioui and N. Ranganathan}
}
@inproceedings{conf/vlsid/SugiharaY02,
  title = {Optimization of Test Accesses with a Combined BIST and External Test Scheme},
  pages = {683-688},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995014},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995014},
  author = {Makoto Sugihara and Hiroto Yasuura}
}
@inproceedings{conf/vlsid/TuunaIT08,
  title = {Analysis of Delay Variation in Encoded On-Chip Bus Signaling under Process Variation},
  pages = {228-234},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.73},
  crossref = {conf/vlsid/2008},
  author = {Sampo Tuuna and Jouni Isoaho and Hannu Tenhunen}
}
@inproceedings{conf/vlsid/SarkarRC97,
  title = {VLSI Implementation of Modulo Multiplication Using Carry Free Addition},
  pages = {457-460},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568176},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568176},
  author = {Palash Sarkar and Bimal K. Roy and Pabitra Pal Choudhury}
}
@inproceedings{conf/vlsid/Murgai00,
  title = {Delay-Constrained Area Recovery Via Layout-Driven Buffer Optimization},
  pages = {240-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812615},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812615},
  author = {Rajeev Murgai}
}
@inproceedings{conf/vlsid/SubrahmanyamGR97,
  title = {T2: HW-SW Codesign},
  pages = {2},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1997.10011},
  author = {P. A. Subrahmanyam and R. Gupta and B. S. Rao}
}
@inproceedings{conf/vlsid/FeiRRJ04,
  title = {Energy-Optimizing Source Code Transformations for OS-driven Embedded Software},
  pages = {261-266},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260934},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260934},
  author = {Yunsi Fei and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@inproceedings{conf/vlsid/MitraC92a,
  title = {An Efficient State Assignment Technique using Least Commitment and Constraint Propagation Techniques},
  pages = {199-202},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658047},
  crossref = {conf/vlsid/1992},
  author = {Biswadip Mitra and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/HuangV05,
  title = {On-Line Synthesis for Partially Reconfigurable FPGAs},
  pages = {663-668},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.131},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.131},
  author = {Renqiu Huang and Ranga Vemuri}
}
@inproceedings{conf/vlsid/LiuYZ05,
  title = {A High Accuracy Bandgap Reference with Chopped Modulator to Compensate MOSFET Mismatch},
  pages = {854-857},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.14},
  author = {Lianxi Liu and Yintang Yang and Zhangming Zhu}
}
@inproceedings{conf/vlsid/KumarR03,
  title = {A Low-Voltage Low Power CMOS Companding Filter},
  pages = {309-314},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183155},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183155},
  author = {J. Veerendra Kumar and K. Radhakrishna Rao}
}
@inproceedings{conf/vlsid/ChattopadhyayC98,
  title = {Genetic Algorithm Based Approach for Integrated State Assignment and Flipflop Selection in Finite State Machine Synthesis},
  pages = {522-527},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646659},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646659},
  author = {Santanu Chattopadhyay and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/Uma92,
  title = {EPLDs - a Milestone in the World of Logic Design},
  pages = {330-331},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658075},
  crossref = {conf/vlsid/1992},
  author = {H. L. Uma}
}
@inproceedings{conf/vlsid/ChandrasekarH11a,
  title = {Fault Collapsing Using a Novel Extensibility Relation},
  pages = {268-273},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.56},
  crossref = {conf/vlsid/2011},
  author = {Maheshwar Chandrasekar and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/Sudha04a,
  title = {An Area-Efficient Pipelined Array Architecture for Euclidean Distance Transformation and Its FPGA Implementation},
  pages = {689-692},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261004},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261004},
  author = {N. Sudha}
}
@inproceedings{conf/vlsid/RajaAB04a,
  title = {CMOS Circuit Design for Minimum Dynamic Power and Highest Speed},
  pages = {1035-1040},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261066},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261066},
  author = {Tezaswi Raja and Vishwani D. Agrawal and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/GuptaDKKA07,
  title = {STEFAL: A System Level Temperature- and Floorplan-Aware Leakage Power Estimator for SoCs},
  pages = {559-564},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.150},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.150},
  author = {Aseem Gupta and Nikil D. Dutt and Fadi J. Kurdahi and Kamal S. Khouri and Magdy S. Abadir}
}
@inproceedings{conf/vlsid/RomanovskyANL04,
  title = {Leakage Reduction techniques in a 0.13um SRAM Cell},
  pages = {215-221},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260927},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260927},
  author = {Sergey Romanovsky and Arun Achyuthan and Sreedhar Natarajan and Wing Leung}
}
@inproceedings{conf/vlsid/RoySMD02,
  title = {Degree-of-Freedom Analysis for Sequential Machines Targeting BIST Quality and Gate Area},
  pages = {671-676},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995012},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995012},
  author = {Samir Roy and Biplab K. Sikdar and Monalisa Mukherjee and Debesh K. Das}
}
@inproceedings{conf/vlsid/Roychowdhury05,
  title = {Exact Analytical Equations for Predicting Nonlinear Phase Errors and Jitter in Ring Oscillators},
  pages = {516-521},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.96},
  author = {Jaijeet S. Roychowdhury}
}
@inproceedings{conf/vlsid/SuyamaSN96,
  title = {LUT-based FPGA Technology Mapping using Permissible Functions},
  pages = {215-218},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489487},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489487},
  author = {Takayuki Suyama and Hiroshi Sawada and Akira Nagoya}
}
@inproceedings{conf/vlsid/AgarwalaWRHDNAMFYCACNWNKNKGGWGK04,
  title = {A 800 MHz System-on-Chip for Wireless Infrastructure Applications},
  pages = {381-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260953},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260953},
  author = {Sanjive Agarwala and Paul Wiley and Arjun Rajagopal and Anthony M. Hill and Raguram Damodaran and Lewis Nardini and Tim Anderson and Steven Mullinnix and Jose Flores and Heping Yue and Abhijeet Chachad and John Apostol and Kyle Castille and Usha Narasimha and Tod Wolf and N. S. Nagaraj and Manjeri Krishnan and Luong Nguyen and Todd Kroeger and Mike Gill and Peter Groves and Bill Webster and Joel Graber and Christine Karlovich}
}
@inproceedings{conf/vlsid/JoshiKC04,
  title = {A Novel Technique For Steady State Analysis For VLSI Circuits In Partially Depleted SOI},
  pages = {832-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261035},
  author = {Rajiv V. Joshi and K. Kroell and Ching-Te Chuang}
}
@inproceedings{conf/vlsid/LearyC10,
  title = {Design of NoC for SoC with Multiple Use Cases Requiring Guaranteed Performance},
  pages = {200-205},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.73},
  crossref = {conf/vlsid/2010},
  author = {Glenn Leary and Karam S. Chatha}
}
@inproceedings{conf/vlsid/Xie10,
  title = {Processor Architecture Design Using 3D Integration Technology},
  pages = {446-451},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.60},
  crossref = {conf/vlsid/2010},
  author = {Yuan Xie 0001}
}
@inproceedings{conf/vlsid/SairamanRS06,
  title = {An Automatic Code Generation Tool for Partitioned Software in Distributed Systems},
  pages = {477-480},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.41},
  author = {Viswanath Sairaman and Nagarajan Ranganathan and Neeta S. Singh}
}
@inproceedings{conf/vlsid/WeiRD00,
  title = {Low Voltage Low Power CMOS Design Techniques for Deep Submicron ICs},
  pages = {24-29},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812579},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812579},
  author = {Liqiong Wei and Kaushik Roy and Vivek De}
}
@inproceedings{conf/vlsid/MisraMC93,
  title = {A Novel Scheme for Synthesis of Easily Testable Finite State Machines Using Cellular Automata},
  pages = {335-340},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669706},
  author = {Susanta Misra and Biswadip Mitra and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/NajeebGKV07,
  title = {Controllability-driven Power Virus Generation for Digital Circuits},
  pages = {407-412},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.55},
  author = {K. Najeeb and Karthik Gururaj and V. Kamakoti and Vivekananda M. Vedula}
}
@inproceedings{conf/vlsid/KrishnaACB95,
  title = {Analysis of temperature dependence of Si-Ge HBT},
  pages = {268-271},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512122},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512122},
  author = {G. Hari Rama Krishna and Amit K. Aditya and Nirmal B. Chakrabarti and Swapna Banerjee}
}
@inproceedings{conf/vlsid/Hasan07,
  title = {A PMOS-diode Differential Body-driven Offset compensated 0.5V},
  pages = {913-918},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.21},
  author = {S. M. Rezaul Hasan}
}
@inproceedings{conf/vlsid/Narayanan13,
  title = {Keynote talk: Embedded vision systems},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.133},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.133},
  crossref = {conf/vlsid/2013},
  author = {Vijaykrishnan Narayanan}
}
@inproceedings{conf/vlsid/Subrahmanyam92,
  title = {A Verification Guide for the Perplexed Designer: Matching Verification Techniques and Design Tasks},
  pages = {341-342},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658080},
  crossref = {conf/vlsid/1992},
  author = {P. A. Subrahmanyam}
}
@inproceedings{conf/vlsid/BhattacharyaR09,
  title = {RADJAM: A Novel Approach for Reduction of Soft Errors in Logic Circuits},
  pages = {453-458},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.76},
  crossref = {conf/vlsid/2009},
  author = {Koustav Bhattacharya and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/JacobSA97,
  title = {Adder and Comparator Synthesis with Exclusive-OR Transform of Inputs},
  pages = {514-515},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568190},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568190},
  author = {James Jacob and P. Srinivas Sivakumar and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/SiddhuMS14,
  title = {Operand Isolation with Reduced Overhead for Low Power Datapath Design},
  pages = {483-488},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.90},
  crossref = {conf/vlsid/2014},
  author = {Lokesh Siddhu and Amit Mishra and Virendra Singh}
}
@inproceedings{conf/vlsid/HalderGPCB05,
  title = {A 160MSPS 8-Bit Pipeline Based ADC},
  pages = {313-318},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.7},
  author = {Samiran Halder and Arindrajit Ghosh and Ravi Sankar Prasad and Anirban Chatterjee and Swapna Banerjee}
}
@inproceedings{conf/vlsid/SuriA09,
  title = {Improving Scalability and Per-Core Performance in Multi-Cores through Resource Sharing and Reconfiguration},
  pages = {145-150},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.58},
  crossref = {conf/vlsid/2009},
  author = {Tameesh Suri and Aneesh Aggarwal}
}
@inproceedings{conf/vlsid/YangWS07,
  title = {On NBTI Degradation Process in Digital Logic Circuits},
  pages = {723-730},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.117},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.117},
  author = {Xiangning Yang and Eric F. Weglarz and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/HajimiriM12,
  title = {Intra-Task Dynamic Cache Reconfiguration},
  pages = {430-435},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.109},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.109},
  crossref = {conf/vlsid/2012},
  author = {Hadi Hajimiri and Prabhat Mishra}
}
@inproceedings{conf/vlsid/JhaD94,
  title = {Rapid Technology Projection for High-Level Synthesis},
  pages = {155-158},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282675},
  author = {Pradip K. Jha and Nikil D. Dutt}
}
@inproceedings{conf/vlsid/Swamy97,
  title = {Formal Verification of Digital Systems},
  pages = {213-217},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568078},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568078},
  author = {Gitanjali Swamy}
}
@inproceedings{conf/vlsid/TajammulJEHTP15,
  title = {DyMeP: An Infrastructure to Support Dynamic Memory Binding for Runtime Mapping in CGRAs},
  pages = {547-552},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.98},
  crossref = {conf/vlsid/2015},
  author = {Muhammad Adeel Tajammul and Syed M. A. H. Jafri and Peeter Ellervee and Ahmed Hemani and Hannu Tenhunen and Juha Plosila}
}
@inproceedings{conf/vlsid/HartensteinBKR96,
  title = {CoDe-C: A Novel Two-Level Hardware/Software Co-Design Framework},
  pages = {81-84},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489461},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489461},
  author = {Reiner W. Hartenstein and Jürgen Becker and Rainer Kress 0002 and Helmut Reinig}
}
@inproceedings{conf/vlsid/RanganathanPM92,
  title = {A Two-dimensional Systolic Array Processor for Image Processing},
  pages = {215-220},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658050},
  crossref = {conf/vlsid/1992},
  author = {N. Ranganathan and Minesh Patell and Patrick McCabe}
}
@inproceedings{conf/vlsid/GuptaKWB01,
  title = {Synthesizing A Long Latency Unit Within Vliw Processor},
  pages = {460-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902700},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902700},
  author = {Ram Lakhan Gupta and Anshul Kumar and Aalbert Van Der Werf and Natalino G. Busa}
}
@inproceedings{conf/vlsid/Geus02,
  title = {Electronic Industry on Fire: How to Survive and Thrive},
  pages = {6},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994871},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994871},
  author = {Aart J. de Geus}
}
@inproceedings{conf/vlsid/VookaASMV12,
  title = {A Silicon Testing Strategy for Pulse-Width Failures},
  pages = {352-357},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.96},
  crossref = {conf/vlsid/2012},
  author = {Srinivas Vooka and Khushboo Agarwal and Abhijeet Shrivastava and Pranav Murthy and Ramakrishnan Venkatraman}
}
@inproceedings{conf/vlsid/Sherlekar93,
  title = {Export of VLSI Design and CAD: Present and Future},
  pages = {264},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  author = {Sunil D. Sherlekar}
}
@inproceedings{conf/vlsid/WeiS99,
  title = {Residue Arithmetic Multiplier Based on the Radix-4 Signed-Digit Multiple-Valued Arithmetic Circuits},
  pages = {212-217},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745150},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745150},
  author = {Shugang Wei and Kensuke Shimizu}
}
@inproceedings{conf/vlsid/DuttaB09,
  title = {A Low Power Architecture to Extend the Tuning Range of a Quadrature Clock},
  pages = {439-444},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.88},
  crossref = {conf/vlsid/2009},
  author = {Ramen Dutta and T. K. Bhattacharyya}
}
@inproceedings{conf/vlsid/PradhanAV05,
  title = {Recent Advances in Verification, Equivalence Checking and SAT-Solvers},
  pages = {14},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.146},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.146},
  author = {Dhiraj K. Pradhan and Magdy S. Abadir and Mauricio Varea}
}
@inproceedings{conf/vlsid/GaoM04,
  title = {Floorplan Classification Algorithms},
  pages = {975-980},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261057},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261057},
  author = {Kun Gao and Dinesh P. Mehta}
}
@inproceedings{conf/vlsid/SarkarSRCL03,
  title = {Development of 2.4 GHz RF Transceiver Front-end Chipset in 0.25µm CMOS},
  pages = {42-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183113},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183113},
  author = {Saikat Sarkar and Padmanava Sen and Arvind Raghava and Sudipto Chakarborty and Joy Laskar}
}
@inproceedings{conf/vlsid/PomeranzVRA04,
  title = {Defect Diagnosis Based on Pattern-Dependent Stuck-At Faults},
  pages = {475-480},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260966},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260966},
  author = {Irith Pomeranz and Srikanth Venkataraman and Sudhakar M. Reddy and Enamul Amyeen}
}
@inproceedings{conf/vlsid/RayCNG03,
  title = {Synthesis Of Programmable Current Mode Linear Analog Circuit},
  pages = {507-512},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183185},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183185},
  author = {Baidya Nath Ray and Parimal Pal Chaudhuri and Prasanta Kumar Nandi and P. K. Ghosh}
}
@inproceedings{conf/vlsid/RaoBA03,
  title = {New Graphical IDDQ Signatures Reduce Defect Level and Yield Loss},
  pages = {353-360},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183162},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183162},
  author = {Lan Rao and Michael L. Bushnell and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/EsbensenM94,
  title = {SAGA: A Unification of the Genetic Algorithm with Simulated Annealing and its Application to Macro-Cell Placement},
  pages = {211-214},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282687},
  author = {Henrik Esbensen and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/KonarBBB06,
  title = {Exploring Logic Block Granularity in Leakage Tolerant FPGA},
  pages = {754-757},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.87},
  author = {Rajan Konar and Rajarshee P. Bharadwaj and Dinesh Bhatia and Poras T. Balsara}
}
@inproceedings{conf/vlsid/YogeC12,
  title = {GPU Implementation of a Programmable Turbo Decoder for Software Defined Radio Applications},
  pages = {149-154},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.62},
  crossref = {conf/vlsid/2012},
  author = {Dhiraj Reddy Nallapa Yoge and Nitin Chandrachoodan}
}
@inproceedings{conf/vlsid/MohapatraDR03,
  title = {Detailed Analysis of FIBL in MOS Transistors with High-K Gate Dielectrics},
  pages = {99-104},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183121},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183121},
  author = {Nihar R. Mohapatra and Madhav P. Desai and V. Ramgopal Rao}
}
@inproceedings{conf/vlsid/HalderBGPCD05,
  title = {A 10-Bit 80-MSPS 2.5-V 27.65-mW 0.185-mm2 Segmented Current Steering CMOS DAC},
  pages = {319-322},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.6},
  author = {Samiran Halder and Swapna Banerjee and Arindrajit Ghosh and Ravi Sankar Prasad and Anirban Chatterjee and Sanjoy Kumar Dey}
}
@inproceedings{conf/vlsid/SahaG04,
  title = {Technology CAD: Technology Modeling, Device Design and Simulation},
  pages = {3-5},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260890},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260890},
  author = {Samar Saha and Bhaskar Gadepally}
}
@inproceedings{conf/vlsid/Ravikumar04,
  title = {Multiprocessor Architectures for Embedded System-on-chip Applications},
  pages = {512-519},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260972},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260972},
  author = {C. P. Ravikumar}
}
@inproceedings{conf/vlsid/VenkataramanF97,
  title = {Distributed Diagnostic Simulation of Stuck-At Faults in Sequential Circuits},
  pages = {381-387},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568157},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568157},
  author = {Srikanth Venkataraman and W. Kent Fuchs}
}
@inproceedings{conf/vlsid/Maurer99,
  title = {Efficient Simulation for Hierarchical and Partitioned Circuits},
  pages = {236-241},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745154},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745154},
  author = {Peter M. Maurer}
}
@inproceedings{conf/vlsid/GopalakrishnanV98,
  title = {A Modified Line Expansion Algorithm for Device-level Routing of Analog Circuits},
  pages = {249-252},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646612},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646612},
  author = {Prakash Gopalakrishnan and Vinita Vasudevan}
}
@inproceedings{conf/vlsid/BhargavaA09,
  title = {A "Stitch" in Time: Accurate Timekeeping with On-Chip Compensation},
  pages = {353-358},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.70},
  crossref = {conf/vlsid/2009},
  author = {Prashant Bhargava and Mohit Arora}
}
@inproceedings{conf/vlsid/PhadoongsidhiS05,
  title = {SCINDY: Logic Crosstalk Delay Fault Simulation in Sequential Circuits},
  pages = {820-823},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.150},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.150},
  author = {Marong Phadoongsidhi and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/ManimegalaiSMRKB05,
  title = {Placement and Routing for 3D-FPGAs Using Reinforcement Learning and Support Vector Machines},
  pages = {451-456},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.137},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.137},
  author = {R. Manimegalai and E. Siva Soumya and V. Muralidharan and Balaraman Ravindran and V. Kamakoti and D. Bhatia}
}
@inproceedings{conf/vlsid/Bhattacharyya10,
  title = {23.97GHz CMOS Distributed Voltage Controlled Oscillators with Inverter Gain Cells and Frequency Tuning by Body Bias and MOS Varactors Concurrently},
  pages = {182-187},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.42},
  crossref = {conf/vlsid/2010},
  author = {Kalyan Bhattacharyya}
}
@inproceedings{conf/vlsid/RavikumarS96,
  title = {Synthesis of Testable Pipelined Datapaths Using Genetic Search},
  pages = {205-210},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489485},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489485},
  author = {C. P. Ravikumar and V. Saxena}
}
@inproceedings{conf/vlsid/DasM09,
  title = {Switched-Capacitor Based Buck Converter Design Using Current Limiter for Better Efficiency and Output Ripple},
  pages = {181-186},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.43},
  crossref = {conf/vlsid/2009},
  author = {Tamal Das and Pradip Mandal}
}
@inproceedings{conf/vlsid/AgarwalK12,
  title = {Modeling of Partially Depleted SOI DEMOSFETs with a Sub-circuit Utilizing the HiSIM-HV Compact Model},
  pages = {406-411},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.105},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.105},
  crossref = {conf/vlsid/2012},
  author = {Tarun Kumar Agarwal and M. Jagadesh Kumar}
}
@inproceedings{conf/vlsid/MitraC04,
  title = {Design of Amplifier with Rail-to-Rail CMR with 1V Power Supply},
  pages = {52-56},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260902},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260902},
  author = {Srinjoy Mitra and A. N. Chandorkar}
}
@inproceedings{conf/vlsid/KhanWM04,
  title = {A tunable gm-C filter with low variation across Process, Voltage and Temperature},
  pages = {539-544},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260975},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260975},
  author = {Qadeer Ahmad Khan and Sanjay Kumar Wadhwa and Kulbhushan Misri}
}
@inproceedings{conf/vlsid/HarveyH01,
  title = {An Integrated Quadrature Mixer with Improved Image Rejection at Low Voltage},
  pages = {269-273},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902672},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902672},
  author = {Jackson Harvey and Ramesh Harjani}
}
@inproceedings{conf/vlsid/Mehendale06,
  title = {SoC - The Road Ahead},
  pages = {40},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.149},
  author = {Mahesh Mehendale}
}
@inproceedings{conf/vlsid/ZhouLW07,
  title = {On-Chip Voltage Down Converter Based on Moderate Inversion for Low- Power VLSI Chips},
  pages = {433-438},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.120},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.120},
  author = {Qianneng Zhou and Fengchang Lai and Yongsheng Wang}
}
@inproceedings{conf/vlsid/DevanathanB06,
  title = {Sequential Spectral ATPG Using the Wavelet Transform and Compaction},
  pages = {407-412},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.146},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.146},
  author = {Suresh Kumar Devanathan and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/ChakrabartyH14,
  title = {Tutorial T5: Microfluidic Biochips: Connecting VLSI and Embedded Systems to the Life Sciences},
  pages = {11-12},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.120},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.120},
  crossref = {conf/vlsid/2014},
  author = {Krishnendu Chakrabarty and Tsung-Yi Ho}
}
@inproceedings{conf/vlsid/MurgaiF97,
  title = {Some Recent Advances in Software and Hardware Logic Simulation},
  pages = {232-238},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568081},
  author = {Rajeev Murgai and Masahiro Fujita}
}
@inproceedings{conf/vlsid/SinhaLRBSZ07,
  title = {Impact of Modern Process Technologies on the Electrical Parameters of Interconnects},
  pages = {875-880},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.90},
  author = {Debjit Sinha and Jianfeng Luo and Subramanian Rajagopalan and Shabbir H. Batterywala and Narendra V. Shenoy and Hai Zhou}
}
@inproceedings{conf/vlsid/RajskiTP99,
  title = {Built-In Self-Test for Systems on Silicon},
  pages = {609-610},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1999/0013/00/00130609.pdf},
  author = {Janusz Rajski and Jerzy Tyszer and Sanjay Patel}
}
@inproceedings{conf/vlsid/ShahRV12,
  title = {HD Resolution Intra Prediction Architecture for H.264 Decoder},
  pages = {107-112},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.55},
  crossref = {conf/vlsid/2012},
  author = {Jimit Shah and K. S. Raghunandan and Kuruvilla Varghese}
}
@inproceedings{conf/vlsid/DarjiSMC14,
  title = {Hardware Efficient VLSI Architecture for 3-D Discrete Wavelet Transform},
  pages = {348-352},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.66},
  crossref = {conf/vlsid/2014},
  author = {Anand D. Darji and Saurabh Shukla and S. N. Merchant and Arun N. Chandorkar}
}
@inproceedings{conf/vlsid/PhadkeLVS04,
  title = {On Design and Implementation of an Embedded Automatic Speech Recognition System},
  pages = {127-132},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260914},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260914},
  author = {Sujay Phadke and Rhishikesh Limaye and Siddharth Verma and Kavitha Subramanian}
}
@inproceedings{conf/vlsid/DasAJA08,
  title = {Voltage and Temperature Scalable Gate Delay and Slew Models Including Intra-Gate Variations},
  pages = {685-691},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.92},
  crossref = {conf/vlsid/2008},
  author = {Bishnu Prasad Das and Janakiraman Viraraghavan and Bharadwaj Amrutur and H. S. Jamadagni and N. V. Arvind}
}
@inproceedings{conf/vlsid/Al-AssadiMJ93,
  title = {Use of Storage Elements as Primitives for Modelling Faults in Synchronous Sequential Circuits},
  pages = {118-123},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669660},
  author = {W. K. Al-Assadi and Yashwant K. Malaiya and Anura P. Jayasumana}
}
@inproceedings{conf/vlsid/PVVS14,
  title = {An Optimized Design of Reversible Quantum Comparator},
  pages = {557-562},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.103},
  crossref = {conf/vlsid/2014},
  author = {Sai Phaneendra P. and Chetan Vudadha and Sreehari Veeramachaneni and M. B. Srinivas}
}
@inproceedings{conf/vlsid/RavikumarCV00,
  title = {Simultaneous Module Selection and Scheduling for Power-Constrained Testing of Core Based Systems},
  pages = {462-467},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812650},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812650},
  author = {C. P. Ravikumar and Gaurav Chandra and Ashutosh Verma}
}
@inproceedings{conf/vlsid/Ahuja12,
  title = {Keynote Talk: Semiconductor Industry: Best of Times, Worst of Times, and Nowhere Else I Would Rather Be!},
  pages = {3-4},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.24},
  crossref = {conf/vlsid/2012},
  author = {Jaswinder S. Ahuja}
}
@inproceedings{conf/vlsid/JigangT03,
  title = {A Run-time Reconfiguration Algorithm for VLSI Arrays},
  pages = {567-572},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183194},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183194},
  author = {Wu Jigang and Thambipillai Srikanthan}
}
@inproceedings{conf/vlsid/EshraghianMN97,
  title = {An Asynchronous Morphological Processor for Multi-Media Applications},
  pages = {336-341},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568100},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568100},
  author = {Kamran Eshraghian and Juan A. Montiel-Nelson and Saeid Nooshabadi}
}
@inproceedings{conf/vlsid/Naumann05,
  title = {ESL - The Next Leadership Opportunity for India?},
  pages = {26},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.92},
  author = {Alan Naumann}
}
@inproceedings{conf/vlsid/EschbachGB05,
  title = {Orthogonal Circuit Visualization Improved by Merging the Placement and Routing Phases},
  pages = {433-438},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.134},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.134},
  author = {Thomas Eschbach and Wolfgang Günther and Bernd Becker}
}
@inproceedings{conf/vlsid/RamakrishnanSVI07,
  title = {Impact of NBTI on FPGAs},
  pages = {717-722},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.91},
  author = {Krishnan Ramakrishnan and Sivaprakasam Suresh and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/JoshiKBALS13,
  title = {Hardware-corroborated Variability-Aware SRAM Methodology},
  pages = {344-349},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.212},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.212},
  crossref = {conf/vlsid/2013},
  author = {Rajiv V. Joshi and Rouwaida Kanj and S. Butt and Emrah Acar and D. Lea and D. Sciacca}
}
@inproceedings{conf/vlsid/Wadhwa09,
  title = {A Low Voltage CMOS Proportional-to-Absolute Temperature Current Reference},
  pages = {171-174},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.18},
  crossref = {conf/vlsid/2009},
  author = {Sanjay Kumar Wadhwa}
}
@inproceedings{conf/vlsid/VarmaPB13,
  title = {Accelerating 3D-FFT Using Hard Embedded Blocks in FPGAs},
  pages = {92-97},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.169},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.169},
  crossref = {conf/vlsid/2013},
  author = {B. Sharat Chandra Varma and Kolin Paul and M. Balakrishnan}
}
@inproceedings{conf/vlsid/DeK06,
  title = {A Low Power 6-Bit A/D Converter Achieving 10-Bit Resolution for MEMS Sensor Interface Using Time-Interleaved Delta Modulation},
  pages = {75-80},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.14},
  author = {Koushik De and Santiram Kal}
}
@inproceedings{conf/vlsid/GunasekarA15,
  title = {Few Good Frequencies for Power-Constrained Test},
  pages = {393-398},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.72},
  crossref = {conf/vlsid/2015},
  author = {Sindhu Gunasekar and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/SureshVSP96,
  title = {Combined Effect of Grain Boundary Depletion and PolySi/Oxide Interface Depletion on Drain Characteristics of a p-MOSFET},
  pages = {156-161},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489476},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489476},
  author = {R. P. Suresh and P. Venugopal and S. Tamizh Selvam and S. Potla}
}
@inproceedings{conf/vlsid/BandyopadhyayJJ97,
  title = {A Method for Synthesizing Area Efficient Multilevel PTL Circuits},
  pages = {516-519},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568191},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568191},
  author = {Subir Bandyopadhyay and Arunita Jaekel and Graham A. Jullien}
}
@inproceedings{conf/vlsid/AghaeePE14,
  title = {Process-Variation Aware Multi-temperature Test Scheduling},
  pages = {32-37},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.13},
  crossref = {conf/vlsid/2014},
  author = {Nima Aghaee and Zebo Peng and Petru Eles}
}
@inproceedings{conf/vlsid/WellsNCB12,
  title = {Real-Time, Content Aware Camera - Algorithm - Hardware Co-Adaptation for Minimal Power Video Encoding},
  pages = {245-250},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.78},
  crossref = {conf/vlsid/2012},
  author = {Joshua W. Wells and Jayaram Natarajan and Abhijit Chatterjee and Irtaza Barlas}
}
@inproceedings{conf/vlsid/LiuGAB99,
  title = {Performance Driven Synthesis for Pass-Transistor Logic},
  pages = {372-377},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745184},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745184},
  author = {Tai-Hung Liu and Malay K. Ganai and Adnan Aziz and Jeffrey L. Burns}
}
@inproceedings{conf/vlsid/RajagopalKJMS93,
  title = {A Reconfigurable Arithmetic Processor},
  pages = {172-175},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669672},
  author = {Arjun Rajagopal and Belli Kuttanna and Balaji Janakiraman and Rajarshi Mukherjee and Joy Shetler}
}
@inproceedings{conf/vlsid/KrishnaswamyHSRPB97,
  title = {Parallel Genetic Algorithms for Simulation-Based Sequential Circuit Test Generation},
  pages = {475-481},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568180},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568180},
  author = {Dilip Krishnaswamy and Michael S. Hsiao and Vikram Saxena and Elizabeth M. Rudnick and Janak H. Patel and Prithviraj Banerjee}
}
@inproceedings{conf/vlsid/BoppanaHF97,
  title = {Characterization and Implicit Identification of Sequential Indistinguishability},
  pages = {376-380},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568156},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568156},
  author = {Vamsi Boppana and Ismed Hartanto and W. Kent Fuchs}
}
@inproceedings{conf/vlsid/PriyaS04,
  title = {An Efficient Algorithm to Construct Reduced Visibility Graph and Its FPGA Implementation},
  pages = {1057-1062},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261069},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261069},
  author = {T. K. Priya and K. Sridharan}
}
@inproceedings{conf/vlsid/ManojkumarMK09,
  title = {A Comparison of Approaches to Carrier Generation for Zigbee Transceivers},
  pages = {367-372},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.50},
  crossref = {conf/vlsid/2009},
  author = {Leburu Manojkumar and Arun Mohan and Nagendra Krishnapura}
}
@inproceedings{conf/vlsid/PamBM10,
  title = {An Efficient Method for Bottom-Up Extraction of Analog Behavioral Model Parameters},
  pages = {363-368},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.62},
  crossref = {conf/vlsid/2010},
  author = {Srikanth Pam and Anirban Krishna Bhattacharya and Siddhartha Mukhopadhyay}
}
@inproceedings{conf/vlsid/Mehendale92,
  title = {A System for Behavior Extraction from FPGA Implementations of Synchronous Designs},
  pages = {320-321},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658070},
  crossref = {conf/vlsid/1992},
  author = {Mahesh Mehendale}
}
@inproceedings{conf/vlsid/PeringRW05,
  title = {Exploiting Radio Hierarchies for Power-Efficient Wireless Device Discovery and Connection Setup},
  pages = {774-779},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.97},
  author = {Trevor Pering and Vijay Raghunathan and Roy Want}
}
@inproceedings{conf/vlsid/Ramirez-AnguloCL04,
  title = {Techniques for very low-voltage operation of continuous-time analog CMOS circuits},
  pages = {39-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260900},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260900},
  author = {Jaime Ramírez-Angulo and Ramón González Carvajal and Antonio J. López-Martín}
}
@inproceedings{conf/vlsid/ShiRB97,
  title = {Macro Block Based FPGA Floorplanning},
  pages = {21-26},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567955},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567955},
  author = {Jianzhong Shi and Akash Randhar and Dinesh Bhatia}
}
@inproceedings{conf/vlsid/PawanekarTK15,
  title = {A Nonlinear Analytical Optimization Method for Standard Cell Placement of VLSI Circuits},
  pages = {423-428},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.77},
  crossref = {conf/vlsid/2015},
  author = {Sameer Pawanekar and Gaurav Trivedi and Kalpesh Kapoor}
}
@inproceedings{conf/vlsid/DrineasM03,
  title = {SPaRe: Selective Partial Replication for Concurrent Fault Detection in FSMs},
  pages = {167-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183132},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183132},
  author = {Petros Drineas and Yiorgos Makris}
}
@inproceedings{conf/vlsid/VittalCMWY99,
  title = {Modeling Crosstalk in Resistive VLSI Interconnections},
  pages = {470-475},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745200},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745200},
  author = {Ashok Vittal and Lauren Hui Chen and Malgorzata Marek-Sadowska and Kai-Ping Wang and Sherry Yang}
}
@inproceedings{conf/vlsid/HazariDK07,
  title = {On the Impact of Address Space Assignment on Performance in Systems-on-Chip},
  pages = {540-545},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.118},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.118},
  author = {Gautam Hazari and Madhav P. Desai and H. Kasture}
}
@inproceedings{conf/vlsid/PomeranzR03,
  title = {Static Test Compaction for Full-Scan Circuits Based on Combinational Test Sets and Non-Scan Sequential Test Sequences},
  pages = {335-340},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183159},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/PomeranzR06,
  title = {The Cut Delay Fault Model for Guiding the Generation of n-Detection Test Sets for Transition Faults},
  pages = {828-831},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.160},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.160},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/KountourisW99,
  title = {Hierarchical Conditional Dependency Graphs for Mutual Exclusiveness Identification},
  pages = {146-150},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745139},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745139},
  author = {Apostolos A. Kountouris and Christophe Wolinski}
}
@inproceedings{conf/vlsid/NaveenSR92,
  title = {N2S: An Automatic Netlist to Schematic generator},
  pages = {263-267},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658059},
  crossref = {conf/vlsid/1992},
  author = {B. Naveen and A. Savargaonkar and K. S. Raghunathan}
}
@inproceedings{conf/vlsid/Dasgupta05,
  title = {Revisiting VLSI Interconnects in Deep Sub-Micron: Some Open Questions},
  pages = {615-620},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.149},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.149},
  author = {Parthasarathi Dasgupta}
}
@inproceedings{conf/vlsid/TripathiBSP01,
  title = {Optimal Assignment of High Threshold Voltage for Synthesizing Dual Threshold CMOS Circuits},
  pages = {227-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902665},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902665},
  author = {Nikhil Tripathi and Amit M. Bhosle and Debasis Samanta and Ajit Pal}
}
@inproceedings{conf/vlsid/ChattopadhyayD05,
  title = {A Combinational Logic Mapper for Actel's SX/AX Family},
  pages = {669-672},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.8},
  author = {Santanu Chattopadhyay and Manas Kumar Dewangan}
}
@inproceedings{conf/vlsid/DashPVR00,
  title = {A Transistor Level Placement Tool for Custom Cell Generation},
  pages = {254-257},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812617},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812617},
  author = {Ranjit K. Dash and T. Pramod and Vinita Vasudevan and M. Ramakrishna}
}
@inproceedings{conf/vlsid/Gupta96,
  title = {Hardware Software Co-Design of Embedded Systems},
  pages = {3},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1996.10007},
  author = {Rajesh Gupta}
}
@inproceedings{conf/vlsid/SenguttuvanSC08,
  title = {Concurrent Multi-Dimensional Adaptation for Low-Power Operation in Wireless Devices},
  pages = {65-70},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.101},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.101},
  crossref = {conf/vlsid/2008},
  author = {Rajarajan Senguttuvan and Shreyas Sen and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/RoyMS03,
  title = {Exploiting Ghost-FSMs as a BIST Structure for Sequential Machines},
  pages = {155-160},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183130},
  author = {Samir Roy and Ujjwal Maulik and Biplab K. Sikdar}
}
@inproceedings{conf/vlsid/SethRSKK04,
  title = {A Parallel Architectural Implementation Of The New Three-Step Search Algorithm For Block Motion Estimation},
  pages = {1071-1076},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261071},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261071},
  author = {Kavish Seth and P. Rangarajan and S. Srinivasan 0001 and V. Kamakoti and V. Bala Kuteshwar}
}
@inproceedings{conf/vlsid/DanckaertKCMT01,
  title = {A Systematic Approach for System Bus Load Reduction Applied to Medical Imaging},
  pages = {48-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902639},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902639},
  author = {Koen Danckaert and Chidamber Kulkarni and Francky Catthoor and Hugo De Man and Vivek Tiwari}
}
@inproceedings{conf/vlsid/ShangJ02,
  title = {Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs},
  pages = {345-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994946},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994946},
  author = {Li Shang and Niraj K. Jha}
}
@inproceedings{conf/vlsid/ChakrabortyB10,
  title = {RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation},
  pages = {405-410},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.54},
  crossref = {conf/vlsid/2010},
  author = {Rajat Subhra Chakraborty and Swarup Bhunia}
}
@inproceedings{conf/vlsid/ShankarRV97,
  title = {Tuning Schemes for Transmission Zeros of Continuous-Time Filters},
  pages = {435-438},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568172},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568172},
  author = {K. Ravi Shankar and K. Radhakrishna Rao and Srinivasan Venkatraman}
}
@inproceedings{conf/vlsid/PuriK10,
  title = {The Dawn of 22nm Era: Design and CAD Challenges},
  pages = {429-433},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.85},
  crossref = {conf/vlsid/2010},
  author = {Ruchir Puri and David S. Kung}
}
@inproceedings{conf/vlsid/ChakradharBRP94,
  title = {Synthesis of Initializable Asynchronous Circuits},
  pages = {383-388},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282724},
  author = {Srimat T. Chakradhar and Savita Banerjee and Rabindra K. Roy and Dhiraj K. Pradhan}
}
@inproceedings{conf/vlsid/PanigrahiTD02,
  title = {A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication},
  pages = {553-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994979},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994979},
  author = {Debashis Panigrahi and Clark N. Taylor and Sujit Dey}
}
@inproceedings{conf/vlsid/RamamrithamA03,
  title = {System Support for Embedded Applications},
  pages = {22-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183109},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183109},
  author = {Krithi Ramamritham and Kavi Arya}
}
@inproceedings{conf/vlsid/SalimathKH14,
  title = {A 1 V, Sub-mW CMOS LNA for Low-Power 1 GHz Wide-Band Wireless Applications},
  pages = {460-465},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.86},
  crossref = {conf/vlsid/2014},
  author = {Arunkumar Salimath and Pradeep Karamcheti and Achintya Halder}
}
@inproceedings{conf/vlsid/GhadiriM05,
  title = {Dual-Edge Triggered Static Pulsed Flip-Flops},
  pages = {846-849},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.84},
  author = {Aliakbar Ghadiri and Hamid Mahmoodi-Meimand}
}
@inproceedings{conf/vlsid/YangWI04,
  title = {Open Defects Detection within 6T SRAM Cells using a No Write Recovery Test Mode},
  pages = {493-498},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260969},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260969},
  author = {Josh Yang and Baosheng Wang and André Ivanov}
}
@inproceedings{conf/vlsid/BuonannoSS93,
  title = {New CMOS Structures for the Synthesis of Dominant Functions},
  pages = {367-370},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669714},
  author = {Giacomo Buonanno and Donatella Sciuto and Renato Stefanelli}
}
@inproceedings{conf/vlsid/BiswasBDIP06,
  title = {Performance and Energy Benefits of Instruction Set Extensions in an FPGA Soft Core},
  pages = {651-656},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.131},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.131},
  author = {Partha Biswas and Sudarshan Banerjee and Nikil D. Dutt and Paolo Ienne and Laura Pozzi}
}
@inproceedings{conf/vlsid/MukherjeeRBSD12,
  title = {A Heuristic Method for Co-optimization of Pin Assignment and Droplet Routing in Digital Microfluidic Biochip},
  pages = {227-232},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.75},
  crossref = {conf/vlsid/2012},
  author = {Ritwik Mukherjee and Hafizur Rahaman and Indrajit Banerjee and Tuhina Samanta and Parthasarathi Dasgupta}
}
@inproceedings{conf/vlsid/VeeramachaneniKTS09,
  title = {Design of a Low Power, Variable-Resolution Flash ADC},
  pages = {117-122},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.62},
  crossref = {conf/vlsid/2009},
  author = {Sreehari Veeramachaneni and Mahesh Kumar Adimulam and Venkat Tummala and M. B. Srinivas}
}
@inproceedings{conf/vlsid/NayakM04,
  title = {Chip Package Co-Design of a Heterogeneously Integrated 2.45GHz CMOS VCO using Embedded Passives in a Silicon Package},
  pages = {627-630},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260989},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260989},
  author = {Ghanshyam Nayak and P. R. Mukund}
}
@inproceedings{conf/vlsid/WeerasekeraPZT07,
  title = {Delay-Balanced Smart Repeaters for On-Chip Global Signaling},
  pages = {308-313},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.62},
  author = {Roshan Weerasekera and Dinesh Pamunuwa and Li-Rong Zheng and Hannu Tenhunen}
}
@inproceedings{conf/vlsid/EjniouiR00,
  title = {Design Partitioning on Single-Chip Emulation Systems},
  pages = {234-239},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812614},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812614},
  author = {Abdel Ejnioui and N. Ranganathan}
}
@inproceedings{conf/vlsid/DhanwadaV98,
  title = {Constraint Allocation in Analog System Synthesis},
  pages = {253-258},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646613},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646613},
  author = {Nagu R. Dhanwada and Ranga Vemuri}
}
@inproceedings{conf/vlsid/GhoshD92,
  title = {A Simple Model for Lindhard Continuum Potential useful for Channeling Simulation},
  pages = {336-338},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658078},
  crossref = {conf/vlsid/1992},
  author = {R. Ghosh and S. Dasgupta}
}
@inproceedings{conf/vlsid/RamanathanV96,
  title = {A systolic architecture for LMS adaptive filtering with minimal adaptation delay},
  pages = {286-289},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489612},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489612},
  author = {S. Ramanathan and V. Visvanathan}
}
@inproceedings{conf/vlsid/PanditMP09,
  title = {Systematic Methodology for High-Level Performance Modeling of Analog Systems},
  pages = {361-366},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.26},
  crossref = {conf/vlsid/2009},
  author = {Soumya Pandit and Chittaranjan A. Mandal and Amit Patra}
}
@inproceedings{conf/vlsid/MenonMJ97,
  title = {Input Pattern Classification for Detection of Stuck-ON and Bridging Faults Using I/sub DDQ/ Testing in BiCMOS and CMOS Circuits},
  pages = {545-546},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568205},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568205},
  author = {Sankaran M. Menon and Yashwant K. Malaiya and Anura P. Jayasumana}
}
@inproceedings{conf/vlsid/GangulyP94,
  title = {HSIM1 and HSIM2: Object Oriented Algorithms for VHDL Simulation},
  pages = {175-178},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282679},
  author = {Neeta Ganguly and Vijay Pitchumani}
}
@inproceedings{conf/vlsid/KulkarniGE11,
  title = {Trading Accuracy for Power with an Underdesigned Multiplier Architecture},
  pages = {346-351},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.51},
  crossref = {conf/vlsid/2011},
  author = {Parag Kulkarni and Puneet Gupta and Milos D. Ercegovac}
}
@inproceedings{conf/vlsid/Kanakia94,
  title = {A Switch-Memory Chip for Packet Switching at Gigabits per Second},
  pages = {243-246},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282694},
  author = {Hemant Kanakia}
}
@inproceedings{conf/vlsid/WangA01,
  title = {Multilevel Logic Minimization Using Functional Don't Cares},
  pages = {417-424},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902694},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902694},
  author = {L. Wang and A. E. A. Almaini}
}
@inproceedings{conf/vlsid/Mathur09,
  title = {ReConfigurable Technologies},
  pages = {272},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.123},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.123},
  crossref = {conf/vlsid/2009},
  author = {Mona Mathur}
}
@inproceedings{conf/vlsid/Borkar05,
  title = {VLSI Design Challenges for Gigascale Integration},
  pages = {27},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.171},
  author = {Shekhar Y. Borkar}
}
@inproceedings{conf/vlsid/CasasYKJTOS99,
  title = {Logic Verification of Very Large Circuits Using Shark},
  pages = {310-317},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745167},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745167},
  author = {Jeremy Casas and Hannah Honghua Yang and Manpreet Khaira and Mandar Joshi and Thomas Tetzlaff and Steve W. Otto and Erik Seligman}
}
@inproceedings{conf/vlsid/RajeshJ98,
  title = {Automatic Test Pattern Generation for Sequential Circuits Using Genetic Algorithms},
  pages = {270-273},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646616},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646616},
  author = {V. Rajesh and Ajai Jain}
}
@inproceedings{conf/vlsid/BrodersenJ96,
  title = {VLSI in Mobile Communication},
  pages = {11-13},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489444},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489444},
  author = {Robert W. Brodersen and Rajeev Jain}
}
@inproceedings{conf/vlsid/DasguptaCS00a,
  title = {Cellular Automata Based Deterministic Test Sequence Generator for Sequential Circuits},
  pages = {544-549},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812664},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812664},
  author = {Prabir Dasgupta and Santanu Chattopadhyay and Indranil Sengupta}
}
@inproceedings{conf/vlsid/WangRLJ02,
  title = {Input Space Adaptive Embedded Software Synthesis},
  pages = {711-718},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995018},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995018},
  author = {Weidong Wang and Anand Raghunathan and Ganesh Lakshminarayana and Niraj K. Jha}
}
@inproceedings{conf/vlsid/KwanS05,
  title = {Design of Multi-GHz Asynchronous Pipelined Circuits in MOS Current-Mode Logic},
  pages = {301-306},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.75},
  author = {Tin Wai Kwan and Maitham Shams}
}
@inproceedings{conf/vlsid/ChanP04,
  title = {NoCGEN: A Template Based Reuse Methodology for Networks on Chip Architecture},
  pages = {717-720},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261011},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261011},
  author = {Jeremy Chan and Sri Parameswaran}
}
@inproceedings{conf/vlsid/PramodBBABR12,
  title = {CMOS Gas Sensor Array Platform with Fourier Transform Based Impedance Spectroscopy},
  pages = {173-178},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.66},
  crossref = {conf/vlsid/2012},
  author = {Pramod Murali and Navakanta Bhat and Gaurab Banerjee and Bharadwaj Amrutur and K. N. Bhat and Praveen C. Ramamurthy}
}
@inproceedings{conf/vlsid/EaswaranBG09,
  title = {Specification Driven Design of Phase Locked Loops},
  pages = {569-578},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.97},
  crossref = {conf/vlsid/2009},
  author = {Prakash Easwaran and Prasenjit Bhowmik and Rupak Ghayal}
}
@inproceedings{conf/vlsid/HsiaoJ92,
  title = {Using a Balanced Quad List Quad Tree to Speed Up a Hierarchical VLSI Compaction Scheme},
  pages = {370-371},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658091},
  crossref = {conf/vlsid/1992},
  author = {Pei-Yung Hsiao and Lih-Der Jang}
}
@inproceedings{conf/vlsid/X06,
  title = {Message from the General Chairs},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.115},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.115},
  author = {}
}
@inproceedings{conf/vlsid/RoyCD07,
  title = {Bounded Delay Timing Analysis Using Boolean Satisfiability},
  pages = {295-302},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.47},
  author = {Suchismita Roy and P. P. Chakrabarti and Pallab Dasgupta}
}
@inproceedings{conf/vlsid/TsaiBCS05,
  title = {False Path and Clock Scheduling Based Yield-Aware Gate Sizing},
  pages = {423-426},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.99},
  author = {Jeng-Liang Tsai and Dong Hyun Baik and Charlie Chung-Ping Chen and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/GuptaMMMM10,
  title = {A Hardware Scheduler for Real Time Multiprocessor System on Chip},
  pages = {264-269},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.43},
  crossref = {conf/vlsid/2010},
  author = {Nikhil Gupta and Suman Kalyan Mandal and Javier Malave and Ayan Mandal and Rabi N. Mahapatra}
}
@inproceedings{conf/vlsid/SharanM14,
  title = {Small Signal Nonquasi-static Model for Common Double-Gate MOSFETs Adapted to Gate Oxide Thickness Asymmetry},
  pages = {405-410},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.76},
  crossref = {conf/vlsid/2014},
  author = {Neha Sharan and Santanu Mahapatra}
}
@inproceedings{conf/vlsid/SinhaM98,
  title = {mproving Area Efficiency of FIR Filters Implemented Using Distributed Arithmetic},
  pages = {104-109},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646586},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646586},
  author = {Amit Sinha and Mahesh Mehendale}
}
@inproceedings{conf/vlsid/HanCRK11,
  title = {A GPU Algorithm for IC Floorplanning: Specification, Analysis and Optimization},
  pages = {159-164},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.19},
  crossref = {conf/vlsid/2011},
  author = {Yiding Han and Koushik Chakraborty and Sanghamitra Roy and Vilasita Kuntamukkala}
}
@inproceedings{conf/vlsid/SabadeW03,
  title = {Immediate Neighbor Difference IDDQ Test (INDIT) for Outlier Identification},
  pages = {361-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183163},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183163},
  author = {Sagar S. Sabade and D. M. H. Walker}
}
@inproceedings{conf/vlsid/GrahamRP97,
  title = {Dynamic Fault Grouping for PROOFS: A Win for Large Sequential Circuits},
  pages = {542-544},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568204},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568204},
  author = {Charles R. Graham and Elizabeth M. Rudnick and Janak H. Patel}
}
@inproceedings{conf/vlsid/AbdullaRK97,
  title = {Efficient Implementation of Multiple On-Chip Signature Checking},
  pages = {297-302},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568093},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568093},
  author = {Mohammed Fadle Abdulla and C. P. Ravikumar and Anshul Kumar}
}
@inproceedings{conf/vlsid/Chandra08,
  title = {Driving Analog Mixed Signal Verification through Verilog-AMS},
  pages = {731},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.141},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.141},
  crossref = {conf/vlsid/2008},
  author = {Sri Chandra}
}
@inproceedings{conf/vlsid/JoneD93,
  title = {CACOP - A Random Pattern Testability Analyzer},
  pages = {61-64},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669639},
  author = {Wen-Ben Jone and Sunil R. Das}
}
@inproceedings{conf/vlsid/RangachariBC14,
  title = {Scalable Low Power FFT/IFFT Architecture with Dynamic Bit Width Configurability},
  pages = {359-364},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.68},
  crossref = {conf/vlsid/2014},
  author = {Sundarrajan Rangachari and Jaiganesh Balakrishnan and Nitin Chandrachoodan}
}
@inproceedings{conf/vlsid/HemaniKFNF94,
  title = {Application of High-Level Synthesis in an Industrial Project},
  pages = {5-10},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282639},
  author = {Ahmed Hemani and Börje Karlsson 0002 and Mats Fredriksson and Kurt Nordqvist and Björn Fjellborg}
}
@inproceedings{conf/vlsid/MitraDCN96,
  title = {Architecture of a VLSI Chip for Modeling Amino Acid Sequence in Proteins},
  pages = {316-317},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489619},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489619},
  author = {S. Mitra and S. Das and Parimal Pal Chaudhuri and S. Nandi}
}
@inproceedings{conf/vlsid/MohanCG92,
  title = {A New algorithm for combined PLA folding},
  pages = {368-369},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658090},
  crossref = {conf/vlsid/1992},
  author = {Chunduri Rama Mohan and Partha Pratim Chakrabarti and Sujoy Ghose}
}
@inproceedings{conf/vlsid/MandalP11,
  title = {Statistical Simulation and Modeling of Nano-scale CMOS VCO Using Artificial Neural Network},
  pages = {94-99},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.28},
  crossref = {conf/vlsid/2011},
  author = {Sipra Mandal and Soumya Pandit}
}
@inproceedings{conf/vlsid/LinELL07,
  title = {Analysis of Si-body thickness variation for a new 40 nm gate length bFDSOI},
  pages = {653-656},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.37},
  author = {Jyi-Tsong Lin and Yi-Chuen Eng and Tai-Yi Lee and Kao-Cheng Lin}
}
@inproceedings{conf/vlsid/KumarVV08,
  title = {Gateway to Chips: High Speed I/O Signalling and Interface},
  pages = {3-4},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.121},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.121},
  crossref = {conf/vlsid/2008},
  author = {Nidhir Kumar and Senthil N. Velu and Rajan Verma}
}
@inproceedings{conf/vlsid/GhoshNPV93,
  title = {NPCPL: Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs},
  pages = {341-346},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669707},
  author = {Debabrata Ghosh and S. K. Nandy and K. Parthasarathy and V. Visvanathan}
}
@inproceedings{conf/vlsid/Williams97,
  title = {Design For Testability: Today And In The Future},
  pages = {314-317},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568096},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568096},
  author = {Tom Williams}
}
@inproceedings{conf/vlsid/KhanATE07,
  title = {Low Power Implementation for Minimum Norm Sorting and Block Upper Tri-angularization of Matrices used in MIMO Wireless Systems},
  pages = {744-749},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.98},
  author = {Zahid Khan and Tughrul Arslan and John S. Thompson and Ahmet T. Erdogan}
}
@inproceedings{conf/vlsid/SethVSK06,
  title = {Ultra Folded High-Speed Architectures for Reed-Solomon Decoders},
  pages = {517-520},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.163},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.163},
  author = {Kavish Seth and K. N. Viswajith and S. Srinivasan 0001 and V. Kamakoti}
}
@proceedings{conf/vlsid/1999,
  title = {12th International Conference on VLSI Design (VLSI Design 1999), 10-13 January 1999, Goa, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {1999},
  isbn = {0-7695-0013-7},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6007},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1999/0013/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/RavikumarJ95,
  title = {HISCOAP: a hierarchical testability analysis tool},
  pages = {272-277},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512123},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512123},
  author = {C. P. Ravikumar and Hemant Joshi}
}
@inproceedings{conf/vlsid/KumarJPN09,
  title = {FPGA Based High Performance Double-Precision Matrix Multiplication},
  pages = {341-346},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.13},
  crossref = {conf/vlsid/2009},
  author = {Vinay B. Y. Kumar and Siddharth Joshi and Sachin B. Patkar and H. Narayanan}
}
@inproceedings{conf/vlsid/LuoJ02,
  title = {Static and Dynamic Variable Voltage Scheduling Algorithms for Real-Time Heterogeneous Distributed Embedded Systems},
  pages = {719-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995019},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995019},
  author = {Jiong Luo and Niraj K. Jha}
}
@inproceedings{conf/vlsid/SahabiBF95,
  title = {VLSI implementation of variable resolution image compression},
  pages = {214-219},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512111},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512111},
  author = {Hossein Sahabi and Anup Basu and Mark Fiala}
}
@inproceedings{conf/vlsid/PrasadD03,
  title = {Interconnect Delay Minimization Using a Novel Pre-Mid-Post Buffer Strategy},
  pages = {417-422},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183171},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183171},
  author = {Vani Prasad and Madhav P. Desai}
}
@inproceedings{conf/vlsid/YangWK04,
  title = {Leakage-Proof Domino Circuit Design for Deep Sub-100nm Technologies},
  pages = {222-227},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260928},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260928},
  author = {Ge Yang and Zhongda Wang and Sung-Mo Kang}
}
@inproceedings{conf/vlsid/DasasathyanRV02,
  title = {Framework for Synthesis of Virtual Pipelines},
  pages = {326-331},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994943},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994943},
  author = {Srinivasan Dasasathyan and Rajesh Radhakrishnan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/GuptaP15,
  title = {Accelerating SVM on Ultra Low Power ASIP for High Throughput Streaming Applications},
  pages = {517-522},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.93},
  crossref = {conf/vlsid/2015},
  author = {Anmol Gupta and Ashutosh Pal}
}
@inproceedings{conf/vlsid/MandalKKM11,
  title = {Interconnected Tile Standing Wave Resonant Oscillator Based Clock Distribution Circuits},
  pages = {82-87},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.70},
  crossref = {conf/vlsid/2011},
  author = {Ayan Mandal and Vinay Karkala and Sunil P. Khatri and Rabi N. Mahapatra}
}
@inproceedings{conf/vlsid/FukaseESN01,
  title = {Scaling Up Of Wave Pipelines},
  pages = {439-445},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902697},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902697},
  author = {Masa-Aki Fukase and Ryusuke Egawa and Tomoaki Sato and Tadao Nakamura}
}
@inproceedings{conf/vlsid/CrenshawTS94,
  title = {High Performance Over-the-Cell Routing},
  pages = {137-142},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282672},
  author = {Jim E. Crenshaw and Spyros Tragoudas and Naveed A. Sherwani}
}
@inproceedings{conf/vlsid/FalkowskiK00,
  title = {Spectral Theory of Disjunctive Decomposition for Balanced Boolean Functions},
  pages = {506-511},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812658},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812658},
  author = {Bogdan J. Falkowski and Sudha Kannurao}
}
@inproceedings{conf/vlsid/GhoshSB02,
  title = {Design for Verification at the Register Transfer Level},
  pages = {420-425},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994957},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994957},
  author = {Indradeep Ghosh and Krishna Sekar and Vamsi Boppana}
}
@inproceedings{conf/vlsid/PrasadR95,
  title = {Circuit optimization for minimisation of power consumption under delay constraint},
  pages = {305-309},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512129},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512129},
  author = {S. C. Prasad and Kaushik Roy}
}
@inproceedings{conf/vlsid/AtreSN02,
  title = {Mathematical Methods in VLSI (Tutorial Abstract)},
  pages = {18-19},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994876},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994876},
  author = {M. V. Atre and P. S. Subramanian and H. Narayanan}
}
@inproceedings{conf/vlsid/PavanES06,
  title = {System Aspects of Analog to Digital Converter Designs},
  pages = {10},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.154},
  author = {Shanthi Pavan and Prakash Easwaran and C. Srinivasan}
}
@inproceedings{conf/vlsid/ChavdaJA98,
  title = {Optimizing Logic Design Using Boolean Transforms},
  pages = {218-221},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646605},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646605},
  author = {Pramit Chavda and James Jacob and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/KumarP10,
  title = {Front-End Design Flows for Systems on Chip: An Embedded Tutorial},
  pages = {417-422},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.70},
  crossref = {conf/vlsid/2010},
  author = {Anshul Kumar and Preeti Ranjan Panda}
}
@inproceedings{conf/vlsid/BasuMRSB02,
  title = {Reformatting Test Patterns for Testing Embedded Core Based System Using Test Access Mechanism (TAM) Switch},
  pages = {598-603},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995001},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995001},
  author = {Subhayu Basu and Debdeep Mukhopadhyay and Dipanwita Roy Chowdhury and Indranil Sengupta and Sudipta Bhawmik}
}
@inproceedings{conf/vlsid/GuoPR01,
  title = {On Improving Static Test Compaction for Sequential Circuits},
  pages = {111-116},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902648},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902648},
  author = {Ruifeng Guo and Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/NaiknawareNAL93,
  title = {Automatic Test Plan Generation for Analog Integrated Circuits - A Practical Approach},
  pages = {140-143},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669665},
  author = {Ravindranath Naiknaware and G. N. Nandakumar and Rajeev Arora and John Larkin}
}
@inproceedings{conf/vlsid/PatilGSM12,
  title = {Power Aware Hardware Prototyping of Multiclass SVM Classifier Through Reconfiguration},
  pages = {62-67},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.47},
  crossref = {conf/vlsid/2012},
  author = {Rajesh A. Patil and Gauri Gupta and Vineet Sahula and Atanendu S. Mandal}
}
@inproceedings{conf/vlsid/SinhaRB08,
  title = {A Module Checking Based Converter Synthesis Approach for SoCs},
  pages = {492-501},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.109},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.109},
  crossref = {conf/vlsid/2008},
  author = {Roopak Sinha and Partha S. Roop and Samik Basu}
}
@inproceedings{conf/vlsid/MarimuthuR93,
  title = {BEST: Bond Editor and Test Vector Translator},
  pages = {111},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669656},
  author = {P. Marimuthu and K. S. Raghunathan}
}
@inproceedings{conf/vlsid/QinM09,
  title = {Efficient Placement of Compressed Code for Parallel Decompression},
  pages = {335-340},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.71},
  crossref = {conf/vlsid/2009},
  author = {Xiaoke Qin and Prabhat Mishra}
}
@inproceedings{conf/vlsid/Naidu02,
  title = {Timing Yield Calculation Using an Impulse-Train Approach},
  pages = {219-224},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994923},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994923},
  author = {Srinath R. Naidu}
}
@inproceedings{conf/vlsid/IchihashiT06,
  title = {Performance Measurement and Improvement of Asymmetric Three-Tr. Cell (ATC) DRAM toward 0.3V Memory Array Operation},
  pages = {487-490},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.132},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.132},
  author = {Motoi Ichihashi and Haruki Toda}
}
@inproceedings{conf/vlsid/AnbalaganD04,
  title = {Maximum Multiplicity Distributions for Length Prediction Driven Placement},
  pages = {981-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261058},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261058},
  author = {Pranav Anbalagan and Jeffrey A. Davis}
}
@inproceedings{conf/vlsid/SamantaP04,
  title = {Synthesis of Low Power High Performance Dual-VT PTL Circuits},
  pages = {85-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260907},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260907},
  author = {Debasis Samanta and Ajit Pal}
}
@inproceedings{conf/vlsid/DingM03,
  title = {The Impact of Bit-Line Coupling and Ground Bounce on CMOS SRAM Performance},
  pages = {234-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183143},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183143},
  author = {Li Ding 0002 and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/DasCT04,
  title = {Reset Careabouts in a SoC Design},
  pages = {788-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261029},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261029},
  author = {Subrangshu Das and Subash G. Chandar and Ashutosh Tiwari}
}
@inproceedings{conf/vlsid/DaneshtalabPNRAM07,
  title = {Distributing Congestions in NoCs through a Dynamic Routing Algorithm based on Input and Output Selections},
  pages = {546-550},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.67},
  author = {Masoud Daneshtalab and A. Pedram and Mohammad Hossein Neishaburi and Mohammad Riazati and Ali Afzali-Kusha and Siamak Mohammadi}
}
@inproceedings{conf/vlsid/BalachandranKB02,
  title = {On Routing Demand and Congestion Estimation for FPGAs},
  pages = {639-646},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995008},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995008},
  author = {Shankar Balachandran and PariVallal Kannan and Dinesh Bhatia}
}
@inproceedings{conf/vlsid/MalD04,
  title = {Analog VLSI Architecture for Discrete Cosine Transform using Dynamic Switched Capacitors},
  pages = {666-669},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260999},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260999},
  author = {Ashis Kumar Mal and Anindya Sundar Dhar}
}
@inproceedings{conf/vlsid/Roy-NeogiGS94,
  title = {A Sea-of-Gates Style FPGA Placement Algorithm},
  pages = {221-224},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282689},
  author = {Kalapi Roy-Neogi and Bingzhong Guan and Carl Sechen}
}
@inproceedings{conf/vlsid/MisraKSMD98,
  title = {VLSI Implementation of a 300-MHz 0.35 um CMOS 32-bit Auto-Reloadable Binary Synchronous Counter with Optimal Test Overhead Delay},
  pages = {326-329},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646627},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646627},
  author = {S. K. Misra and R. K. Kolagotla and Hosahalli R. Srinivas and J. C. Mo and Marc S. Diamondstein}
}
@inproceedings{conf/vlsid/Ulman04,
  title = {Analytical Expressions For Static Characteristics of Submicron CMOS Inverters},
  pages = {646-649},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260994},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260994},
  author = {Shrutin Ulman}
}
@inproceedings{conf/vlsid/GajraniMSM14,
  title = {Challenges in Implementing Cache-Based Side Channel Attacks on Modern Processors},
  pages = {222-227},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.45},
  crossref = {conf/vlsid/2014},
  author = {Jyoti Gajrani and Pooja Mazumdar and Sampreet A. Sharma and Bernard Menezes}
}
@inproceedings{conf/vlsid/Sudha04,
  title = {An ASIC Implementation of Kohonen's Map Based Color Image Compression},
  pages = {677-680},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261001},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261001},
  author = {N. Sudha}
}
@inproceedings{conf/vlsid/AminzadehDL07,
  title = {Design of Two-Stage Miller-Compensated Amplifiers Based on an Optimized Settling Model},
  pages = {171-176},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.65},
  author = {Hamed Aminzadeh and Mohammad Danaie and Reza Lotfi}
}
@inproceedings{conf/vlsid/LalgudiBA93,
  title = {Architecture of a Min-Max Simulator on MARS},
  pages = {246-249},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669689},
  author = {Kumar N. Lalgudi and Debashis Bhattacharya and Prathima Agrawal}
}
@inproceedings{conf/vlsid/UppuUSC13,
  title = {A High Throughput Multiplier Design Exploiting Input Based Statistical Distribution in Completion Delays},
  pages = {109-114},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.172},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.172},
  crossref = {conf/vlsid/2013},
  author = {Ravi Tej Uppu and Ravi Kanth Uppu and Adit D. Singh and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/KuboNKK02,
  title = {Explicit Expression and Simultaneous Optimization of Placement and Routing for Analog IC Layouts},
  pages = {467-472},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994964},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994964},
  author = {Yukiko Kubo and Shigetoshi Nakatake and Yoji Kajitani and Masahiro Kawakita}
}
@inproceedings{conf/vlsid/LeeKM07,
  title = {Comparative Study on SRAMs for Suppressing Both Oxide-Tunneling Leakage and Subthreshold Leakage in Sub-70-nm Leakage Dominant VLSIs},
  pages = {632-637},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.49},
  author = {Duk-Hyung Lee and Dong-Kone Kwak and Kyeong-Sik Min}
}
@inproceedings{conf/vlsid/BhattacharyyaU02,
  title = {PREDICTMOS MOSFET Model and its Application to Submicron CMOS Inverter Delay Analysis},
  pages = {207-212},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994920},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994920},
  author = {A. B. Bhattacharyya and Shrutin Ulman}
}
@inproceedings{conf/vlsid/MandalV99,
  title = {A New Approach for CMOS Op-Amp Synthesis},
  pages = {189-195},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745147},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745147},
  author = {Pradip Mandal and V. Visvanathan}
}
@inproceedings{conf/vlsid/AgrawalGLT94,
  title = {Parallel Model Evaluation for Circuit Simulation on the PACE Multiprocessor},
  pages = {45-48},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282653},
  author = {Prathima Agrawal and Sanjay Goil and Sally Liu and John A. Trotter}
}
@inproceedings{conf/vlsid/BhaaskaranSE06,
  title = {Semi-Custom Design of Adiabatic Adder Circuits},
  pages = {745-748},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.144},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.144},
  author = {V. S. Kanchana Bhaaskaran and S. Salivahanan and D. S. Emmanuel}
}
@inproceedings{conf/vlsid/JainBKK98,
  title = {Speeding Up Program Execution Using Reconfigurable Hardware and a Hardware Function Library},
  pages = {400-405},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646641},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646641},
  author = {Sitanshu Jain and M. Balakrishnan and Anshul Kumar and Shashi Kumar}
}
@inproceedings{conf/vlsid/SinghKK96,
  title = {A multiplier generator for Xilinx FPGAs},
  pages = {322-323},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489622},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489622},
  author = {Jaswinder Pal Singh and A. Kumar and Sanjeev Kumar}
}
@inproceedings{conf/vlsid/BajwaOI93,
  title = {A Massively Parallel, Micro-Grained VLSI Architecture},
  pages = {250-255},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669690},
  author = {Raminder Singh Bajwa and Robert Michael Owens and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/RanganathaS01,
  title = {System Level Testability Issues of Core Based System-on-a-Chip},
  pages = {18},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2001.10017},
  author = {V. Ranganatha and R. Sunda}
}
@inproceedings{conf/vlsid/DeepaV13,
  title = {VLSI Implementation of Enhanced Edge Preserving Impulse Noise Removal Technique},
  pages = {98-102},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.170},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.170},
  crossref = {conf/vlsid/2013},
  author = {P. Deepa and C. Vasanthanayaki}
}
@inproceedings{conf/vlsid/Amerasekera07,
  title = {Concurrent Optimization of Technology and Design for Nano CMOS},
  pages = {27},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.51},
  author = {Ajith Amerasekera}
}
@inproceedings{conf/vlsid/Bose00,
  title = {EDA-The Next Generation},
  pages = {19},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2000.10014},
  author = {Ajoy K. Bose}
}
@inproceedings{conf/vlsid/ShankerV97,
  title = {Synthesis of Analog CMOS Circuits},
  pages = {439-445},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568173},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568173},
  author = {K. Ravi Shanker and Vinita Vasudevan}
}
@inproceedings{conf/vlsid/MathewRJP08,
  title = {Design of Reversible Finite Field Arithmetic Circuits with Error Detection},
  pages = {453-459},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.96},
  crossref = {conf/vlsid/2008},
  author = {Jimson Mathew and Hafizur Rahaman and Babita R. Jose and Dhiraj K. Pradhan}
}
@inproceedings{conf/vlsid/MishraFS11,
  title = {Path Delay Tuning for Performance Gain in the Face of Random Manufacturing Variations},
  pages = {382-388},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.35},
  crossref = {conf/vlsid/2011},
  author = {Kautalya Mishra and Ahmed Faraz and Adit D. Singh}
}
@inproceedings{conf/vlsid/BanerjeeMPMC11,
  title = {Variation-Aware TED-Based Approach for Nano-CMOS RTL Leakage Optimization},
  pages = {304-309},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.40},
  crossref = {conf/vlsid/2011},
  author = {Shibaji Banerjee and Jimson Mathew and Dhiraj K. Pradhan and Saraju P. Mohanty and Maciej J. Ciesielski}
}
@inproceedings{conf/vlsid/DuarteTVI02,
  title = {Evaluating Run-Time Techniques for Leakage Power Reduction},
  pages = {31-38},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994881},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994881},
  author = {David Duarte and Yuh-Fang Tsai and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/KulkarniPM95,
  title = {Transmission line model parameters for very high speed VLSI interconnects in MCMs using FEM with special elements},
  pages = {260-263},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512120},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512120},
  author = {S. Y. Kulkarni and K. D. Patil and K. V. V. Murthy}
}
@inproceedings{conf/vlsid/MaurerS00,
  title = {State-Machine Based Logic Simulation Using Three Logic Values},
  pages = {430-435},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812645},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812645},
  author = {Peter M. Maurer and William J. Schilp}
}
@inproceedings{conf/vlsid/NagiCBA95,
  title = {Efficient multisine testing of analog circuits},
  pages = {234-238},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512115},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512115},
  author = {Naveena Nagi and Abhijit Chatterjee and Ashok Balivada and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/SoelemanRP01,
  title = {Sub-Domino Logic: Ultra-Low Power Dynamic Sub-Threshold Digital Logic},
  pages = {211-214},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902662},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902662},
  author = {Hendrawan Soeleman and Kaushik Roy and Bipul Chandra Paul}
}
@inproceedings{conf/vlsid/MuttrejaRJ08,
  title = {Variability-Tolerant Register-Transfer Level Synthesis},
  pages = {621-628},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.114},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.114},
  crossref = {conf/vlsid/2008},
  author = {Anish Muttreja and Srivaths Ravi and Niraj K. Jha}
}
@inproceedings{conf/vlsid/PomeranzR92,
  title = {3-Weight Pseudo-Random Test Generation Based on a Deterministic Test Set},
  pages = {148-153},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658037},
  crossref = {conf/vlsid/1992},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/KimA11,
  title = {True Minimum Energy Design Using Dual Below-Threshold Supply Voltages},
  pages = {292-297},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.67},
  crossref = {conf/vlsid/2011},
  author = {Kyungseok Kim and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/ShenP08,
  title = {MPSoC Communication Architecture Exploration Using an Abstraction Refinement Method},
  pages = {403-408},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.64},
  crossref = {conf/vlsid/2008},
  author = {Hao Shen and Frédéric Pétrot}
}
@inproceedings{conf/vlsid/AnanthakrishnaB06,
  title = {MoM - A Process Variation Aware Statistical Capacitance Extractor},
  pages = {135-140},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.119},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.119},
  author = {Rohit Ananthakrishna and Shabbir H. Batterywala}
}
@inproceedings{conf/vlsid/MahalingamR06,
  title = {An Efficient and Accurate Logarithmic Multiplier Based on Operand Decomposition},
  pages = {393-398},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.42},
  author = {Venkataraman Mahalingam and N. Ranganathan}
}
@inproceedings{conf/vlsid/KeutzerM96,
  title = {Register Transfer Level Synthesis: From Theory to Practice},
  pages = {2},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1996.10009},
  author = {Kurt Keutzer and Sharad Malik}
}
@inproceedings{conf/vlsid/LeupersM96,
  title = {Instruction-Set Modeling for ASIP Code Generation},
  pages = {77-80},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489460},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489460},
  author = {Rainer Leupers and Peter Marwedel}
}
@inproceedings{conf/vlsid/SreeramaneniV04,
  title = {Energy Profiler for Hardware/Software Co-Design},
  pages = {335-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260945},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260945},
  author = {Raghukiran Sreeramaneni and Sarma B. K. Vrudhula}
}
@inproceedings{conf/vlsid/TalwarKA09,
  title = {Latency, Power and Performance Trade-Offs in Network-on-Chips by Link Microarchitecture Exploration},
  pages = {163-168},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.55},
  crossref = {conf/vlsid/2009},
  author = {Basavaraj Talwar and Shailesh Kulkarni and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/AbdullaRK98,
  title = {Hybrid Testing Schemes Based on Mutual and Signature Testing},
  pages = {293-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646621},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646621},
  author = {Mohammed Fadle Abdulla and C. P. Ravikumar and Anshul Kumar}
}
@inproceedings{conf/vlsid/DobhalKS07,
  title = {Efficient and Accurate Statistical Timing Analysis for Non-Linear Non-Gaussian Variability With Incremental Attributes},
  pages = {259-264},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.69},
  author = {Ashish Dobhal and Vishal Khandelwal and Ankur Srivastava}
}
@inproceedings{conf/vlsid/DrolshagenAS98,
  title = {A Residue Number Arithmetic based Circuit for Pipelined Computation of Autocorrelation Coefficients of Speech Signal},
  pages = {122-127},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646589},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646589},
  author = {Ansgar Drolshagen and Walter Anheier and C. Chandra Sekhar}
}
@inproceedings{conf/vlsid/AbrahamS07,
  title = {Tutorial T4A: Formal Verification Techniques and Tools for Complex Designs},
  pages = {6},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.168},
  author = {Jacob A. Abraham and Daniel G. Saab}
}
@inproceedings{conf/vlsid/VarshneyC05,
  title = {An Efficient Methodology for Noise Characterization},
  pages = {330-335},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.50},
  author = {Gaurav Kumar Varshney and Sreeram Chandrasekar}
}
@inproceedings{conf/vlsid/ThakkerBP09,
  title = {Low-Power Low-Voltage Analog Circuit Design Using Hierarchical Particle Swarm Optimization},
  pages = {427-432},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.14},
  crossref = {conf/vlsid/2009},
  author = {Rajesh Amratlal Thakker and Maryam Shojaei Baghini and Mahesh B. Patil}
}
@inproceedings{conf/vlsid/SharmaR00,
  title = {Efficient Implementation of ADPCM Codec},
  pages = {456-461},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812649},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812649},
  author = {Anil Sharma and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/RamamrithamAF04,
  title = {System Software for Embedded Applications},
  pages = {12-14},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260893},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260893},
  author = {Krithi Ramamritham and Kavi Arya and Gerhard Fohler}
}
@inproceedings{conf/vlsid/Yano02,
  title = {LSI Design in the 21st Century: Key Changes in Sub-1V Giga-Integration Era},
  pages = {5},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994870},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994870},
  author = {Kazuo Yano}
}
@inproceedings{conf/vlsid/LingappanJ06,
  title = {Improving the Performance of Automatic Sequential Test Generation by Targeting Hard-to-Test Faults},
  pages = {431-436},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.104},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.104},
  author = {Loganathan Lingappan and Niraj K. Jha}
}
@inproceedings{conf/vlsid/VenkataramanRP03,
  title = {GALLOP: Genetic Algorithm based Low Power FSM Synthesis by Simultaneous Partitioning and State Assignment},
  pages = {533-538},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183189},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183189},
  author = {Ganesh Venkataraman and Sudhakar M. Reddy and Irith Pomeranz}
}
@inproceedings{conf/vlsid/RoyP14,
  title = {Reliability Aware Gate Sizing Combating NBTI and Oxide Breakdown},
  pages = {38-43},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.14},
  crossref = {conf/vlsid/2014},
  author = {Subhendu Roy and David Z. Pan}
}
@inproceedings{conf/vlsid/LiuHP11,
  title = {A Reconfigurable Processor for Phylogenetic Inference},
  pages = {226-231},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.74},
  crossref = {conf/vlsid/2011},
  author = {Pei Liu and Ahmed Hemani and Kolin Paul}
}
@inproceedings{conf/vlsid/RaviCC14,
  title = {Tutorial T3A: Testing Low-Power Integrated Circuits: Challenges, Solutions, and Industry Practices},
  pages = {5-6},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.117},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.117},
  crossref = {conf/vlsid/2014},
  author = {Srivaths Ravi and Vivek Chickermane and Krishna Chakravadhanula}
}
@inproceedings{conf/vlsid/JayabharathiDA99,
  title = {FzCRITIC - A Functional Timing Verifier Using a Novel Fuzzy Delay Model},
  pages = {232-235},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745153},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745153},
  author = {Rathish Jayabharathi and Manuel A. d'Abreu and Jacob A. Abraham}
}
@proceedings{conf/vlsid/2009,
  title = {VLSI Design 2009: Improving Productivity through Higher Abstraction, The 22nd International Conference on VLSI Design, New Delhi, India, 5-9 January 2009},
  isbn = {978-0-7695-3506-7},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2009},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4749609},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2009/3506/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/Mutyam04,
  title = {Preventing Crosstalk Delay using Fibonacci Representation},
  pages = {685-688},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261003},
  author = {Madhu Mutyam}
}
@inproceedings{conf/vlsid/ChandyB96,
  title = {Parallel simulated annealing strategies for VLSI cell placement},
  pages = {37-42},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489451},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489451},
  author = {John A. Chandy and Prithviraj Banerjee}
}
@inproceedings{conf/vlsid/SunRRJ06,
  title = {Hybrid Custom Instruction and Co-Processor Synthesis Methodology for Extensible Processors},
  pages = {473-476},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.100},
  author = {Fei Sun and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@proceedings{conf/vlsid/1998,
  title = {11th International Conference on VLSI Design (VLSI Design 1991), 4-7 January 1998, Chennai, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {1998},
  isbn = {0-8186-8224-8},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5220},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1998/8224/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/RaghavendraM06,
  title = {An On-Chip Voltage Regulator with Improved Load Regulation and Light Load Power Efficiency},
  pages = {331-336},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.46},
  author = {R. G. Raghavendra and Pradip Mandal}
}
@inproceedings{conf/vlsid/IshiharaA02,
  title = {An Architectural Level Energy Reduction Technique For Deep-Submicron Cache Memories},
  pages = {282-287},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994935},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994935},
  author = {Tohru Ishihara and Kunihiro Asada}
}
@inproceedings{conf/vlsid/TuCJ07,
  title = {Hardware Efficient Piecewise Linear Branch Predictor},
  pages = {673-678},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.89},
  author = {Jiajin Tu and Jian Chen and Lizy K. John}
}
@inproceedings{conf/vlsid/SimsirCIRJ08,
  title = {Fault-Tolerant Computing Using a Hybrid Nano-CMOS Architecture},
  pages = {435-440},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.71},
  crossref = {conf/vlsid/2008},
  author = {Muzaffer O. Simsir and Srihari Cadambi and Franjo Ivancic and Martin Rötteler and Niraj K. Jha}
}
@inproceedings{conf/vlsid/KiranR98,
  title = {A Novel Translinear Principle Based BiMOS Transconductor},
  pages = {161-166},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646596},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646596},
  author = {S. Pradeep Kiran and K. Radhakrishna Rao}
}
@inproceedings{conf/vlsid/KuangY03,
  title = {An Adaptive Supply-Voltage Scheme for Low Power Self-Timed CMOS Digital Design},
  pages = {315-319},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183156},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183156},
  author = {W. Kuang and J. S. Yuan}
}
@inproceedings{conf/vlsid/BhaduriV06,
  title = {Parasitic Aware Routing Methodology Based on Higher Order RLCK Moment Metrics},
  pages = {141-146},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.129},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.129},
  author = {Amitava Bhaduri and Ranga Vemuri}
}
@inproceedings{conf/vlsid/HigamiSK99,
  title = {Efficient Techniques for Reducing IDDQ Observation Time for Sequential Circuits},
  pages = {72-77},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745127},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745127},
  author = {Yoshinobu Higami and Kewal K. Saluja and Kozo Kinoshita}
}
@inproceedings{conf/vlsid/KrishnaER96,
  title = {A tree matching chip},
  pages = {280-285},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489611},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489611},
  author = {Vamsi Krishna and Abdel Ejnioui and N. Ranganathan}
}
@inproceedings{conf/vlsid/CzutroPLERB09,
  title = {TIGUAN: Thread-Parallel Integrated Test Pattern Generator Utilizing Satisfiability ANalysis},
  pages = {227-232},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.20},
  crossref = {conf/vlsid/2009},
  author = {Alejandro Czutro and Ilia Polian and Matthew D. T. Lewis and Piet Engelke and Sudhakar M. Reddy and Bernd Becker}
}
@inproceedings{conf/vlsid/LiHS02,
  title = {Estimation of Maximum Power-Up Current},
  pages = {51-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994884},
  author = {Fei Li and Lei He and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/WadhwaMT07,
  title = {Programmable Digital Frequency Multiplier},
  pages = {925-928},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.133},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.133},
  author = {Sanjay Kumar Wadhwa and Deeya Muhury and Krishna Thakur}
}
@inproceedings{conf/vlsid/RavikumarK02,
  title = {Divide-and-Conquer IDDQ Testing for Core-Based System Chips},
  pages = {761-766},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995025},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995025},
  author = {C. P. Ravikumar and Rahul Kumar}
}
@inproceedings{conf/vlsid/TekumallaM96,
  title = {Identifying Redundant Path Delay Faults in Sequential Circuits},
  pages = {406-411},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489643},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489643},
  author = {Ramesh C. Tekumalla and Premachandran R. Menon}
}
@inproceedings{conf/vlsid/Das00,
  title = {On the Transistor Sizing Problem},
  pages = {258-261},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812618},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812618},
  author = {Abhijit Das}
}
@inproceedings{conf/vlsid/RastogiBK01,
  title = {Integrating Communication Cost Estimation in Embedded Systems Design : A PCI Case Study},
  pages = {23-28},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902635},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902635},
  author = {Anupam Rastogi and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/DevganR95,
  title = {Efficient simulation of interconnect and mixed analog-digital circuits in ACES},
  pages = {229-233},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512114},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512114},
  author = {Anirudh Devgan and Ronald A. Rohrer}
}
@inproceedings{conf/vlsid/ChattopadhyayZKW07,
  title = {Power-efficient Instruction Encoding Optimization for Embedded Processors},
  pages = {595-600},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.129},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.129},
  author = {Anupam Chattopadhyay and Diandian Zhang and David Kammler and Ernst Martin Witte}
}
@inproceedings{conf/vlsid/DixitR03,
  title = {A Novel Dynamic Threshold Operation Using Electrically Induced Junction MOSFET in the Deep Sub-micrometer CMOS Regime},
  pages = {499-503},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183183},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183183},
  author = {Abhisek Dixit and V. Ramgopal Rao}
}
@inproceedings{conf/vlsid/ViswanathanVKVNC10,
  title = {4 GHz 130nm Low Voltage PLL Based on Self Biased Technique},
  pages = {330-334},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.21},
  crossref = {conf/vlsid/2010},
  author = {Biju Viswanathan and Vijay Viswam and R. Kulanthaivelu and Joseph J. Vettickatt and S. R. Ramya Nair and Lekshmi S. Chandran}
}
@inproceedings{conf/vlsid/RajagopalanBB09,
  title = {Efficient Analog/RF Layout Closure with Compaction Based Legalization},
  pages = {137-142},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.61},
  crossref = {conf/vlsid/2009},
  author = {Subramanian Rajagopalan and Sambuddha Bhattacharya and Shabbir H. Batterywala}
}
@inproceedings{conf/vlsid/PuvvadaPSS95,
  title = {A simulation study on the effectiveness of n-guardring/p-guardring on latchup in 0.8 /spl mu/m CMOS technology},
  pages = {192-},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512105},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512105},
  author = {Varna Puvvada and S. Potla and S. Tamizh Selvam and P. R. Suresh}
}
@inproceedings{conf/vlsid/WeissSME01,
  title = {Design Verification and Functional Testing of FiniteState Machines},
  pages = {189-195},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902659},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902659},
  author = {Mark W. Weiss and Sharad C. Seth and Shashank K. Mehta and Kent L. Einspahr}
}
@inproceedings{conf/vlsid/MysoreACS08,
  title = {Exploring the Processor and ISA Design for Wireless Sensor Network Applications},
  pages = {59-64},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.72},
  crossref = {conf/vlsid/2008},
  author = {Shashidhar Mysore and Banit Agrawal and Frederic T. Chong and Timothy Sherwood}
}
@inproceedings{conf/vlsid/ChowdhuryPS05,
  title = {ASIC Design of the Linearisation Circuit of a PTC Thermistor},
  pages = {866-869},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.58},
  author = {Shubhajit Roy Chowdhury and C. Pramanik and Hiranmay Saha}
}
@inproceedings{conf/vlsid/KandemirOD07,
  title = {Enhancing Locality in Two-Dimensional Space through Integrated Computation and Data Mappings},
  pages = {227-232},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.77},
  author = {Mahmut T. Kandemir and Ozcan Ozturk and Vijay Degalahal}
}
@inproceedings{conf/vlsid/Patel02,
  title = {Development of ASIC Chip-Set for High-End Network Processing Application-A Case Study},
  pages = {789-794},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995029},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995029},
  author = {Sanjeev Patel}
}
@inproceedings{conf/vlsid/SahulaR01,
  title = {The Hierarchical Concurrent Flow Graph Approach for Modeling and Analysis of Design Processes},
  pages = {91-96},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902645},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902645},
  author = {Vineet Sahula and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/LeeIHSTY02,
  title = {A Parallel and Accelerated Circuit Simulator with Precise Accuracy},
  pages = {213-218},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994921},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994921},
  author = {Peter M. Lee and Shinji Ito and Takeaki Hashimoto and Junji Sato and Tomomasa Touma and Goichi Yokomizo}
}
@inproceedings{conf/vlsid/GuptaBP15,
  title = {Block-Level Electro-Migration Analysis (BEMA) for Safer Product Life},
  pages = {276-281},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.53},
  crossref = {conf/vlsid/2015},
  author = {Radhika Gupta and Atul Bhargava and Rakeshshenoy Panemangalore}
}
@inproceedings{conf/vlsid/RodriguesK10,
  title = {Optical Lithography Simulation with Focus Variation using Wavelet Transform},
  pages = {387-392},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.67},
  crossref = {conf/vlsid/2010},
  author = {Rance Rodrigues and Sandip Kundu}
}
@inproceedings{conf/vlsid/SahaBM97,
  title = {Hardware Software Partitioning Using Genetic Algorithm},
  pages = {155-160},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568069},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568069},
  author = {Debanjan Saha and Anupam Basu and Raj S. Mitra}
}
@inproceedings{conf/vlsid/BertrandBR93,
  title = {A DFT Technique to Improve ATPG Efficiency for Sequential Circuits},
  pages = {51-54},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669637},
  author = {Yves Bertrand and Frédéric Bancel and Michel Renovell}
}
@inproceedings{conf/vlsid/HanumoluMF12,
  title = {Tutorial T5: Advanced Analog-Mixed Signal System and Circuit Techniques},
  pages = {20-21},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.32},
  crossref = {conf/vlsid/2012},
  author = {Pavan Kumar Hanumolu and Un-Ku Moon and Terri S. Fiez}
}
@inproceedings{conf/vlsid/VivekaA14,
  title = {Energy Efficient Memory Decoder Design for Ultra-low Voltage Systems},
  pages = {145-149},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.32},
  crossref = {conf/vlsid/2014},
  author = {K. R. Viveka and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/DattaSB02,
  title = {Losses in Multilevel Crossover in VLSI Interconnects},
  pages = {142-146},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994905},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994905},
  author = {P. K. Datta and S. Sanyal and D. Bhattacharya}
}
@inproceedings{conf/vlsid/ZhangJ06,
  title = {State Encoding of Finite-State Machines Targeting Threshold and Majority Logic Based Implementations with Application to Nanotechnologies},
  pages = {317-322},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.151},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.151},
  author = {Rui Zhang and Niraj K. Jha}
}
@inproceedings{conf/vlsid/DasBOF01,
  title = {Testable Design of Sequential Circuits with Improved Fault Efficiency},
  pages = {128-133},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902651},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902651},
  author = {Debesh Kumar Das and Bhargab B. Bhattacharya and Satoshi Ohtake and Hideo Fujiwara}
}
@inproceedings{conf/vlsid/Meyer97,
  title = {T6: C++/java(Tm)/unix},
  pages = {4},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1997/7755/00/77550004.pdf},
  author = {P. Meyer}
}
@inproceedings{conf/vlsid/SapatnekarRH05,
  title = {High-Speed Interconnect Technology: On-Chip and Off-Chip},
  pages = {7},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.105},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.105},
  author = {Sachin S. Sapatnekar and Jaijeet S. Roychowdhury and Ramesh Harjani}
}
@inproceedings{conf/vlsid/BapatC93,
  title = {A Parallel VLSI Circuit Layout Methodology},
  pages = {236-241},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669686},
  author = {S. Bapat and James P. Cohoon}
}
@inproceedings{conf/vlsid/JoshiH99,
  title = {Design Considerations and Implementation of a High Performance Dynamic Register File},
  pages = {526-531},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745208},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745208},
  author = {Rajiv V. Joshi and Wei Hwang}
}
@inproceedings{conf/vlsid/SrinivasaiahB04,
  title = {Response Surface Modeling of 100nm CMOS Process Technology using Design of Experiment},
  pages = {285-290},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260939},
  author = {H. C. Srinivasaiah and Navakanta Bhat}
}
@inproceedings{conf/vlsid/Rizwan08,
  title = {Retimed Decomposed Serial Berlekamp-Massey (BM) Architecture for High-Speed Reed-Solomon Decoding},
  pages = {53-58},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.45},
  crossref = {conf/vlsid/2008},
  author = {Shahid Rizwan}
}
@inproceedings{conf/vlsid/ThapliyalKS06,
  title = {Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format},
  pages = {387-392},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.122},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.122},
  author = {Himanshu Thapliyal and Saurabh Kotiyal and M. B. Srinivas}
}
@inproceedings{conf/vlsid/HeoPR98,
  title = {An Evolutionary Approach to System Redesign},
  pages = {359-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646633},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646633},
  author = {Dong-Hyun Heo and Alice C. Parker and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/AhmedRSY13,
  title = {Scheduling Aperiodic Tasks in Next Generation Embedded Real-Time Systems},
  pages = {25-30},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.157},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.157},
  crossref = {conf/vlsid/2013},
  author = {Rehan Ahmed and Parameswaran Ramanathan and Kewal K. Saluja and Chunhua Yao}
}
@inproceedings{conf/vlsid/DuttBBLP07,
  title = {Tutorial 5: SoC Communication Architectures: Technology, Current Practice, Research, and Trends},
  pages = {8},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.160},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.160},
  author = {Nikil Dutt and Kaustav Banerjee and Luca Benini and Kanishka Lahiri and Sudeep Pasricha}
}
@inproceedings{conf/vlsid/FranklinSK95,
  title = {Fast computation of MISR signatures},
  pages = {414-418},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512149},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512149},
  author = {Manoj Franklin and Kewal K. Saluja and Kyuchull Kim}
}
@inproceedings{conf/vlsid/RafeequeV04,
  title = {A Built-in-Self-Test Scheme for Digital to Analog Converters},
  pages = {1027-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261065},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261065},
  author = {Sunil Rafeeque and Vinita Vasudevan}
}
@inproceedings{conf/vlsid/ManoharVB12,
  title = {Hybrid NEMS-CMOS DC-DC Converter for Improved Area and Power Efficiency},
  pages = {221-226},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.74},
  crossref = {conf/vlsid/2012},
  author = {Sujan K. Manohar and Ramakrishnan Venkatasubramanian and Poras T. Balsara}
}
@inproceedings{conf/vlsid/OggA06,
  title = {Improved Data Compression for Serial Interconnected Network on Chip through Unused Significant Bit Removal},
  pages = {525-529},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.103},
  author = {Simon Ogg and Bashir M. Al-Hashimi}
}
@inproceedings{conf/vlsid/Delp09,
  title = {Making Sense Out of the Potential Babble of Low Power Standards},
  pages = {7},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.104},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.104},
  crossref = {conf/vlsid/2009},
  author = {Gary Delp}
}
@inproceedings{conf/vlsid/X06e,
  title = {Organizing Committee},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.128},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.128},
  author = {}
}
@inproceedings{conf/vlsid/KunduCSK12,
  title = {A Diagnosability Metric for Test Set Selection Targeting Better Fault Detection},
  pages = {436-441},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.110},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.110},
  crossref = {conf/vlsid/2012},
  author = {Subhadip Kundu and Santanu Chattopadhyay and Indranil Sengupta and Rohit Kapur}
}
@inproceedings{conf/vlsid/NebhrajaniS98,
  title = {Finite State Machines: A Deeper Look into Synthesis Optimization for VHDL},
  pages = {516-521},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646658},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646658},
  author = {Vijay A. Nebhrajani and Nayan Suthar}
}
@inproceedings{conf/vlsid/Nagaraj92,
  title = {OPSYN - OASYS Based Pseudosynthesis Tool},
  pages = {117-123},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658031},
  crossref = {conf/vlsid/1992},
  author = {N. S. Nagaraj}
}
@inproceedings{conf/vlsid/NarasimhanKS05,
  title = {A Low-Swing Differential Signaling Scheme for On-Chip Global Interconnects},
  pages = {634-639},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.19},
  author = {Ashok Narasimhan and Manish Kasotiya and Ramalingam Sridhar}
}
@inproceedings{conf/vlsid/YanC07,
  title = {Timing-Constrained Yield-Driven Wiring Reconstruction for Critical Area Minimization},
  pages = {899-906},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.158},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.158},
  author = {Jin-Tai Yan and Bo-Yi Chiang}
}
@inproceedings{conf/vlsid/SethS02,
  title = {VLSI Implementation of 2-D DWT/IDWT Cores Using 9/7-Tap Filter Banks Based on the Non-Expansive Symmetric Extension Scheme},
  pages = {435-440},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994959},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994959},
  author = {Kavish Seth and S. Srinivasan 0001}
}
@inproceedings{conf/vlsid/MaheshLS92,
  title = {Quad Asynchronous Communication Element (ACE) with FIFO},
  pages = {358-361},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658086},
  crossref = {conf/vlsid/1992},
  author = {S. Uma Mahesh and Marty Long and Laura Simmons}
}
@inproceedings{conf/vlsid/Cauwenberghs98,
  title = {Design and VLSI Implementation of an Adaptive Delta-Sigma Modulator},
  pages = {155-160},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646595},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646595},
  author = {Gert Cauwenberghs}
}
@inproceedings{conf/vlsid/AdmanePV03,
  title = {A Novel RF Front-End Chipset For ISM Band Wireless Applications},
  pages = {36-41},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183112},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183112},
  author = {Prashant Admane and Manoj Patasani and Biju Viswanathan}
}
@inproceedings{conf/vlsid/BhaumikPVVH99,
  title = {A Low Power 256 KB SRAM Design},
  pages = {67-71},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745126},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745126},
  author = {Basabi Bhaumik and Pravas Pradhan and G. S. Visweswaran and Rajamohan Varambally and Anand Hardi}
}
@inproceedings{conf/vlsid/DSD11,
  title = {Wakeup Time and Wakeup Energy Estimation in Power-Gated Logic Clusters},
  pages = {340-345},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.18},
  crossref = {conf/vlsid/2011},
  author = {Vivek D. Tovinakere and Olivier Sentieys and Steven Derrien}
}
@inproceedings{conf/vlsid/SravanKP07,
  title = {Low Power Sensor Node for a Wireless Sensor Network},
  pages = {445-450},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.100},
  author = {Akepati Sravan and Sujan Kundu and Ajit Pal}
}
@inproceedings{conf/vlsid/DubeyKGS13,
  title = {PODIA: Power Optimization through Differential Imbalanced Amplifier},
  pages = {125-129},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.175},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.175},
  crossref = {conf/vlsid/2013},
  author = {Prashant Dubey and Atul Kumar Kashyap and Navneet Gupta and Kaushik Saha}
}
@inproceedings{conf/vlsid/KrishnamacharyAT01,
  title = {Timing Verification and Delay Test Generation for Hierarchical Designs},
  pages = {157-162},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902655},
  author = {Arun Krishnamachary and Jacob A. Abraham and Raghuram S. Tupuri}
}
@inproceedings{conf/vlsid/RaviGRD98,
  title = {Controller Resynthesis for Testability Enhancement of RTL Controller/Data path Circuits},
  pages = {193-198},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646601},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646601},
  author = {Srivaths Ravi and Indradeep Ghosh and Rabindra K. Roy and Sujit Dey}
}
@inproceedings{conf/vlsid/ChandrasekaranDSN11,
  title = {Self-Calibrating Equalizer for Optimal Jitter Performance Using On-chip Eye Monitoring},
  pages = {6-11},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.38},
  crossref = {conf/vlsid/2011},
  author = {Srinivasaraman Chandrasekaran and Kunal Desai and Arul Sendhil and William Ng}
}
@inproceedings{conf/vlsid/YangWVXW05,
  title = {Accurate Stacking Effect Macro-Modeling of Leakage Power in Sub-100nm Circuits},
  pages = {165-170},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.41},
  author = {Shengqi Yang and Wayne Wolf and Narayanan Vijaykrishnan and Yuan Xie 0001 and Wenping Wang}
}
@inproceedings{conf/vlsid/Sansen09,
  title = {Analog IC Design in Nanometer CMOS Technologies},
  pages = {4},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.101},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.101},
  crossref = {conf/vlsid/2009},
  author = {Willy M. C. Sansen}
}
@inproceedings{conf/vlsid/LinT02,
  title = {Weight-Based Bus-Invert Coding for Low-Power Applications},
  pages = {121-125},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994897},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994897},
  author = {Rung-Bin Lin and Chi-Ming Tsai}
}
@inproceedings{conf/vlsid/HsiaoLT92,
  title = {Minimum Partition for the Space Region of VLSI Layout},
  pages = {273-276},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658061},
  crossref = {conf/vlsid/1992},
  author = {Pei-Yung Hsiao and Chiao-Yi Lin and Chia-Chun Tsai}
}
@inproceedings{conf/vlsid/AndreiEPR08,
  title = {Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip},
  pages = {103-110},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.33},
  crossref = {conf/vlsid/2008},
  author = {Alexandru Andrei and Petru Eles and Zebo Peng and Jakob Rosen}
}
@inproceedings{conf/vlsid/PothineniKP07,
  title = {Application Specific Datapath Extension with Distributed I/O Functional Units},
  pages = {551-558},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.40},
  author = {Nagaraju Pothineni and Anshul Kumar and Kolin Paul}
}
@inproceedings{conf/vlsid/BeerelCK04,
  title = {Bridging the Gap between Asynchronous Design and Designers},
  pages = {18-20},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260895},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260895},
  author = {Peter A. Beerel and Jordi Cortadella and Alex Kondratyev}
}
@inproceedings{conf/vlsid/Shanbhag06,
  title = {CMOS Integrated Circuit for Sensing Applications},
  pages = {738-741},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.61},
  author = {Supriya S. Shanbhag}
}
@inproceedings{conf/vlsid/PomeranzR94,
  title = {On Determining Symmetries in Inputs of Logic Circuits},
  pages = {255-260},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282697},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/KulkarniMH96,
  title = {A high-speed 32-bit parallel correlator for spread spectrum communication},
  pages = {313-315},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489618},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489618},
  author = {Shriram Kulkarni and Pinaki Mazumder and George I. Haddad}
}
@inproceedings{conf/vlsid/GanesanV99,
  title = {FAAR: A Router for Field-Programmable Analog Arrays},
  pages = {556-563},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745213},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745213},
  author = {Sree Ganesan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/MitraQB95,
  title = {A consistent labeling approach to hardware software partitioning},
  pages = {19-24},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512071},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512071},
  author = {Raj S. Mitra and Mahmood G. Qadir and Anupam Basu}
}
@inproceedings{conf/vlsid/SinhaC00,
  title = {Energy Aware Software},
  pages = {50-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812584},
  author = {Amit Sinha and Anantha Chandrakasan}
}
@inproceedings{conf/vlsid/LuA07,
  title = {Statistical Leakage and Timing Optimization for Submicron Process Variation},
  pages = {439-444},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.148},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.148},
  author = {Yuanlin Lu and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/BhattacharyyaRGBAZGGMRA96,
  title = {A micropower analog hearing aid on low voltage CMOS digital process},
  pages = {85-89},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489462},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489462},
  author = {A. B. Bhattacharyya and Ram Singh Rana and S. K. Guha and Rajendar Bahl and R. Anand and M. J. Zarabi and P. A. Govindacharyulu and U. Gupta and V. Mohan and Jatin Roy and Amul Atri}
}
@inproceedings{conf/vlsid/MathewCJRP08,
  title = {Single Error Correcting Finite Field Multipliers Over GF(2m)},
  pages = {33-38},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.105},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.105},
  crossref = {conf/vlsid/2008},
  author = {Jimson Mathew and Costas Argyrides and Abusaleh M. Jabir and Hafizur Rahaman and Dhiraj K. Pradhan}
}
@inproceedings{conf/vlsid/MangalamNBAMS03,
  title = {Graph Transformations for Improved Tree Height Reduction},
  pages = {474-479},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183179},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183179},
  author = {G. N. Mangalam and Sanjiv Narayan and Paul van Besouw and LaNae J. Avra and Anmol Mathur and Sanjeev Saluja}
}
@inproceedings{conf/vlsid/TajammulSHM11,
  title = {NoC Based Distributed Partitionable Memory System for a Coarse Grain Reconfigurable Architecture},
  pages = {232-237},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.45},
  crossref = {conf/vlsid/2011},
  author = {Muhammad Adeel Tajammul and Muhammad Ali Shami and Ahmed Hemani and Sridharan Moorthi}
}
@inproceedings{conf/vlsid/ChoC03,
  title = {On Single/Dual-Rail Mixed PTL/Static Circuits in Floating-Body SOI and Bulk CMOS: A Comparative Assessment},
  pages = {513-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183186},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183186},
  author = {Geun Rae Cho and Tom Chen}
}
@inproceedings{conf/vlsid/JagirdarOC08,
  title = {A Robust Architecture for Flip-Flops Tolerant to Soft-Errors and Transients from Combinational Circuits},
  pages = {39-44},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.99},
  crossref = {conf/vlsid/2008},
  author = {Aditya Jagirdar and Roystein Oliveira and Tapan J. Chakraborty}
}
@inproceedings{conf/vlsid/DeyB06,
  title = {An 8-Bit, 3.8GHz Dynamic BiCMOS Comparator for High-Performance ADC},
  pages = {593-598},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.35},
  author = {Sanjoy Kumar Dey and Swapna Banerjee}
}
@inproceedings{conf/vlsid/Bhavsar98,
  title = {A Method for Synchronizing IEEE 1149.1 Test Access Port for Chip Level Testability Access},
  pages = {289-292},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646620},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646620},
  author = {Dilip Bhavsar}
}
@inproceedings{conf/vlsid/Lotfi-KamranRSAN08,
  title = {Stall Power Reduction in Pipelined Architecture Processors},
  pages = {541-546},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.34},
  crossref = {conf/vlsid/2008},
  author = {Pejman Lotfi-Kamran and Amir-Mohammad Rahmani and Ali-Asghar Salehpour and Ali Afzali-Kusha and Zainalabedin Navabi}
}
@inproceedings{conf/vlsid/MohantyRN04,
  title = {VLSI Implementation of Visible Watermarking for a Secure Digital Still Camera Design},
  pages = {1063-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261070},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261070},
  author = {Saraju P. Mohanty and Nagarajan Ranganathan and Ravi Namballa}
}
@inproceedings{conf/vlsid/YamaguchiW08,
  title = {An Optical Reconfiguration System with Four Contexts},
  pages = {601-606},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.27},
  crossref = {conf/vlsid/2008},
  author = {Naoki Yamaguchi and Minoru Watanabe}
}
@inproceedings{conf/vlsid/RavikumarSP99,
  title = {Improving the Diagnosability of Digital Circuits},
  pages = {629-634},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745276},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745276},
  author = {C. P. Ravikumar and Manish Sharma and R. K. Patney}
}
@inproceedings{conf/vlsid/MenonJM92,
  title = {On Bridging Faults in ECL Circuits},
  pages = {55-60},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658021},
  crossref = {conf/vlsid/1992},
  author = {Sankaran M. Menon and Anura P. Jayasumana and Yashwant K. Malaiya}
}
@inproceedings{conf/vlsid/BatterywalaS04,
  title = {Computing Silent Gate Models for Noise Analysis from Slew and Delay Tables},
  pages = {989-994},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261059},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261059},
  author = {Shabbir H. Batterywala and Narendra V. Shenoy}
}
@inproceedings{conf/vlsid/Emerson97,
  title = {Asynchronous Design - An Interesting Alternative},
  pages = {318-321},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568097},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568097},
  author = {Kimberly D. Emerson}
}
@inproceedings{conf/vlsid/SheshadriAA13,
  title = {Optimum Test Schedule for SoC with Specified Clock Frequencies and Supply Voltages},
  pages = {267-272},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.199},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.199},
  crossref = {conf/vlsid/2013},
  author = {Vijay Sheshadri and Vishwani D. Agrawal and Prathima Agrawal}
}
@inproceedings{conf/vlsid/RahmanL93,
  title = {A Partition Approach to Find the Length of the Longest Common Subsequence},
  pages = {31-36},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669631},
  author = {Chowdhury S. Rahman and Mi Lu}
}
@inproceedings{conf/vlsid/JaiswalC09,
  title = {Efficient Implementation of Floating-Point Reciprocator on FPGA},
  pages = {267-271},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.12},
  crossref = {conf/vlsid/2009},
  author = {Manish Kumar Jaiswal and Nitin Chandrachoodan}
}
@inproceedings{conf/vlsid/Krieger93,
  title = {PLATO: A Tool for Computation of Exact Signal Probabilities},
  pages = {65-68},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669640},
  author = {B. Krieger}
}
@inproceedings{conf/vlsid/BrinkmannD02,
  title = {RTL-Datapath Verification using Integer Linear Programming},
  pages = {741-746},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995022},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995022},
  author = {Raik Brinkmann and Rolf Drechsler}
}
@inproceedings{conf/vlsid/KishoreR14,
  title = {Tutorial T8A: Realization of RF Front-End for a Cognitive Radio},
  pages = {19},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.125},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.125},
  crossref = {conf/vlsid/2014},
  author = {B. Ravi Kishore and B. Kameswara Rao}
}
@inproceedings{conf/vlsid/OhYR93,
  title = {Algorithm-Based Concurrent Error Detection for FFT Networks},
  pages = {144-147},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669667},
  author = {Choong Gun Oh and Hee Yong Youn and Vijay K. Raj}
}
@inproceedings{conf/vlsid/SinghalCM06,
  title = {Programmable LDPC Decoder Based on the Bubble-Sort Algorithm},
  pages = {203-208},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.137},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.137},
  author = {Rohit Singhal and Gwan S. Choi and Rabi N. Mahapatra}
}
@proceedings{conf/vlsid/2003,
  title = {16th International Conference on VLSI Design (VLSI Design 2003), 4-8 January 2003, New Delhi, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2003},
  isbn = {0-7695-1868-0},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8427},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2003/1868/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/ZouCRT06,
  title = {On Methods to Improve Location Based Logic Diagnosis},
  pages = {181-187},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.123},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.123},
  author = {Wei Zou and Wu-Tung Cheng and Sudhakar M. Reddy and Huaxing Tang}
}
@inproceedings{conf/vlsid/ZhengLI96,
  title = {Routing using implicit connection graphs [VLSI design},
  pages = {49-52},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489453},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489453},
  author = {Si-Qing Zheng and Joon Shik Lim and S. Sitharama Iyengar}
}
@inproceedings{conf/vlsid/SemerdjievV07,
  title = {Optimal Crosstalk Shielding Insertion along On-Chip Interconnect Trees},
  pages = {289-294},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.122},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.122},
  author = {Boyan Semerdjiev and Dimitrios Velenis}
}
@inproceedings{conf/vlsid/YuA02,
  title = {An Efficient 3-Bit -Scan Multiplier without Overlapping Bits, and Its 64x64 Bit Implementation},
  pages = {441-446},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994960},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994960},
  author = {Hak-soo Yu and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/SureshVKJ05,
  title = {Application of Alpha Power Law Models to PLL Design Methodology},
  pages = {768-773},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.54},
  author = {B. Suresh and V. Visvanathan and R. S. Krishnan and H. S. Jamadagni}
}
@inproceedings{conf/vlsid/AgrawalBKS03,
  title = {Exclusive Test and its Applications to Fault Diagnosis},
  pages = {143-148},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183128},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183128},
  author = {Vishwani D. Agrawal and Dong Hyun Baik and Yong Chang Kim and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/BorahIO95,
  title = {Minimizing power consumption of static CMOS circuits by transistor sizing and input reordering},
  pages = {294-298},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512127},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512127},
  author = {Manjit Borah and Mary Jane Irwin and Robert Michael Owens}
}
@inproceedings{conf/vlsid/BalasubramanianNFG06,
  title = {Deterministic Low-Latency Data Transfer across Non-Integral Ratio Clock Domains},
  pages = {781-785},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.71},
  author = {Suresh Balasubramanian and Narayanan Natarajan and Olivier Franza and Chris Gianos}
}
@inproceedings{conf/vlsid/ApanovichM98,
  title = {Top-Down Approach to Technology Migration for Full-Custom Mask Layouts},
  pages = {48-52},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646577},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646577},
  author = {Z. V. Apanovich and Alexander G. Marchuk}
}
@inproceedings{conf/vlsid/SauerRRB14,
  title = {Efficient SAT-Based Circuit Initialization for Larger Designs},
  pages = {62-67},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.18},
  crossref = {conf/vlsid/2014},
  author = {Matthias Sauer and Sven Reimer and Sudhakar M. Reddy and Bernd Becker}
}
@inproceedings{conf/vlsid/SahuR05,
  title = {A High-Efficiency, Dual-Mode, Dynamic, Buck-Boost Power Supply IC for Portable Applications},
  pages = {858-861},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.15},
  author = {Biranchinath Sahu and Gabriel A. Rincón-Mora}
}
@inproceedings{conf/vlsid/BandyopadhyayMRP08,
  title = {Integrated TIA-Equalizer for High Speed Optical Link},
  pages = {208-213},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.31},
  crossref = {conf/vlsid/2008},
  author = {Saurav Bandyopadhyay and Pradip Mandal and Stephen E. Ralph and Kenneth Pedrotti}
}
@inproceedings{conf/vlsid/RaviM07,
  title = {Tutorial T1: Designing Secure SoCs},
  pages = {3},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.165},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.165},
  author = {Srivaths Ravi and Stefan Mangard}
}
@inproceedings{conf/vlsid/MaheshwariKV00,
  title = {Jitter Estimation Methodology for Clock Chips},
  pages = {480-482},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812653},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812653},
  author = {Sanjeev Kumar Maheshwari and R. S. Krishanan and G. S. Visweswaran}
}
@inproceedings{conf/vlsid/BalakrishnanN98,
  title = {Arbitrary Precision Arithmetic - SIMD Style},
  pages = {128-132},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646590},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646590},
  author = {S. Balakrishnan and Soumitra Kumar Nandy}
}
@inproceedings{conf/vlsid/ParkKK99,
  title = {A Semi-Digital Delay Locked Loop for Clock Skew Minimization},
  pages = {584-588},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745218},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745218},
  author = {Joonbae Park and Yido Koo and Wonchan Kim}
}
@inproceedings{conf/vlsid/WangJRD03,
  title = {High-level Synthesis of Multi-process Behavioral Descriptions},
  pages = {467-473},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183178},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183178},
  author = {Weidong Wang and Niraj K. Jha and Anand Raghunathan and Sujit Dey}
}
@inproceedings{conf/vlsid/GhoshK93,
  title = {Fault-Tolerant Arbitration in Multichip Crossbar Switches},
  pages = {351-356},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669709},
  author = {Joydeep Ghosh and Nari Krishnamurthy}
}
@inproceedings{conf/vlsid/KumarDK14,
  title = {On Manufacturing Aware Physical Design to Improve the Uniqueness of Silicon-Based Physically Unclonable Functions},
  pages = {381-386},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.72},
  crossref = {conf/vlsid/2014},
  author = {Raghavan Kumar and Siva Nishok Dhanuskodi and Sandip Kundu}
}
@inproceedings{conf/vlsid/MeeusARS14,
  title = {Hard versus Soft Software Defined Radio},
  pages = {276-281},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.54},
  crossref = {conf/vlsid/2014},
  author = {Wim Meeus and Tom Vander Aa and Praveen Raghavan and Dirk Stroobandt}
}
@inproceedings{conf/vlsid/Srinivasan98,
  title = {A Technique to Improve Capture Range of a PLL in PRML Read Channel},
  pages = {145-149},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646593},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646593},
  author = {C. Srinivasan}
}
@inproceedings{conf/vlsid/GhoshSN94,
  title = {A 600MHz Half-Bit Level Pipelined Multiplier Macrocell},
  pages = {95-100},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282664},
  author = {Debabrata Ghosh and Shamik Sural and S. K. Nandy}
}
@inproceedings{conf/vlsid/BreuerG00,
  title = {New Validation and Test Problems for High Performance Deep Submicron VLSI Circuits},
  pages = {8},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812575},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812575},
  author = {Melvin A. Breuer and Sandeep K. Gupta}
}
@inproceedings{conf/vlsid/PomeranzR02,
  title = {A Partitioning and Storage Based Built-In Test Pattern Generation Method for Scan Circuits},
  pages = {677-682},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995013},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995013},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/GiriN13,
  title = {Optimal Pipeline Depth and Supply Voltage for Power-constrained Processors},
  pages = {37-42},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.159},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.159},
  crossref = {conf/vlsid/2013},
  author = {Abhijit Giri and S. K. Nandy}
}
@proceedings{conf/vlsid/2001,
  title = {14th International Conference on VLSI Design (VLSI Design 2001), 3-7 January 2001, Bangalore, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2001},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7234},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2001/0831/00/index.html},
  isbn = {0-7695-0831-6},
  author = {}
}
@inproceedings{conf/vlsid/IijimaKNTI07,
  title = {Ultra Low Voltage Operation with Bootstrap Scheme for Single Power Supply SOI-SRAM},
  pages = {609-614},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.175},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.175},
  author = {Masaaki Iijima and Masayuki Kitamura and Masahiro Numa and Akira Tada and Takashi Ipposhi}
}
@inproceedings{conf/vlsid/Elleithy92,
  title = {Systolic Arithmetic Architectures},
  pages = {364-365},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658088},
  crossref = {conf/vlsid/1992},
  author = {Khaled M. Elleithy}
}
@inproceedings{conf/vlsid/SinhaC01,
  title = {Dynamic Voltage Scheduling Using Adaptive Filtering of Workload Traces},
  pages = {221-226},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902664},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902664},
  author = {Amit Sinha and Anantha Chandrakasan}
}
@inproceedings{conf/vlsid/SanKKK04,
  title = {An Element Rotation Algorithm for Multi-bit DAC Nonlinearities in Complex Bandpass \Delta\SigmaAD Modulators},
  pages = {151-156},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260917},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260917},
  author = {Hao San and Haruo Kobayashi and Shinya Kawakami and Nobuyuki Kuroiwa}
}
@inproceedings{conf/vlsid/KarthikAV93,
  title = {Optimizations for Behavioral/RTL Simulation},
  pages = {311-316},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669702},
  author = {Sankaran Karthik and Jacob A. Abraham and Raymond P. Voith}
}
@inproceedings{conf/vlsid/BalakrishnanC98,
  title = {Peripheral Partitioning and Tree Decomposition for Partial Scan},
  pages = {181-186},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646599},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646599},
  author = {Arun Balakrishnan and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/MarconFCGWBP14,
  title = {Tiny NoC: A 3D Mesh Topology with Router Channel Optimization for Area and Latency Minimization},
  pages = {228-233},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.46},
  crossref = {conf/vlsid/2014},
  author = {César A. M. Marcon and Ramon Fernandes and Rodrigo Cataldo and Fernando Grando and Thais Webber and Ana Benso and Leticia B. Poehls}
}
@inproceedings{conf/vlsid/MehtaS92,
  title = {Design and Implementation of High Speed RNS Input-Output Converters},
  pages = {171-174},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658042},
  crossref = {conf/vlsid/1992},
  author = {Kalpesh D. Mehta and V. R. Sudershan}
}
@inproceedings{conf/vlsid/SivagnanameNNMB06,
  title = {Gate-Induced Barrier Field Effect Transistor (GBFET) - A New Thin Film Transistor for Active Matrix Liquid Crystal Display Systems},
  pages = {89-93},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.93},
  author = {Jayakumaran Sivagnaname and Hung C. Ngo and Kevin J. Nowka and Robert K. Montoye and Richard B. Brown}
}
@inproceedings{conf/vlsid/RoopS98,
  title = {CFSMcharts: A New Language for Microprocessor Based system Design},
  pages = {342-346},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646630},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646630},
  author = {Partha S. Roop and Arcot Sowmya}
}
@inproceedings{conf/vlsid/ChablozH12,
  title = {Low-Latency No-Handshake GALS Interfaces for Fast-Receiver Links},
  pages = {191-196},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.69},
  crossref = {conf/vlsid/2012},
  author = {Jean-Michel Chabloz and Ahmed Hemani}
}
@inproceedings{conf/vlsid/GhasemazarGA14,
  title = {Embedded Complex Floating Point Hardware Accelerator},
  pages = {318-323},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.61},
  crossref = {conf/vlsid/2014},
  author = {Amin Ghasemazar and Mehran Goli and Ali Afzali-Kusha}
}
@inproceedings{conf/vlsid/MaheshM00,
  title = {Low Power Realization of Residue Number System Based FIR Filters},
  pages = {30-33},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812580},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812580},
  author = {M. N. Mahesh and Mahesh Mehendale}
}
@inproceedings{conf/vlsid/BhattacharyaNCN06,
  title = {Efficient DNA Sensing with Fabricated Silicon Nanopores: Diagnosis Methodology and Algorithms},
  pages = {729-733},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.80},
  author = {Soumendu Bhattacharya and Vishwanath Natarajan and Abhijit Chatterjee and Sankar Nair}
}
@inproceedings{conf/vlsid/PomeranzR10,
  title = {Output-Dependent Diagnostic Test Generation},
  pages = {3-8},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.13},
  crossref = {conf/vlsid/2010},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/CheeranthodiMSR14,
  title = {Improvements to Negative-C Compensation Based Amplifiers for Broadband Applications},
  pages = {444-449},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.83},
  crossref = {conf/vlsid/2014},
  author = {Rajesh Cheeranthodi and Santhosh Madhavan and Umesh K. Shukla and Giri Rangan}
}
@inproceedings{conf/vlsid/Harjani00,
  title = {Analog Circuits for Wireless Communications},
  pages = {7},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812574},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812574},
  author = {Ramesh Harjani}
}
@inproceedings{conf/vlsid/ShuklaTEG03,
  title = {High Level Modeling and Validation Methodologies for Embedded Systems: Bridging the Productivity Gap},
  pages = {9-14},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183104},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183104},
  author = {Sandeep K. Shukla and Jean-Pierre Talpin and Stephen A. Edwards and Rajesh K. Gupta}
}
@inproceedings{conf/vlsid/Dadda93,
  title = {A Simplified High Speed Parallel Input Convolver},
  pages = {160-165},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669670},
  author = {Luigi Dadda}
}
@inproceedings{conf/vlsid/BasuKV08,
  title = {Mismatch Aware Analog Performance Macromodeling Using Spline Center and Range Regression on Adaptive Samples},
  pages = {287-293},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.76},
  crossref = {conf/vlsid/2008},
  author = {Shubhankar Basu and Balaji Kommineni and Ranga Vemuri}
}
@inproceedings{conf/vlsid/DattaS14,
  title = {All Optical Reversible Multiplexer Design Using Mach-Zehnder Interferometer},
  pages = {539-544},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.100},
  crossref = {conf/vlsid/2014},
  author = {Kamalika Datta and Indranil Sengupta}
}
@inproceedings{conf/vlsid/MuruganMS15,
  title = {A Novel CKE-ODT-CSN Encoding Scheme in DDR Memory Interface},
  pages = {204-208},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.40},
  crossref = {conf/vlsid/2015},
  author = {Vinod Inipodu Murugan and Narayanan Mayandi and Arul Sendhil}
}
@inproceedings{conf/vlsid/RajanS00,
  title = {Modeling VHDL in Multiclock ESTEREL},
  pages = {76-83},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812588},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812588},
  author = {Basant Rajan and R. K. Shyamasundar}
}
@inproceedings{conf/vlsid/RasquinhaR97,
  title = {C3L: A Chip for Connected Component Labeling},
  pages = {446-450},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568174},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568174},
  author = {Ashley Rasquinha and N. Ranganathan}
}
@inproceedings{conf/vlsid/MishraPVG98,
  title = {Hardware/Software Co-design of a High-end Mixed Signal Microcontroller},
  pages = {91-96},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646584},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646584},
  author = {Pradeep K. Mishra and Somnath Paul and S. Venkataraman and Rajat Gupta}
}
@inproceedings{conf/vlsid/AugustineFJ95,
  title = {Logic minimization based approach for compressing image data},
  pages = {225-228},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512113},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512113},
  author = {Jacob Augustine and Wen Feng and James Jacob}
}
@inproceedings{conf/vlsid/SinghB15a,
  title = {Analysis of Second-Order Effect Components of Drain Conductance and Its Implication on Output Resistance of Wilson Current Mirror},
  pages = {529-534},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.95},
  crossref = {conf/vlsid/2015},
  author = {Kirmender Singh and A. B. Bhattacharyya}
}
@inproceedings{conf/vlsid/PainHCYSHW03,
  title = {CMOS Digital Imager Design from a System-on-a-chip Perspective},
  pages = {395-400},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183168},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183168},
  author = {Bedabrata Pain and Bruce Hancock and Thomas Cunningham and Guang Yang 0003 and Suresh Seshadri and Julie Heynssens and Chris Wrigley}
}
@inproceedings{conf/vlsid/MishraKD04,
  title = {Synthesis-driven Exploration of Pipelined Embedded Processors},
  pages = {921-926},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261049},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261049},
  author = {Prabhat Mishra and Arun Kejariwal and Nikil Dutt}
}
@inproceedings{conf/vlsid/ChenRPR06,
  title = {New Procedures to Identify Redundant Stuck-At Faults and Removal of Redundant Logic},
  pages = {419-424},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.120},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.120},
  author = {Gang Chen 0011 and Sudhakar M. Reddy and Irith Pomeranz and Janusz Rajski}
}
@inproceedings{conf/vlsid/RoyMMABC06,
  title = {Double-Gate SOI Devices for Low-Power and High-Performance Applications},
  pages = {445-452},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.74},
  author = {Kaushik Roy and Hamid Mahmoodi-Meimand and Saibal Mukhopadhyay and Hari Ananthan and Aditya Bansal and Tamer Cakici}
}
@inproceedings{conf/vlsid/NaviKRSM07,
  title = {A Novel CMOS Full Adder},
  pages = {303-307},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.18},
  author = {Keivan Navi and Omid Kavehei and Mahnoush Rouholamini and Amir Sahafi and Shima Mehrabi}
}
@inproceedings{conf/vlsid/MehendaleR93,
  title = {Estimating Area Efficiency of Antifuse Based Channelled FPGA Architectures},
  pages = {100-103},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669649},
  author = {Mahesh Mehendale and Kaushik Roy}
}
@inproceedings{conf/vlsid/ThakerZA99,
  title = {Study of Correlation of Testability Aspects of RTL Description and Resulting Structural Implementations},
  pages = {256-259},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745157},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745157},
  author = {Pradip A. Thaker and Mona E. Zaghloul and Minesh B. Amin}
}
@inproceedings{conf/vlsid/MohammadTA06,
  title = {A Stimulus-Free Probabilistic Model for Single-Event-Upset Sensitivity},
  pages = {100-107},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.26},
  author = {Mohammad Gh. Mohammad and Laila Terkawi and Muna Albasman}
}
@inproceedings{conf/vlsid/MehtaES97,
  title = {Synthesis for Testability by Two-Clock Control},
  pages = {279-283},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568090},
  author = {Shashank K. Mehta and Kent L. Einspahr and Sharad C. Seth}
}
@inproceedings{conf/vlsid/NarasimhanDES05,
  title = {A Low-Power Current-Mode Clock Distribution Scheme for Multi-GHz NoC-Based SoCs},
  pages = {130-133},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.18},
  author = {Ashok Narasimhan and Shantanu Divekar and Praveen Elakkumanan and Ramalingam Sridhar}
}
@inproceedings{conf/vlsid/SarmaD15,
  title = {Cross-Layer Exploration of Heterogeneous Multicore Processor Configurations},
  pages = {147-152},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.30},
  crossref = {conf/vlsid/2015},
  author = {Santanu Sarma and Nikil Dutt}
}
@inproceedings{conf/vlsid/RoyBS98,
  title = {Partitioning sequential circuits for low power},
  pages = {212-217},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646604},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646604},
  author = {Sumit Roy 0003 and Prithviraj Banerjee and Majid Sarrafzadeh}
}
@inproceedings{conf/vlsid/BhanjaLR05,
  title = {Estimation of Switching Activity in Sequential Circuits Using Dynamic Bayesian Networks},
  pages = {586-591},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.93},
  author = {Sanjukta Bhanja and Karthikeyan Lingasubramanian and N. Ranganathan}
}
@proceedings{conf/vlsid/1993,
  title = {Proceedings of the Sixth International Conference on VLSI Design, VLSI Design 1993, Bombay, India, January 3-6, 1993},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {1993},
  isbn = {0-8186-3180-5},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5448},
  author = {}
}
@inproceedings{conf/vlsid/KhawsheVRGKPVRPTDA09,
  title = {A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link},
  pages = {373-378},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.65},
  crossref = {conf/vlsid/2009},
  author = {Vijay Khawshe and Kapil Vyas and Renu Rangnekar and Prateek Goyal and Vijay Krishna and Kashinath Prabhu and Pravin Kumar Venkatesan and Leneesh Raghavan and Rajkumar Palwai and M. Thrivikraman and Kunal Desai and Abhijit Abhyankar}
}
@inproceedings{conf/vlsid/PramanikISBBD05,
  title = {Design, Fabrication, Testing and Simulation of Porous Silicon Based Smart MEMS Pressure Sensor},
  pages = {235-240},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.77},
  author = {C. Pramanik and T. Islam and Hiranmay Saha and J. Bhattacharya and S. Banerjee and Sagnik Dey}
}
@inproceedings{conf/vlsid/DasguptaSB95,
  title = {VLSI floorplan generation and area optimization using AND-OR graph search},
  pages = {370-375},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512141},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512141},
  author = {P. S. Dasgupta and Susmita Sur-Kolay and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/SingheeWCR08,
  title = {Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design},
  pages = {131-136},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.54},
  crossref = {conf/vlsid/2008},
  author = {Amith Singhee and Jiajing Wang and Benton H. Calhoun and Rob A. Rutenbar}
}
@inproceedings{conf/vlsid/MinZLYP94,
  title = {Behavioral Design and Prototyping of a Fail-Safe System},
  pages = {159-162},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282676},
  author = {Yinghua Min and Yutang Zhou and Zhongcheng Li and Cheng Ye and Yuqi Pan}
}
@inproceedings{conf/vlsid/NagarajBSGB04,
  title = {Interconnect Modeling for Copper/Low-k Technologies},
  pages = {425-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260959},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260959},
  author = {N. S. Nagaraj and Tom Bonifield and Abha Singh and Roger Griesmer and Poras T. Balsara}
}
@inproceedings{conf/vlsid/KimKBKK03,
  title = {Multiple Trigonometric Approximation of Sine-Amplitude with Small ROM Size for Direct Digital Frequency Synthesizers},
  pages = {261-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183147},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183147},
  author = {Yong Sin Kim and Soo Hwan Kim and Kwang-Hyun Baek and Suki Kim and Sung-Mo Kang}
}
@inproceedings{conf/vlsid/HsiehH11,
  title = {Automated Physical Design of Microchip-Based Capillary Electrophoresis Systems},
  pages = {165-170},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.47},
  crossref = {conf/vlsid/2011},
  author = {Yi-Ling Hsieh and Tsung-Yi Ho}
}
@inproceedings{conf/vlsid/Puri13,
  title = {Keynote talk: Opportunities and challenges for high performance microprocessor designs and design automation},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.131},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.131},
  crossref = {conf/vlsid/2013},
  author = {Ruchir Puri}
}
@inproceedings{conf/vlsid/LeeVIW04,
  title = {An Architecture for Motion Estimation in the Transform Domain},
  pages = {1077-1082},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261072},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261072},
  author = {Jooheung Lee and Narayanan Vijaykrishnan and Mary Jane Irwin and Wayne Wolf}
}
@inproceedings{conf/vlsid/MaityPYK11,
  title = {Design of a 20 MHz DC-DC Buck Converter with 84 Percent Efficiency for Portable Applications},
  pages = {316-321},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.37},
  crossref = {conf/vlsid/2011},
  author = {Ashis Maity and Amit Patra and Norihisa Yamamura and Jonathan Knight}
}
@inproceedings{conf/vlsid/ClouqueurEST01,
  title = {Efficient Signature-Based Fault Diagnosis Using Variable Size Windows},
  pages = {391-396},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902690},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902690},
  author = {Thomas Clouqueur and Ozen Ercevik and Kewal K. Saluja and Hiroshi Takahashi}
}
@inproceedings{conf/vlsid/GargCG05,
  title = {Lithography Driven Layout Design},
  pages = {439-444},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.116},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.116},
  author = {Manish Garg and Laurent Le Cam and Matthieu Gonzalez}
}
@inproceedings{conf/vlsid/GuptaND99,
  title = {A State Assignment Scheme Targeting Performance and Area},
  pages = {378-383},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745185},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745185},
  author = {B. N. V. Malleswara Gupta and H. Narayanan and Madhav P. Desai}
}
@inproceedings{conf/vlsid/HaqueB11,
  title = {A SOI EEPROM Based Configuration Cell with Simple Scrubbing Detection},
  pages = {24-29},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.50},
  crossref = {conf/vlsid/2011},
  author = {Kashfia Haque and Paul Beckett}
}
@inproceedings{conf/vlsid/DalalR01,
  title = {Software Power Optimizations In An Embedded System},
  pages = {254-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902669},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902669},
  author = {Vishal Dalal and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/JerrayaOPC92,
  title = {Towards System level modeling and synthesis},
  pages = {91-96},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658027},
  crossref = {conf/vlsid/1992},
  author = {Ahmed Amine Jerraya and Kevin O'Brien and Inhag Park and Bernard Courtois}
}
@inproceedings{conf/vlsid/MalikHS11,
  title = {A Library Development Framework for a Coarse Grain Reconfigurable Architecture},
  pages = {153-158},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.54},
  crossref = {conf/vlsid/2011},
  author = {Omer Malik and Ahmed Hemani and Muhammad Ali Shami}
}
@inproceedings{conf/vlsid/RoyIN00,
  title = {Dataflow Analysis for Resource Contention and Register Leakage Properties},
  pages = {418-423},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812643},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812643},
  author = {Subir K. Roy and Hiroaki Iwashita and Tsuneo Nakata}
}
@inproceedings{conf/vlsid/VenkataramanT08,
  title = {DFM / DFT / SiliconDebug / Diagnosis},
  pages = {5-6},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.129},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.129},
  crossref = {conf/vlsid/2008},
  author = {Srikanth Venkataraman and Nagesh Tamarapalli}
}
@inproceedings{conf/vlsid/GopalaraoDJBMC93,
  title = {An Integrated Technology CAD System for Process and Device Designers},
  pages = {287-292},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669698},
  author = {K. S. V. Gopalarao and Uttiya Dasgupta and Rajeev Jain and Duane S. Boning and Purnendu K. Mozumder and V. Chandramouli}
}
@inproceedings{conf/vlsid/YuW94,
  title = {A SPICE Model of RLGC Transmission Line with Error Control},
  pages = {57-60},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282656},
  author = {Qingjian Yu and Omar Wing}
}
@inproceedings{conf/vlsid/SvantessonhEPOJT96,
  title = {A Novell Allocation Strategy for Control and Memory Intensive Telecommunication Circiuts},
  pages = {23-28},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489448},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489448},
  author = {Bengt Svantesson and Ahmed Hemani and Peeter Ellervee and Adam Postula and Johnny Öberg and Axel Jantsch and Hannu Tenhunen}
}
@inproceedings{conf/vlsid/BalajiCT08,
  title = {0.35µ, 1 GHz, CMOS Timing Generator Using Array of Digital Delay Lock Loops},
  pages = {613-619},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.95},
  crossref = {conf/vlsid/2008},
  author = {Balaji Srinivasan and Vinay Bhaskar Chandratre and Menka Tewani}
}
@inproceedings{conf/vlsid/PomeranzR96,
  title = {On Finding Functionally Identical and Functionally Opposite Lines in Combinational Logic Circuits},
  pages = {254-259},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489495},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489495},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/PatilCRR97,
  title = {Low-Power Driven Logic Synthesis Using Accurate Power Estimation Technique},
  pages = {179-184},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568073},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568073},
  author = {P. Patil and Tan-Li Chou and Kaushik Roy and R. Roy}
}
@inproceedings{conf/vlsid/MandalGD02,
  title = {Reducing Library Development Cycle Time through an Optimum Layout Create Flow},
  pages = {655-660},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995010},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995010},
  author = {Rituparna Mandal and Dibyendu Goswami and Arup Dash}
}
@inproceedings{conf/vlsid/SomasekharV93,
  title = {A 230MHz Half Bit Level Pipelined Multiplier Using True Single Phase Clocking},
  pages = {347-350},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669708},
  author = {Dinesh Somasekhar and V. Visvanathan}
}
@inproceedings{conf/vlsid/Yan96,
  title = {A simple yet effective genetic approach for the orientation assignment on cell-based layout},
  pages = {33-36},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489450},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489450},
  author = {Jin-Tai Yan}
}
@inproceedings{conf/vlsid/ChauhanS13,
  title = {Input Referred Offset Reduction in Very High Speed Differential Receivers},
  pages = {115-119},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.173},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.173},
  crossref = {conf/vlsid/2013},
  author = {Rajat Chauhan and Manigandan Selvam}
}
@inproceedings{conf/vlsid/PomeranzR08,
  title = {Design-for-Testability for Improved Path Delay Fault Coverage of Critical Paths},
  pages = {175-180},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.22},
  crossref = {conf/vlsid/2008},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/RoyBBIRD14,
  title = {A Novel Wire Planning Technique for Optimum Pin Utilization in Digital Microfluidic Biochips},
  pages = {510-515},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.95},
  crossref = {conf/vlsid/2014},
  author = {Pranab Roy and Samadrita Bhattacharya and Rupam Bhattacharyay and Firdousi Jamil Imam and Hafizur Rahaman and Parthasarathi Dasgupta}
}
@inproceedings{conf/vlsid/RajaramanKVXI06,
  title = {SEAT-LA: A Soft Error Analysis Tool for Combinational Logic},
  pages = {499-502},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.143},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.143},
  author = {R. Rajaraman and Jungsub Kim and Narayanan Vijaykrishnan and Yuan Xie 0001 and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/ThakralMGP10,
  title = {A Combined DOE-ILP Based Power and Read Stability Optimization in Nano-CMOS SRAM},
  pages = {45-50},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.14},
  crossref = {conf/vlsid/2010},
  author = {Garima Thakral and Saraju P. Mohanty and Dhruva Ghai and Dhiraj K. Pradhan}
}
@inproceedings{conf/vlsid/Rao10,
  title = {Video Coding Tools and Their Impact on Compression Engine Architecture},
  pages = {458-463},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.72},
  crossref = {conf/vlsid/2010},
  author = {Ajit Venkat Rao}
}
@inproceedings{conf/vlsid/DastidarR06,
  title = {A New Device Level Digital Simulator for Simulation and Functional Verification of Large Semiconductor Memories},
  pages = {155-160},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.19},
  author = {Tathagato Rai Dastidar and Partha Ray}
}
@inproceedings{conf/vlsid/JoneHD97,
  title = {Delay Fault Coverage Enhancement Using Multiple Test Observation Times},
  pages = {106-110},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567970},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567970},
  author = {Wen-Ben Jone and Yun-Pan Ho and Sunil R. Das}
}
@inproceedings{conf/vlsid/ChouS97,
  title = {Sequential Circuit Testing: From DFT to SFT},
  pages = {274-278},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568089},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568089},
  author = {Richard M. Chou and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/JainKVP06,
  title = {Evaluation of Non-Quasi-Static Effects during SEU in Deep-Submicron MOS Devices and Circuits},
  pages = {188-193},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.85},
  author = {Palkesh Jain and D. Vinay Kumar and J. M. Vasi and Mahesh B. Patil}
}
@inproceedings{conf/vlsid/ParthasarathyS98,
  title = {Double Pass Transistor Logic for High Performance Wave Pipeline Circuits},
  pages = {495-500},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646655},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646655},
  author = {Rajesh S. Parthasarathy and Ramalingam Sridhar}
}
@inproceedings{conf/vlsid/AshoueiCSDM06,
  title = {Statistical Estimation of Correlated Leakage Power Variation and Its Application to Leakage-Aware Design},
  pages = {606-612},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.152},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.152},
  author = {Maryam Ashouei and Abhijit Chatterjee and Adit D. Singh and Vivek De and T. M. Mak}
}
@inproceedings{conf/vlsid/Zorian05,
  title = {Optimizing SoC Manufacturability},
  pages = {37-38},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.133},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.133},
  author = {Yervant Zorian}
}
@inproceedings{conf/vlsid/MajhiA98a,
  title = {Tutorial: Delay Fault Models and Coverage},
  pages = {364-369},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646634},
  author = {Ananta K. Majhi and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/RenovellIB92,
  title = {A Low Overhead and High Coverage BIST Scheme for Dynamic CMOS PLAs},
  pages = {352-353},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658083},
  crossref = {conf/vlsid/1992},
  author = {Michel Renovell and M. Ildevert and Yves Bertrand}
}
@inproceedings{conf/vlsid/ChattopadhyayKN11,
  title = {A 1.8GHz Digital PLL in 65nm CMOS},
  pages = {47-51},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.32},
  crossref = {conf/vlsid/2011},
  author = {Biman Chattopadhyay and Anant S. Kamath and Gopalkrishna Nayak}
}
@inproceedings{conf/vlsid/MeherSH12,
  title = {An Ultra-low Power Symbol Detection Methodology and Its Circuit Implementation for a Wake-up Receiver in Wireless Sensor Nodes},
  pages = {274-279},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.83},
  crossref = {conf/vlsid/2012},
  author = {Deepak Kumar Meher and Arunkumar Salimath and Achintya Halder}
}
@inproceedings{conf/vlsid/DasWMHPJKB05,
  title = {Effects of Technology and Dimensional Scaling on Input Loss Prediction of RF MOSFETs},
  pages = {295-300},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.86},
  author = {Tejasvi Das and Clyde Washburn and P. R. Mukund and Steve Howard and Ken Paradis and Jung-Geau Jang and Jan Kolnik and Jeff Burleson}
}
@inproceedings{conf/vlsid/YaoSR11,
  title = {Thermal-Aware Test Scheduling Using On-chip Temperature Sensors},
  pages = {376-381},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.22},
  crossref = {conf/vlsid/2011},
  author = {Chunhua Yao and Kewal K. Saluja and Parameswaran Ramanathan}
}
@inproceedings{conf/vlsid/XuML01,
  title = {Transmission Line Modeling by Modified Method of Characteristics},
  pages = {359-364},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902685},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902685},
  author = {Qinwei Xu and Pinaki Mazumder and Zheng-Fan Li}
}
@inproceedings{conf/vlsid/ShengL92,
  title = {The "G-F" 2-Valued Formula Generating Complete Set of Tests to Multiple Faults},
  pages = {343-349},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658081},
  crossref = {conf/vlsid/1992},
  author = {Yunhuan Sheng and Shaoqing Li}
}
@inproceedings{conf/vlsid/SamantaP03,
  title = {Synthesis of Dual-VT Dynamic CMOS Circuits},
  pages = {303-308},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183154},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183154},
  author = {Debasis Samanta and Ajit Pal}
}
@inproceedings{conf/vlsid/Abburi11,
  title = {A Scalable LDPC Decoder on GPU},
  pages = {183-188},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.44},
  crossref = {conf/vlsid/2011},
  author = {Kiran Kumar Abburi}
}
@inproceedings{conf/vlsid/BagchiD94,
  title = {An Efficient Hybrid Heuristic for the Gate Matrix Layout Problem in VLSI Design},
  pages = {207-210},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282686},
  author = {Tanuj Bagchi and Sajal K. Das}
}
@inproceedings{conf/vlsid/WesteSP98,
  title = {Invited Paper: Broadband U-NII Wireless Data},
  pages = {72-77},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646581},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646581},
  author = {Neil Weste and David J. Skellern and Terry Percival}
}
@inproceedings{conf/vlsid/KhawsheKRVPMJMA07,
  title = {A 2.5Gbps Quad CMOS Transceiver Cell Using Regulated Supply Low Jitter PLL},
  pages = {141-145},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.7},
  author = {Vijay Khawshe and Pravin V. Kumar and Renu Rangnekar and Kapil Vyas and Kashi Prabu and Mahabaleshwara and Manish Jain and Navin K. Mishra and Abhijit Abhyankar}
}
@inproceedings{conf/vlsid/ChattopadhyayC97,
  title = {Parallel Decoder for Cellular Automata Based Byte Error Correcting Code},
  pages = {527-528},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568197},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568197},
  author = {Santanu Chattopadhyay and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/BurraB98,
  title = {Timing Driven Multi-FPGA Board Partitioning},
  pages = {234-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646609},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646609},
  author = {Raghu Burra and Dinesh Bhatia}
}
@inproceedings{conf/vlsid/BasuM03,
  title = {High Level Synthesis from Sim-nML Processor Models},
  pages = {255-260},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183146},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183146},
  author = {Souvik Basu and Rajat Moona}
}
@inproceedings{conf/vlsid/BordoloiSNCEP12,
  title = {Customizing Instruction Set Extensible Reconfigurable Processors Using GPUs},
  pages = {418-423},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.107},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.107},
  crossref = {conf/vlsid/2012},
  author = {Unmesh D. Bordoloi and Bharath Suri and Swaroop Nunna and Samarjit Chakraborty and Petru Eles and Zebo Peng}
}
@inproceedings{conf/vlsid/OjhaAVN05,
  title = {A Relative Comparative Based Datapath for Increasing Resolution in a Capacitive Fingerprint Sensor Chip},
  pages = {828-831},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.32},
  author = {Mukul Milind Ojha and Arun Kumar Anand and G. S. Visweswaran and D. Nagchoudhuri}
}
@inproceedings{conf/vlsid/Roelandts07,
  title = {Creating a Culture of Innovation},
  pages = {21-22},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.57},
  author = {Wim Roelandts}
}
@inproceedings{conf/vlsid/NagarajBC02,
  title = {Embedded Tutorial: Modeling Parasitic Coupling Effects in Reliability Verification},
  pages = {141},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994904},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994904},
  author = {N. S. Nagaraj and Poras T. Balsara and Cyrus D. Cantrell}
}
@inproceedings{conf/vlsid/Monticelli04,
  title = {A System Approach to Energy Management},
  pages = {377},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260951},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260951},
  author = {Dennis Monticelli}
}
@inproceedings{conf/vlsid/SultanaMC15,
  title = {On the Analysis of Reversible Booth's Multiplier},
  pages = {170-175},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.34},
  crossref = {conf/vlsid/2015},
  author = {Jakia Sultana and Sajib Kumar Mitra and Ahsan Raja Chowdhury}
}
@inproceedings{conf/vlsid/ObergJK98,
  title = {An Object-Oriented Concept for Intelligent Library Functions},
  pages = {355-358},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646632},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646632},
  author = {Johnny Öberg and Axel Jantsch and Anshul Kumar}
}
@inproceedings{conf/vlsid/HarrisonWKBLNS07,
  title = {Design and Testing of an Integrated Circuit for Multi-Electrode Neural Recording},
  pages = {907-912},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.63},
  author = {Reid R. Harrison and Paul T. Watkins and Ryan J. Kier and Daniel J. Black and Robert O. Lovejoy and Richard A. Normann and Florian Solzbacher}
}
@inproceedings{conf/vlsid/CoudertM93,
  title = {Towards a Symbolic Logic Minimization Algorithm},
  pages = {329-334},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669705},
  author = {Olivier Coudert and Jean Christophe Madre}
}
@inproceedings{conf/vlsid/SahaS10,
  title = {A Unified Approach for IP Protection across Design Phases in a Packaged Chip},
  pages = {105-110},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.52},
  crossref = {conf/vlsid/2010},
  author = {Debasri Saha and Susmita Sur-Kolay}
}
@inproceedings{conf/vlsid/BasuWBM92,
  title = {An Approach to Minimize Testability Overhead for BILBO based Built-In-Self-Test},
  pages = {354-355},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658084},
  crossref = {conf/vlsid/1992},
  author = {Anupam Basu and Thomas Charles Wilson and Dilip K. Banerji and Jayanti C. Majithia}
}
@inproceedings{conf/vlsid/KotiyalTR14,
  title = {Circuit for Reversible Quantum Multiplier Based on Binary Tree Optimizing Ancilla and Garbage Bits},
  pages = {545-550},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.101},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.101},
  crossref = {conf/vlsid/2014},
  author = {Saurabh Kotiyal and Himanshu Thapliyal and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/HurstS95,
  title = {A differential built-in current sensor design for high speed IDDQ testing},
  pages = {419-423},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512150},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512150},
  author = {Jason P. Hurst and Adit D. Singh}
}
@inproceedings{conf/vlsid/Fu05,
  title = {Configurable Processor the Building Block for SOC (System-On-a-Chip)},
  pages = {35-},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.69},
  author = {Béatrice Fu}
}
@inproceedings{conf/vlsid/GhoshM94,
  title = {Design of an Application Specific VLSI Chip for Image Rotation},
  pages = {275-278},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282701},
  author = {Indradeep Ghosh and Bandana Majumdar}
}
@inproceedings{conf/vlsid/WeiLYTDW14,
  title = {Delete and Correct (DaC): An Atomic Logic Operation for Removing Any Unwanted Wire},
  pages = {375-380},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.71},
  crossref = {conf/vlsid/2014},
  author = {Xing Wei and Tak-Kei Lam and Xiaoqing Yang and Wai-Chung Tang and Yi Diao and Yu-Liang Wu}
}
@inproceedings{conf/vlsid/X06f,
  title = {VLSI Design 2005 Conference Awards},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.167},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.167},
  author = {}
}
@inproceedings{conf/vlsid/LekatsasH02,
  title = {ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs},
  pages = {113-120},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994895},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994895},
  author = {Haris Lekatsas and Jörg Henkel}
}
@inproceedings{conf/vlsid/JayashreeTA14,
  title = {Design of Dedicated Reversible Quantum Circuitry for Square Computation},
  pages = {551-556},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.102},
  crossref = {conf/vlsid/2014},
  author = {H. V. Jayashree and Himanshu Thapliyal and Vinod Kumar Agrawal}
}
@inproceedings{conf/vlsid/MukherjeeCKS13,
  title = {At-speed I/O Test for Fast Vref Optimization in High Speed Single-ended Memory Systems},
  pages = {297-301},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.204},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.204},
  crossref = {conf/vlsid/2013},
  author = {Sanku Mukherjee and Srinivasaraman Chandrasekaran and Ganapathy Subramanyan E. K. and Arul Sendhil}
}
@inproceedings{conf/vlsid/DongZMWL06,
  title = {A Wideband Frequency-Shift Keying Demodulator for Wireless Neural Stimulation Microsystems},
  pages = {521-524},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.29},
  author = {Mian Dong and Chun Zhang and Songping Mai and Zhihua Wang and Dongmei Li}
}
@inproceedings{conf/vlsid/DasCB97,
  title = {New BIST Techniques for Universal and Robust Testing of CMOS Stuck-Open Faults},
  pages = {303-309},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568094},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568094},
  author = {Debesh Kumar Das and Susanta Chakraborty and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/RajaramV00,
  title = {Optimization of the One-Dimensional Full Search Algorithm and Implementation Using an EPLD},
  pages = {336-341},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812629},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812629},
  author = {Rajesh T. N. Rajaram and Vinita Vasudevan}
}
@inproceedings{conf/vlsid/Chakrabarty10,
  title = {Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore},
  pages = {452-457},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.33},
  crossref = {conf/vlsid/2010},
  author = {Krishnendu Chakrabarty}
}
@inproceedings{conf/vlsid/PattanaikB03,
  title = {A New Approach to Analyze a Sub-micron CMOS Inverter},
  pages = {116-121},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183124},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183124},
  author = {Manisha Pattanaik and Swapna Banerjee}
}
@inproceedings{conf/vlsid/BabuMH97,
  title = {An Expert System Approach to Analog Circuit Synthesis},
  pages = {425-428},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568170},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568170},
  author = {V. Ravindra Babu and Baquer Mazhari and M. M. Hasan}
}
@inproceedings{conf/vlsid/RebeiroM08,
  title = {Power Attack Resistant Efficient FPGA Architecture for Karatsuba Multiplier},
  pages = {706-711},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.65},
  crossref = {conf/vlsid/2008},
  author = {Chester Rebeiro and Debdeep Mukhopadhyay}
}
@inproceedings{conf/vlsid/BasuDCM04,
  title = {Property Refinement Techniques for Enhancing Coverage of Formal Property Verification},
  pages = {109-114},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260912},
  author = {Prasenjit Basu and Pallab Dasgupta and P. P. Chakrabarti and Chunduri Rama Mohan}
}
@inproceedings{conf/vlsid/MurugavelR04,
  title = {Gate Sizing and Buffer Insertion using Economic Models for Power Optimization},
  pages = {195-200},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260924},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260924},
  author = {Ashok K. Murugavel and N. Ranganathan}
}
@inproceedings{conf/vlsid/ShrivastavaPOC13,
  title = {A 50nW, 100kbps Clock/Data Recovery Circuit in an FSK RF Receiver on a Body Sensor Node},
  pages = {72-75},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.165},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.165},
  crossref = {conf/vlsid/2013},
  author = {Aatmesh Shrivastava and Jagdish Nayayan Pandey and Brian P. Otis and Benton H. Calhoun}
}
@inproceedings{conf/vlsid/XuJV10,
  title = {Novel Vth Hopping Techniques for Aggressive Runtime Leakage Control},
  pages = {51-56},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.86},
  crossref = {conf/vlsid/2010},
  author = {Hao Xu and Wen-Ben Jone and Ranga Vemuri}
}
@inproceedings{conf/vlsid/NisarSC08,
  title = {Adaptive Signal Scaling Driven Critical Path Modulation for Low Power Baseband OFDM Processors},
  pages = {71-76},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.107},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.107},
  crossref = {conf/vlsid/2008},
  author = {Muhammad Mudassar Nisar and Rajarajan Senguttuvan and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/XuS07,
  title = {Delay Test Scan Flip-Flop: DFT for High Coverage Delay Testing},
  pages = {763-768},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.61},
  author = {Gefu Xu and Adit D. Singh}
}
@inproceedings{conf/vlsid/MajumderSNBC05,
  title = {Hot Spots and Zones in a Chip: A Geometrician's View},
  pages = {691-696},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.106},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.106},
  author = {Subhashis Majumder and Susmita Sur-Kolay and Subhas C. Nandy and Bhargab B. Bhattacharya and B. Chakraborty}
}
@inproceedings{conf/vlsid/JainMBAFR95,
  title = {Efficient variable ordering and partial representation algorithm},
  pages = {81-86},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512082},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512082},
  author = {Jawahar Jain and Dinos Moundanos and James R. Bitner and Jacob A. Abraham and Donald S. Fussell and Don E. Ross}
}
@inproceedings{conf/vlsid/RahaJR14,
  title = {A Power Efficient Video Encoder Using Reconfigurable Approximate Arithmetic Units},
  pages = {324-329},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.62},
  crossref = {conf/vlsid/2014},
  author = {Arnab Raha and Hrishikesh Jayakumar and Vijay Raghunathan}
}
@inproceedings{conf/vlsid/RahamanKDB08,
  title = {On the Detection of Missing-Gate Faults in Reversible Circuits by a Universal Test Set},
  pages = {163-168},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.106},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.106},
  crossref = {conf/vlsid/2008},
  author = {Hafizur Rahaman and Dipak Kumar Kole and Debesh Kumar Das and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/ChowdharyB94,
  title = {Detailed Routing of Multi-Terminal Nets in FPGAs},
  pages = {237-242},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282693},
  author = {Amit Chowdhary and Dinesh Bhatia}
}
@inproceedings{conf/vlsid/SikdarMMCDG01,
  title = {Hierarchical Cellular Automata As An On-Chip Test Pattern Generator},
  pages = {403-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902692},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902692},
  author = {Biplab K. Sikdar and Purnabha Majumder and Monalisa Mukherjee and Parimal Pal Chaudhuri and Debesh K. Das and Niloy Ganguly}
}
@inproceedings{conf/vlsid/BhattacharyaH94,
  title = {A VLSI Architecture of an Inverse Discrete Cosine Transform},
  pages = {87-90},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282662},
  author = {Arup K. Bhattacharya and Syed S. Haider}
}
@inproceedings{conf/vlsid/NooshabadiVN98,
  title = {Current Mode Ternary D/A Converter},
  pages = {244-248},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646611},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646611},
  author = {Saeid Nooshabadi and G. S. Visweswaran and D. Nagchoudhuri}
}
@inproceedings{conf/vlsid/HosangadiFK05,
  title = {Energy Efficient Hardware Synthesis of Polynomial Expressions},
  pages = {653-658},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.90},
  author = {Anup Hosangadi and Farzan Fallah and Ryan Kastner}
}
@inproceedings{conf/vlsid/ChowdhuryNB06,
  title = {A New Approach to Synthesize Multiple-Output Functions Using Reversible Programmable Logic Array},
  pages = {311-316},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.18},
  author = {Ahsan Raja Chowdhury and Rumana Nazmul and Hafiz Md. Hasan Babu}
}
@inproceedings{conf/vlsid/WanS05,
  title = {Optimization of Mixed Logic Circuits with Application to a 64-Bit Static Adder},
  pages = {261-266},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.132},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.132},
  author = {Yuanzhong Wan and Maitham Shams}
}
@inproceedings{conf/vlsid/Gopalan11,
  title = {A SPICE Macromodel for the Analysis of Lossy Dispersive Coupled GaAs Interconnect Line System},
  pages = {88-93},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.11},
  crossref = {conf/vlsid/2011},
  author = {Bhaskar Gopalan}
}
@inproceedings{conf/vlsid/LakshminarayanaRJD98,
  title = {A Power Management Methodology for High-Level Synthesis},
  pages = {24-19},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646573},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646573},
  author = {Ganesh Lakshminarayana and Anand Raghunathan and Niraj K. Jha and Sujit Dey}
}
@inproceedings{conf/vlsid/WangRM12,
  title = {Temperature-aware Task Partitioning for Real-Time Scheduling in Embedded Systems},
  pages = {161-166},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.64},
  crossref = {conf/vlsid/2012},
  author = {Zhe Wang and Sanjay Ranka and Prabhat Mishra}
}
@inproceedings{conf/vlsid/MaryMP14,
  title = {Light Load Efficiency Improvement in High Frequency DC-DC Buck Converter Using Dynamic Width Segmentation of Power MOSFET},
  pages = {563-568},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.104},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.104},
  crossref = {conf/vlsid/2014},
  author = {N. J. Metilda Sagaya Mary and Ashis Maity and Amit Patra}
}
@inproceedings{conf/vlsid/HeZTM07,
  title = {A Scalable Frame-Level Pipelined Architecture for FSBM Motion Estimation},
  pages = {830-835},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.26},
  author = {Wei-Feng He and Meng-Lian Zhao and Chi-Ying Tsui and Zhi-Gang Mao}
}
@inproceedings{conf/vlsid/PaulKSKK14,
  title = {Leakage Modeling for Devices with Steep Sub-threshold Slope Considering Random Threshold Variations},
  pages = {399-404},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.75},
  crossref = {conf/vlsid/2014},
  author = {Ayan Paul and Chaitanya Kshirsagar and Sachin S. Sapatnekar and Steven J. Koester and Chris H. Kim}
}
@inproceedings{conf/vlsid/JhaRDK94,
  title = {An Empirical Study on the Effects of Physical Design in High-Level Synthesis},
  pages = {11-16},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282638},
  author = {Pradip K. Jha and Champaka Ramachandran and Nikil D. Dutt and Fadi J. Kurdahi}
}
@inproceedings{conf/vlsid/LiCKOKRV07,
  title = {A Process Scheduler-Based Approach to NoC Power Management},
  pages = {77-82},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.23},
  author = {Feihui Li and Guilin Chen and Mahmut T. Kandemir and Ozcan Ozturk and Mustafa Karaköy and Rajaraman Ramanarayanan and Balaji Vaidyanathan}
}
@inproceedings{conf/vlsid/Aziz95,
  title = {A C-testable modified Booth's array multiplier},
  pages = {278-282},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512124},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512124},
  author = {S. M. Aziz}
}
@inproceedings{conf/vlsid/SaveNP12,
  title = {Two Graph Based Circuit Simulator for PDE-Electrical Analogy},
  pages = {400-405},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.104},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.104},
  crossref = {conf/vlsid/2012},
  author = {Yogesh Dilip Save and H. Narayanan and Sachin B. Patkar}
}
@inproceedings{conf/vlsid/Lotfi-KamranMMN08,
  title = {Enhanced TED: A New Data Structure for RTL Verification},
  pages = {481-486},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.108},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.108},
  crossref = {conf/vlsid/2008},
  author = {Pejman Lotfi-Kamran and Mehran Massoumi and Mohammad Mirzaei and Zainalabedin Navabi}
}
@inproceedings{conf/vlsid/DSilvaRS04,
  title = {Bridge Over Troubled Wrappers: Automated Interface Synthesis},
  pages = {189-194},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260923},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260923},
  author = {Vijay D'Silva and S. Ramesh and Arcot Sowmya}
}
@inproceedings{conf/vlsid/SrinivasJA95,
  title = {Functional test generation for non-scan sequential circuits},
  pages = {47-52},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512076},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512076},
  author = {Mandyam-Komar Srinivas and James Jacob and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/GuptaH97,
  title = {A Hierarchical Technique for Minimum-Width Layout of Two-Dimensional CMOS Cells},
  pages = {15-20},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567954},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567954},
  author = {Avaneendra Gupta and John P. Hayes}
}
@inproceedings{conf/vlsid/ShahS96,
  title = {Wiresizing with Buffer Placement and Sizing for Power-Delay Tradeoffs},
  pages = {346-351},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489633},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489633},
  author = {Jatan C. Shah and Sachin S. Sapatnekar}
}
@inproceedings{conf/vlsid/CherubalVCMSM04,
  title = {Concurrent RF Test Using Optimized Modulated RF Stimuli},
  pages = {1017-1022},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261063},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261063},
  author = {Sasikumar Cherubal and Ramakrishna Voorakaranam and Abhijit Chatterjee and John McLaughlin and Jason L. Smith and David M. Majernik}
}
@inproceedings{conf/vlsid/ParkN96,
  title = {Automatic Synthesis of Speed-Independent Circuits from Signal Transition Graph Specifications},
  pages = {389-392},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489640},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489640},
  author = {Sung-Bum Park and Takashi Nanya}
}
@inproceedings{conf/vlsid/SethuramanV07,
  title = {A Force-directed Approach for Fast Generation of Efficient Multi-Port NoC Architectures},
  pages = {419-426},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.12},
  author = {Balasubramanian Sethuraman and Ranga Vemuri}
}
@inproceedings{conf/vlsid/FengM06,
  title = {Heterogeneous Floorplanning for FPGAs},
  pages = {257-262},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.96},
  author = {Yan Feng and Dinesh P. Mehta}
}
@inproceedings{conf/vlsid/DuttaBR15,
  title = {All Optical Implementation of Mach-Zehnder Interferometer Based Reversible Sequential Counters},
  pages = {232-237},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.45},
  crossref = {conf/vlsid/2015},
  author = {Pratik Dutta and Chandan Bandyopadhyay and Hafizur Rahaman}
}
@inproceedings{conf/vlsid/SenguptaRCG01,
  title = {Minimizing Area and Maximizing Porosity for Cell Layouts Using Innovative Routing Strategies},
  pages = {353-358},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902684},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902684},
  author = {Sabyasachi Sengupta and Somavalli Ramanathan and Biswadeep Chatterjee and Dibyendu Goswami}
}
@inproceedings{conf/vlsid/Krishnapura14,
  title = {Tutorial T6A: Pedagogy of Negative Feedback Circuits},
  pages = {13},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.121},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.121},
  crossref = {conf/vlsid/2014},
  author = {Nagendra Krishnapura}
}
@inproceedings{conf/vlsid/KhareMNMR95,
  title = {Testability-oriented channel routing},
  pages = {208-213},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512110},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512110},
  author = {Jitendra Khare and Sujoy Mitra and Pranab K. Nag and U. Maly and Rob A. Rutenbar}
}
@inproceedings{conf/vlsid/MehtaOI97,
  title = {A Simulation Methodology for Software Energy Evaluation},
  pages = {509-510},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568187},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568187},
  author = {Huzefa Mehta and Robert Michael Owens and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/X06a,
  title = {Message from the Program Chairs},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.117},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.117},
  author = {}
}
@inproceedings{conf/vlsid/DesaiNKPVK10,
  title = {High Speed Clock and Data Recovery Circuit with Novel Jitter Reduction Technique},
  pages = {300-305},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.104},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.104},
  crossref = {conf/vlsid/2010},
  author = {Kunal Desai and Rajasekhar Nagulapalli and Vijay Krishna and Rajkumar Palwai and Pravin Kumar Venkatesan and Vijay Khawshe}
}
@inproceedings{conf/vlsid/BeckerD97,
  title = {Decision Diagrams in Synthesis - Algorithms, Applications and Extensions},
  pages = {46-50},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567959},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567959},
  author = {Bernd Becker and Rolf Drechsler}
}
@inproceedings{conf/vlsid/AgrawalSSD93,
  title = {LATCHECK: A Latchup Checker for VLSI Layouts},
  pages = {230-235},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669685},
  author = {Aditya Agrawal and P. V. Srinivas and G. Sreenivas and Uttiya Dasgupta}
}
@inproceedings{conf/vlsid/JaekelBS94,
  title = {Laout Influenced Factorization of Boolean Functions},
  pages = {251-254},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282696},
  author = {Arunita Jaekel and Subir Bandyopadhyay and Abhijit Sengupta}
}
@inproceedings{conf/vlsid/SandhaSKN04,
  title = {Quantitative Model for Thermal Behaviour of an Analog Integrated Circuit},
  pages = {623-626},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260988},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260988},
  author = {Gagandeep S. Sandha and Pawan K. Singh and C. Pradeep Kumar and D. Nagchoudhuri}
}
@inproceedings{conf/vlsid/Mitra02,
  title = {Consumer Digitization: Accelerating DSP Applications, Growing VLSI Design Challenges},
  pages = {3-4},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994869},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994869},
  author = {Biswadip Mitra}
}
@inproceedings{conf/vlsid/BhojwaniMKC05,
  title = {A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) Based Multimode Systems},
  pages = {124-129},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.12},
  author = {Praveen Bhojwani and Rabi N. Mahapatra and Eun Jung Kim 0001 and Thomas Chen}
}
@inproceedings{conf/vlsid/IyerR03,
  title = {ESD Reliability Challenges for RF/Mixed Signal Design & Processing},
  pages = {20-21},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183108},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183108},
  author = {Natarajan Mahadeva Iyer and M. K. Radhakrishnan}
}
@inproceedings{conf/vlsid/MerkelK12,
  title = {Towards Thermal Profiling in CMOS/Memristor Hybrid RRAM Architectures},
  pages = {167-172},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.65},
  crossref = {conf/vlsid/2012},
  author = {Cory E. Merkel and Dhireesha Kudithipudi}
}
@inproceedings{conf/vlsid/AlupoaeiK04,
  title = {Energy Model Based Macrocell Placement for Wirelength Minimization},
  pages = {713-716},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261010},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261010},
  author = {Stelian Alupoaei and Srinivas Katkoori}
}
@inproceedings{conf/vlsid/LimST95,
  title = {A fast algorithm to test planar topological routability},
  pages = {8-12},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512069},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512069},
  author = {Andrew Lim and Sartaj K. Sahni and Venkat Thanvantri}
}
@inproceedings{conf/vlsid/JinIH97,
  title = {FAMAS: FAult Modeling via Adaptive Simulation},
  pages = {413-419},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568168},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568168},
  author = {Haiming Jin and Ravishankar K. Iyer and Mei-Chen Hsueh}
}
@inproceedings{conf/vlsid/MukherjeePRT09,
  title = {High-Speed On-Chip Event Counters for Embedded Systems},
  pages = {275-280},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.15},
  crossref = {conf/vlsid/2009},
  author = {Nilanjan Mukherjee and Artur Pogiel and Janusz Rajski and Jerzy Tyszer}
}
@inproceedings{conf/vlsid/HazariDS10,
  title = {Bottleneck Identification Techniques Leading to Simplified Performance Models for Efficient Design Space Exploration in VLSI Memory Systems},
  pages = {15-20},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.45},
  crossref = {conf/vlsid/2010},
  author = {Gautam Hazari and Madhav P. Desai and G. Srinivas}
}
@inproceedings{conf/vlsid/GoyalCRK05,
  title = {Multiple Fault Testing of Logic Resources of SRAM-Based FPGAs},
  pages = {742-747},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.122},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.122},
  author = {Saurabh Goyal and Mihir R. Choudhury and S. S. S. P. Rao and L. Kalyan Kumar}
}
@inproceedings{conf/vlsid/Srini92,
  title = {Field Programmable Gate Array (FPGA) Implementation of Digital Systems: An Alternative to ASIC},
  pages = {309-314},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658068},
  crossref = {conf/vlsid/1992},
  author = {Vason P. Srini}
}
@inproceedings{conf/vlsid/SkliarovaS08,
  title = {Recursive versus Iterative Algorithms for Solving Combinatorial Search Problems in Hardware},
  pages = {255-260},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.51},
  crossref = {conf/vlsid/2008},
  author = {Iouliia Skliarova and Valery Sklyarov}
}
@inproceedings{conf/vlsid/ManikandanVBARM10,
  title = {Implementation of a Novel Phoneme Recognition System Using TMS320C6713 DSP},
  pages = {27-32},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.11},
  crossref = {conf/vlsid/2010},
  author = {J. Manikandan and B. Venkataramani and M. Bhaskar and K. Ashish and R. Raghul and V. Mathangi}
}
@inproceedings{conf/vlsid/VinnakotaH94,
  title = {The Design of Analog Self-Checking Circuits},
  pages = {67-70},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282658},
  author = {Bapiraju Vinnakota and Ramesh Harjani}
}
@inproceedings{conf/vlsid/PainYOSOHWH99,
  title = {A Low-Power Digital Camera-on-a-Chip Implemented in CMOS Active Pixel Approach},
  pages = {26-31},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745119},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745119},
  author = {Bedabrata Pain and Guang Yang 0003 and Brita Olson and Timothy Shaw and Monico Ortiz and Julie Heynssens and Chris Wrigley and Charlie Ho}
}
@inproceedings{conf/vlsid/LienigJ05,
  title = {Electromigration-Aware Physical Design of Integrated Circuits},
  pages = {77-82},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.88},
  author = {Jens Lienig and Göran Jerke}
}
@inproceedings{conf/vlsid/Grover99,
  title = {Invited Talk: Quantum Computation},
  pages = {548-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745212},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745212},
  author = {Lov K. Grover}
}
@inproceedings{conf/vlsid/MukherjeeRT09,
  title = {Defect Aware to Power Conscious Tests - The New DFT Landscape},
  pages = {23-25},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.111},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.111},
  crossref = {conf/vlsid/2009},
  author = {Nilanjan Mukherjee and Janusz Rajski and Jerzy Tyszer}
}
@inproceedings{conf/vlsid/BasuKV09,
  title = {Variation-Aware Macromodeling and Synthesis of Analog Circuits Using Spline Center and Range Method and Dynamically Reduced Design Space},
  pages = {433-438},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.51},
  crossref = {conf/vlsid/2009},
  author = {Shubhankar Basu and Balaji Kommineni and Ranga Vemuri}
}
@inproceedings{conf/vlsid/KalariH92,
  title = {An Algorithm for M Shortest Routes for a Net},
  pages = {255-258},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658057},
  crossref = {conf/vlsid/1992},
  author = {Subba Rao V. Kalari and M. M. Hasan}
}
@inproceedings{conf/vlsid/Agarwal99,
  title = {Invited Talk: Embedded Test for Systems-on-a-Chip},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1999/0013/00/pvlsid1999001499-abs.html},
  author = {Vinod K. Agarwal}
}
@inproceedings{conf/vlsid/XiangWC92,
  title = {A Global Test Point Placement Algorithm of Combinational Circuits},
  pages = {227-232},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658052},
  crossref = {conf/vlsid/1992},
  author = {Dong Xiang and Daozheng Wei and Shisong Chen}
}
@inproceedings{conf/vlsid/ShrivastavaKKKB00,
  title = {Optimal Hardware/Software Partitioning for Concurrent Specification Using Dynamic Programming},
  pages = {110-113},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812593},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812593},
  author = {Aviral Shrivastava and Mohit Kumar and Sanjiv Kapoor and Shashi Kumar and M. Balakrishnan}
}
@inproceedings{conf/vlsid/PimentaVCM97,
  title = {The Design of A Digital IC for Thyristor Triggering},
  pages = {461-464},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568177},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568177},
  author = {Tales Cleber Pimenta and Luiz Lenarth G. Vermaas and Paulo César Crepaldi and Robson L. Moreno}
}
@inproceedings{conf/vlsid/KapadiaP14,
  title = {Process Variation Aware Synthesis of Application-Specific MPSoCs to Maximize Yield},
  pages = {270-275},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.53},
  crossref = {conf/vlsid/2014},
  author = {Nishit Ashok Kapadia and Sudeep Pasricha}
}
@inproceedings{conf/vlsid/JeyapaulMS09,
  title = {Code Transformations for TLB Power Reduction},
  pages = {413-418},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.39},
  crossref = {conf/vlsid/2009},
  author = {Reiley Jeyapaul and Sandeep Marathe and Aviral Shrivastava}
}
@inproceedings{conf/vlsid/NarangSJG15,
  title = {Statistical Analysis of 64Mb SRAM for Optimizing Yield and Write Performance},
  pages = {411-416},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.75},
  crossref = {conf/vlsid/2015},
  author = {Gaurav Narang and Pragya Sharma and Mansi Jain and Anuj Grover}
}
@inproceedings{conf/vlsid/DattaM02,
  title = {Definition, Design & Development of the IXE2424 Network Switch/Router ASIC},
  pages = {801-802},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995031},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995031},
  author = {T. Datta and C. S. Muralidharan}
}
@inproceedings{conf/vlsid/ChakrabortyM02,
  title = {Layout-Driven Timing Optimization by Generalized De Morgan Transform},
  pages = {647-654},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995009},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995009},
  author = {Supratik Chakraborty and Rajeev Murgai}
}
@inproceedings{conf/vlsid/AkellaG92,
  title = {From Process-Oriented Functional Specifications to Efficient Asynchronous Circuits},
  pages = {324-325},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658072},
  crossref = {conf/vlsid/1992},
  author = {Venkatesh Akella and Ganesh Gopalakrishnan}
}
@inproceedings{conf/vlsid/YenCC04,
  title = {A Compact Low-Power Buffer Amplifier with Dynamic Bias Control Technique},
  pages = {681-684},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261002},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261002},
  author = {Chih-Jen Yen and Wen-Yaw Chung and Mely Chen Chi}
}
@inproceedings{conf/vlsid/Miller06,
  title = {We Want It All, and We Want It Now!},
  pages = {29},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.170},
  author = {Richard Miller}
}
@inproceedings{conf/vlsid/KumarLGKZ14,
  title = {CARM: Congestion Adaptive Routing Method for On Chip Networks},
  pages = {240-245},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.48},
  crossref = {conf/vlsid/2014},
  author = {Manoj Kumar and Vijay Laxmi and Manoj Singh Gaur and Seok-Bum Ko and Mark Zwolinski}
}
@inproceedings{conf/vlsid/VeeramachaneniKVSSS08,
  title = {A Novel Carry-Look Ahead Approach to a Unified BCD and Binary Adder/Subtractor},
  pages = {547-552},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.80},
  crossref = {conf/vlsid/2008},
  author = {Sreehari Veeramachaneni and Kirthi M. Krishna and Prateek G. V. and Subroto S. and Bharat S. and M. B. Srinivas}
}
@inproceedings{conf/vlsid/MandrekarSC04,
  title = {Application of Wavelets and Generalized Pencil-Of-Function Method for the Extraction of Noise Current Spectrum and Simulation of Simultaneous Switching Noise},
  pages = {995-1000},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261060},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261060},
  author = {Rohan Mandrekar and Madhavan Swaminathan and Sungjun Chun}
}
@inproceedings{conf/vlsid/Prasad08,
  title = {Fast Congestion Aware Routing for Pin Assignment},
  pages = {343-347},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.110},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.110},
  crossref = {conf/vlsid/2008},
  author = {Shashank Prasad}
}
@inproceedings{conf/vlsid/RayDC07,
  title = {A New Pseudo-Boolean Satisfiability based approach to Power Mode Schedulability Analysis},
  pages = {95-102},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.16},
  author = {Sayak Ray and Pallab Dasgupta and P. P. Chakrabarti}
}
@inproceedings{conf/vlsid/MitraPC92,
  title = {Estimating the Complexity of Synthesized Designs from FSM Specifications},
  pages = {175-180},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658043},
  crossref = {conf/vlsid/1992},
  author = {Biswadip Mitra and Preeti Ranjan Panda and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/RohA00,
  title = {A Mixed-Signal BIST Scheme with Time-Division Multiplexing (TDM) Comparator and Counters},
  pages = {572-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812669},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812669},
  author = {Jeongjin Roh and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/KistSSMSS93,
  title = {A Mechanism for Fine-Grain Concurrent Sharing of Design Data Among CAD Tools},
  pages = {293-298},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669699},
  author = {Peter M. Kist and N. Simon and Mattie N. Sim and E. Marks and Kees Schot and A. Sarotama}
}
@inproceedings{conf/vlsid/KrishnapuraP09,
  title = {Negative Feedback System and Circuit Design},
  pages = {35-36},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.116},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.116},
  crossref = {conf/vlsid/2009},
  author = {Nagendra Krishnapura and Shanthi Pavan}
}
@inproceedings{conf/vlsid/TsaiLL03,
  title = {A Low Power-Delay Product Page-Based Address Bus Coding Method},
  pages = {521-526},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183187},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183187},
  author = {Chi-Ming Tsai and Guang-Wan Liao and Rung-Bin Lin}
}
@inproceedings{conf/vlsid/AggarwalTABK97,
  title = {A Novel Reconfigurable Co-Processor Architecture},
  pages = {370-375},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568155},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568155},
  author = {Gaurav Aggarwal and Nitin Thaper and Kamal Aggarwal and M. Balakrishnan and Shashi Kumar}
}
@inproceedings{conf/vlsid/DebnathT09,
  title = {Design for Manufacturability and Reliability in Nano Era},
  pages = {33-34},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.115},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.115},
  crossref = {conf/vlsid/2009},
  author = {Goutam Debnath and Paul J. Thadikaran}
}
@inproceedings{conf/vlsid/MurugavelRCC01,
  title = {Average Power in Digital CMOS Circuits using Least Square Estimation},
  pages = {215-220},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902663},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902663},
  author = {Ashok K. Murugavel and N. Ranganathan and Ramamurti Chandramouli and Srinath Chavali}
}
@inproceedings{conf/vlsid/BishnoiLGRZ15,
  title = {CERI: Cost-Effective Routing Implementation Technique for Network-on-Chip},
  pages = {59-64},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.15},
  crossref = {conf/vlsid/2015},
  author = {Rimpy Bishnoi and Vijay Laxmi and Manoj Singh Gaur and Radi Husin Bin Ramlee and Mark Zwolinski}
}
@proceedings{conf/vlsid/2012,
  editor = {Vishwani D. Agrawal},
  editor = {Srimat T. Chakradhar},
  title = {25th International Conference on VLSI Design, VLSID 2012, Hyderabad, India, January 7-11, 2012},
  publisher = {IEEE Computer Society},
  year = {2012},
  isbn = {978-1-4673-0438-2},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6167333},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2012/4638/00/index.html},
  booktitle = {VLSI Design},
  author = {}
}
@inproceedings{conf/vlsid/HurseyJK05,
  title = {Non-Manhattan Routing Using a Manhattan Router},
  pages = {445-450},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.124},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.124},
  author = {Edward Hursey and Nikhil Jayakumar and Sunil P. Khatri}
}
@inproceedings{conf/vlsid/LiuSM05,
  title = {Energy-Efficient Compressed Address Transmission},
  pages = {592-597},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.91},
  author = {Jiangjiang Liu and Krishnan Sundaresan and Nihar R. Mahapatra}
}
@inproceedings{conf/vlsid/IchiharaKIN03,
  title = {Channel Width Test Data Compression under a Limited Number of Test Inputs and Outputs},
  pages = {329-334},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183158},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183158},
  author = {Hideyuki Ichihara and Kozo Kinoshita and Koji Isodono and Shigeki Nishikawa}
}
@inproceedings{conf/vlsid/GaurZ04,
  title = {Integrating Self Testability with Design Space Exploration by a Controller based Estimation Technique},
  pages = {901-906},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261045},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261045},
  author = {Manoj Singh Gaur and Mark Zwolinski}
}
@inproceedings{conf/vlsid/MandalV97,
  title = {A Self-Biased High Performance Folded Cascode CMOS Op-Amp},
  pages = {429-434},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568171},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568171},
  author = {Pradip Mandal and V. Visvanathan}
}
@inproceedings{conf/vlsid/AshoueiSC08,
  title = {Reconfiguring CMOS as Pseudo N/PMOS for Defect Tolerance in Nano-Scale CMOS},
  pages = {27-32},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.104},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.104},
  crossref = {conf/vlsid/2008},
  author = {Maryam Ashouei and Adit D. Singh and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/KarfaSM13,
  title = {Verification of KPN Level Transformations},
  pages = {338-343},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.211},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.211},
  crossref = {conf/vlsid/2013},
  author = {Chandan Karfa and Dipankar Sarkar and Chittaranjan A. Mandal}
}
@inproceedings{conf/vlsid/MazumderKBG98,
  title = {Circuit Design using Resonant Tunneling Diodes},
  pages = {501-506},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646656},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646656},
  author = {Pinaki Mazumder and Shriram Kulkarni and Mayukh Bhattacharya and Alejandro F. González}
}
@inproceedings{conf/vlsid/RahulSAPV15,
  title = {A Wide Dynamic-Range Low-Power Signal Conditioning Circuit for Low-Side Current Sensing Application},
  pages = {265-270},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.51},
  crossref = {conf/vlsid/2015},
  author = {T. Rahul and Bibhudatta Sahoo and S. Arya and S. J. Parvathy and Veeresh Babu Vulligaddala}
}
@inproceedings{conf/vlsid/RavikumarPH96,
  title = {Estimation of Power from Module-level Netlists},
  pages = {324-325},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489623},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489623},
  author = {C. P. Ravikumar and Mukul R. Prasad and Lavmeet S. Hora}
}
@inproceedings{conf/vlsid/MallP92,
  title = {A Force Directed Hill-Climbing Placement Algorithm},
  pages = {251-254},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658056},
  crossref = {conf/vlsid/1992},
  author = {Rajib Mall and Lalit M. Patnaik}
}
@inproceedings{conf/vlsid/KumarS01,
  title = {Power-aware Multimedia Systems using Run-time Prediction},
  pages = {64-69},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902641},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902641},
  author = {Pavan Kumar and Mani B. Srivastava}
}
@inproceedings{conf/vlsid/LiWCR05,
  title = {Distance Restricted Scan Chain Reordering to Enhance Delay Fault Coverage},
  pages = {471-478},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.83},
  author = {Wei Li 0023 and Seongmoon Wang and Srimat T. Chakradhar and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/MaharatnaTKG06,
  title = {On the Implementation of a Low-Power IEEE 802.11a Compliant Viterbi Decoder},
  pages = {613-618},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.124},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.124},
  author = {Koushik Maharatna and Alfonso Troya and Milos Krstic and Eckhard Grass}
}
@inproceedings{conf/vlsid/ParasharRMS10,
  title = {A Hierarchical Methodology for Word-Length Optimization of Signal Processing Systems},
  pages = {318-323},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.66},
  crossref = {conf/vlsid/2010},
  author = {Karthick Parashar and Romuald Rocher and Daniel Menard and Olivier Sentieys}
}
@inproceedings{conf/vlsid/OuyangHKSd00,
  title = {Maximizing Wafer Productivity Through Layout Optimization},
  pages = {192-197},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812608},
  author = {Charles H. Ouyang and Hans T. Heineken and Jitendra Khare and Saghir A. Shaikh and M. d'Abreu}
}
@inproceedings{conf/vlsid/SithanandamK10,
  title = {A New Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications},
  pages = {230-234},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.65},
  crossref = {conf/vlsid/2010},
  author = {Radhakrishnan Sithanandam and Mamidala Jagadesh Kumar}
}
@inproceedings{conf/vlsid/RemersaroLRPR07,
  title = {Low Shift and Capture Power Scan Tests},
  pages = {793-798},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.101},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.101},
  author = {Santiago Remersaro and Xijiang Lin and Sudhakar M. Reddy and Irith Pomeranz and Janusz Rajski}
}
@inproceedings{conf/vlsid/ChanG10,
  title = {On Electrical Modeling of Imperfect Diffusion Patterning},
  pages = {224-229},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.23},
  crossref = {conf/vlsid/2010},
  author = {Tuck-Boon Chan and Puneet Gupta}
}
@inproceedings{conf/vlsid/PomeranzR98,
  title = {On Test Compaction Objectives for Combinational and Sequential Circuits},
  pages = {279-284},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646618},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646618},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/RaoSKN05,
  title = {Battery Model for Embedded Systems},
  pages = {105-110},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.61},
  author = {Venkat Rao and Gaurav Singhal and Anshul Kumar and Nicolas Navet}
}
@inproceedings{conf/vlsid/SinghCGDBK03,
  title = {SoC Synthesis with Automatic Hardware Software Interface Generation},
  pages = {585-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183197},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183197},
  author = {Amarjeet Singh 0002 and Amit Chhabra and Anup Gangwar and Basant Kumar Dwivedi and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/MisraSM14,
  title = {Design and Implementation of Safety Logic with Fine Impulse Test System for a Nuclear Reactor Shutdown System},
  pages = {198-203},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.41},
  crossref = {conf/vlsid/2014},
  author = {Manoj Kumar Misra and N. Sridhar and D. Thirugnana Murthy}
}
@inproceedings{conf/vlsid/FlaniganACLTP07,
  title = {Function-based ATPG for Path Delay Faults using the Launch-Off-Capture Scan Architecture},
  pages = {805-812},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.86},
  author = {Edward Flanigan and Rajsekhar Adapa and Hailong Cui and Michael Laisne and Spyros Tragoudas and Tsvetomir Petrov}
}
@inproceedings{conf/vlsid/Bose05,
  title = {Power-Aware, Reliable Microprocessor Design},
  pages = {3-6},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.142},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.142},
  author = {Pradip Bose}
}
@inproceedings{conf/vlsid/JaveyD06,
  title = {Carbon Nanotube Electronics},
  pages = {453-458},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.57},
  author = {Ali Javey and Hongjie Dai}
}
@inproceedings{conf/vlsid/BhaumikVL99,
  title = {A New Test Compression Scheme},
  pages = {95-99},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745131},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745131},
  author = {Basabi Bhaumik and G. S. Visweswaran and R. Lakshminarasimhan}
}
@inproceedings{conf/vlsid/DoganisC99,
  title = {Interconnect Simple, Accurate and Statistical Models Using On-Chip Measurements for Calibration},
  pages = {120-127},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745135},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745135},
  author = {Akis Doganis and James C. Chen}
}
@inproceedings{conf/vlsid/NicolescuMKYYCJ02,
  title = {Application of Multi-Domain and Multi-Language Cosimulation to an Optical MEM Switch Design},
  pages = {426-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994958},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994958},
  author = {Gabriela Nicolescu and S. Martinez and Lobna Kriaa and Wassim Youssef and Sungjoo Yoo and Benoît Charlot and Ahmed Amine Jerraya}
}
@inproceedings{conf/vlsid/PeddersenSJP05,
  title = {Rapid Embedded Hardware/Software System Generation},
  pages = {111-116},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.145},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.145},
  author = {Jorgen Peddersen and Seng Lin Shee and Andhi Janapsatya and Sri Parameswaran}
}
@inproceedings{conf/vlsid/CortadellaYG02,
  title = {Logic Design of Asynchronous Circuits (Tutorial Abstract)},
  pages = {26-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  url = {http://csdl.computer.org/comp/proceedings/vlsid/2002/1441/00/14410026.pdf},
  author = {Jordi Cortadella and Alexandre Yakovlev and Jim D. Garside}
}
@inproceedings{conf/vlsid/Schuurmans02,
  title = {Digital Watermarking},
  pages = {7-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994872},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994872},
  author = {Martin F. H. Schuurmans}
}
@inproceedings{conf/vlsid/BanerjeeCGDRR09,
  title = {Coping with Variations through System-Level Design},
  pages = {581-586},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.96},
  crossref = {conf/vlsid/2009},
  author = {Nilanjan Banerjee and Saumya Chandra and Swaroop Ghosh and Sujit Dey and Anand Raghunathan and Kaushik Roy}
}
@inproceedings{conf/vlsid/HoffmannFNP05,
  title = {A Methodology and Tooling Enabling Application Specific Processor Design},
  pages = {399-404},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.20},
  author = {Andreas Hoffmann and Frank Fiedler and Achim Nohl and Surender Parupalli}
}
@inproceedings{conf/vlsid/MenezesS01,
  title = {Optimization and Analysis Techniques for the Deep Submicron Regime},
  pages = {3-4},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2001.10019},
  author = {Noel Menezes and Sachin S. Sapatnekar}
}
@inproceedings{conf/vlsid/MoyadeNAG12,
  title = {Analog Processing Based Equalizer for 40 Gbps Coherent Optical Links in 90 nm CMOS},
  pages = {101-106},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.54},
  crossref = {conf/vlsid/2012},
  author = {Pawan Kumar Moyade and Nandakumar Nambath and Allmin Ansari and Shalabh Gupta}
}
@inproceedings{conf/vlsid/LauriaKK92,
  title = {A Partitioning Scheme For Multiple Pla Based Control Part Synthesis In Ideas},
  pages = {181-186},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658044},
  crossref = {conf/vlsid/1992},
  author = {Manu Lauria and Shashi Kumar and Anshul Kumar}
}
@inproceedings{conf/vlsid/KumarMMK06,
  title = {Active Crosstalk Cancel for High-Density Inductive Inter-chip Wireless Communication},
  pages = {271-276},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.31},
  author = {Amit Kumar 0002 and Noriyuki Miura and Muhammad Muqsith and Tadahiro Kuroda}
}
@inproceedings{conf/vlsid/WangS15,
  title = {An Efficient Transition Detector Exploiting Charge Sharing},
  pages = {298-303},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.57},
  crossref = {conf/vlsid/2015},
  author = {Yu Wang and Adit D. Singh}
}
@inproceedings{conf/vlsid/MeherMS15,
  title = {Low-Area and Low-Power Reconfigurable Architecture for Convolution-Based 1-D DWT Using 9/7 and 5/3 Filters},
  pages = {327-332},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.61},
  crossref = {conf/vlsid/2015},
  author = {Pramod Kumar Meher and Basant Kumar Mohanty and M. N. S. Swamy}
}
@inproceedings{conf/vlsid/BasaranGLLMRS99,
  title = {GeneSys: A Leaf-Cell Layout Synthesis System for GHz VLSI Designs},
  pages = {448-452},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745196},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745196},
  author = {Bulent Basaran and Kiran Ganesh and Raymond Y. K. Lau and Artour Levin and Miles McCoo and Srinivasan Rangarajan and Naresh Sehgal}
}
@inproceedings{conf/vlsid/SinghN97,
  title = {Synthesis for Logical Initializability of Synchronous Finite State Machines},
  pages = {76-81},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567964},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567964},
  author = {Montek Singh and Steven M. Nowick}
}
@inproceedings{conf/vlsid/AgrawalBPR99,
  title = {Digital Circuit Design for Minimum Transient Energy and a Linear Programming Method},
  pages = {434-439},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745194},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745194},
  author = {Vishwani D. Agrawal and Michael L. Bushnell and Ganapathy Parthasarathy and Rajesh Ramadoss}
}
@inproceedings{conf/vlsid/Jain98,
  title = {Panel: Challenges for Future Systems on a Chip},
  pages = {578-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1998.10001},
  author = {Rajeev Jain}
}
@inproceedings{conf/vlsid/Doganis00,
  title = {Interconnect Statistical Modeling: Structures and Measurement Methodologies},
  pages = {150},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812600},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812600},
  author = {Akis Doganis}
}
@inproceedings{conf/vlsid/DeyKAB07,
  title = {Embedded Support Vector Machine : Architectural Enhancements and Evaluation},
  pages = {685-690},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.73},
  author = {Soumyajit Dey and Monu Kedia and Niket Agarwal and Anupam Basu}
}
@inproceedings{conf/vlsid/PurohitLPCM09,
  title = {Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath},
  pages = {45-50},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.33},
  crossref = {conf/vlsid/2009},
  author = {Sohan Purohit and Marco Lanuzza and Stefania Perri and Pasquale Corsonello and Martin Margala}
}
@inproceedings{conf/vlsid/AgrawalL96,
  title = {Characteristic polynomial method for verification and test of combinational circuits},
  pages = {341-342},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489631},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489631},
  author = {Vishwani D. Agrawal and David Lee}
}
@inproceedings{conf/vlsid/CrosbieKKRC02,
  title = {Strategies for Improving Data Locality in Embedded Applications},
  pages = {631-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995007},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995007},
  author = {N. E. Crosbie and Mahmut T. Kandemir and Ibrahim Kolcu and J. Ramanujam and Alok N. Choudhary}
}
@inproceedings{conf/vlsid/DasK08b,
  title = {An Inversion-Based Synthesis Approach for Area and Power Efficient Arithmetic Sum-of-Products},
  pages = {653-659},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.18},
  crossref = {conf/vlsid/2008},
  author = {Sabyasachi Das and Sunil P. Khatri}
}
@inproceedings{conf/vlsid/LuA08,
  title = {Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation},
  pages = {527-532},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.29},
  crossref = {conf/vlsid/2008},
  author = {Yuanlin Lu and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/Klapproth02,
  title = {Embedded Tutorial: General Architectural Concepts for IP Core Re-Use},
  pages = {325-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994942},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994942},
  author = {P. Klapproth}
}
@inproceedings{conf/vlsid/KumarYC11,
  title = {Intra-Flit Skew Reduction for Asynchronous Bypass Channel in NoCs},
  pages = {238-243},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.73},
  crossref = {conf/vlsid/2011},
  author = {Reeshav Kumar and Yoon Seok Yang and Gwan Choi}
}
@inproceedings{conf/vlsid/NagallaH96,
  title = {Elimination of Dynamic Hazards from Signal Transition Graphs},
  pages = {382-388},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489639},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489639},
  author = {Radhakrishna Nagalla and Graham R. Hellestrand}
}
@inproceedings{conf/vlsid/RejimonB05,
  title = {An Accurate Probalistic Model for Error Detection},
  pages = {717-722},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.46},
  author = {Thara Rejimon and Sanjukta Bhanja}
}
@inproceedings{conf/vlsid/ChenCC95,
  title = {An efficient switching network fault diagnosis for reconfigurable VLSI/WSI array processors},
  pages = {349-354},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512137},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512137},
  author = {Yung-Yuan Chen and Ching-Hwa Cheng and Jwu-E Chen}
}
@inproceedings{conf/vlsid/JainKK00,
  title = {Evaluation of Various Routing Architectures for Multi-FPGA Boards},
  pages = {262-267},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812619},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812619},
  author = {Sushil Chandra Jain and Shashi Kumar and Anshul Kumar}
}
@inproceedings{conf/vlsid/X06d,
  title = {Program Committee},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.136},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.136},
  author = {}
}
@inproceedings{conf/vlsid/RomeroPM05,
  title = {An Operational Amplifier Model for Test Planning at Behavioral Level},
  pages = {812-815},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.51},
  author = {Eduardo Romero and Gabriela Peretti and Carlos A. Marqués}
}
@inproceedings{conf/vlsid/KapadiaP12,
  title = {A Power Delivery Network Aware Framework for Synthesis of 3D Networks-on-Chip with Multiple Voltage Islands},
  pages = {262-267},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.81},
  crossref = {conf/vlsid/2012},
  author = {Nishit Ashok Kapadia and Sudeep Pasricha}
}
@inproceedings{conf/vlsid/NagVR99,
  title = {VLSI Signal Processing in FPGAs},
  pages = {609},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1999/0013/00/00130609.pdf},
  author = {Sudip Nag and H. K. Verma and Kaushik Roy}
}
@inproceedings{conf/vlsid/LinKM92,
  title = {A New Accurate and Efficient Timing Simulator},
  pages = {281-286},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658063},
  crossref = {conf/vlsid/1992},
  author = {Shen Lin and Ernest S. Kuh and Malgorzata Marek-Sadowska}
}
@inproceedings{conf/vlsid/Pease99,
  title = {Invited Talk: The Information Appliance and Its Interface to the Analog World: Easy - Or Not So Easy},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1999/0013/00/pvlsid1999002924-abs.html},
  author = {Robert A. Pease}
}
@inproceedings{conf/vlsid/KumarV03,
  title = {A New Lateral SiGe-Base PNM Schottky Collector Bipolar Transistor on SOI for Non-saturating VLSI Logic Design},
  pages = {489-492},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183181},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183181},
  author = {M. Jagadesh Kumar and D. Venkateshrao}
}
@inproceedings{conf/vlsid/SrinivasP93,
  title = {A Simulation-Based Test Generation Scheme Using Genetic Algorithms},
  pages = {132-135},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669663},
  author = {M. Srinivas and Lalit M. Patnaik}
}
@inproceedings{conf/vlsid/Werner08,
  title = {VSI Standards, Current Status and Future Work},
  pages = {732},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.142},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.142},
  crossref = {conf/vlsid/2008},
  author = {Kathy Werner}
}
@inproceedings{conf/vlsid/SenGGC04,
  title = {Design of Power Amplifiers at 2.4 GHz/900 MHz and Implementation of On-chip Linearization Technique in 0.18/0.25 ?I`m CMOS},
  pages = {410-415},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260957},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260957},
  author = {Padmanava Sen and Vipul Garg and Ramesh Garg and Nirmal B. Chakrabarti}
}
@inproceedings{conf/vlsid/RaoVS12,
  title = {Embedded Tutorial ET2: Digital Subscriber Line},
  pages = {33-34},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.41},
  crossref = {conf/vlsid/2012},
  author = {M. Kalyana Kumar Rao and Shantha Kumari P. V. and Boopalan Sellappan}
}
@inproceedings{conf/vlsid/PalPP97,
  title = {An Algorithm for Finding a Non-Trivial Lower Bound for Channel Routing},
  pages = {531-533},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568200},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568200},
  author = {Rajat K. Pal and Sudebkumar Prasant Pal and Ajit Pal}
}
@inproceedings{conf/vlsid/PavanK08,
  title = {Oversampling Analog-to-Digital Converter Design},
  pages = {7},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.130},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.130},
  crossref = {conf/vlsid/2008},
  author = {Shanthi Pavan and Nagendra Krishnapura}
}
@inproceedings{conf/vlsid/Patel07,
  title = {Tutorial IND2A: Embedded Systems Design with Xilinx Virtex-5 Series FPGA},
  pages = {16},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.163},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.163},
  author = {Parimal Patel}
}
@inproceedings{conf/vlsid/McGeerSBS93,
  title = {Minimization of Logic Functions Using Essential Signature Sets},
  pages = {323-328},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669704},
  author = {Patrick C. McGeer and Jagesh V. Sanghavi and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@inproceedings{conf/vlsid/HigginsB00,
  title = {Core Based ASIC Design},
  pages = {10},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812576},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812576},
  author = {Frank P. Higgins and Sudipta Bhawmik}
}
@inproceedings{conf/vlsid/Ramirez-AnguloKGGLC08,
  title = {An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated CMOS Comparators},
  pages = {294-299},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.30},
  crossref = {conf/vlsid/2008},
  author = {Jaime Ramírez-Angulo and Lalitha Mohana Kalyani-Garimella and Annajirao Garimella and Sri Raga Sudha Garimella and Antonio J. López-Martín and Ramón González Carvajal}
}
@inproceedings{conf/vlsid/SinghG12,
  title = {Buffer Design and Eye-Diagram Based Characterization of a 20 GS/s CMOS DAC},
  pages = {96-100},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.53},
  crossref = {conf/vlsid/2012},
  author = {Mohit Singh and Shalabh Gupta}
}
@inproceedings{conf/vlsid/YoonYKK04,
  title = {Charge-Sharing-Problem Reduced Split-Path Domino Logic},
  pages = {201-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260925},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260925},
  author = {Seoksoo Yoon and Seok-Ryong Yoon and Seon Wook Kim and Chulwoo Kim}
}
@inproceedings{conf/vlsid/SheridanLKV14,
  title = {A Coverage Guided Mining Approach for Automatic Generation of Succinct Assertions},
  pages = {68-73},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.19},
  crossref = {conf/vlsid/2014},
  author = {David Sheridan and Lingyi Liu and Hyungsul Kim and Shobha Vasudevan}
}
@inproceedings{conf/vlsid/GhoseD94,
  title = {Response Pipelined CAM Chips: The First Generation and Beyond},
  pages = {365-368},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282720},
  author = {Kanad Ghose and V. Anand Dharmaraj}
}
@inproceedings{conf/vlsid/AmrouchH11,
  title = {Self-Immunity Technique to Improve Register File Integrity Against Soft Errors},
  pages = {189-194},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.68},
  crossref = {conf/vlsid/2011},
  author = {Hussam Amrouch and Jörg Henkel}
}
@inproceedings{conf/vlsid/PrasadVPB14,
  title = {Improved Design Methodology for the Development of Electrically Actuated MEMS Structures},
  pages = {499-503},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.93},
  crossref = {conf/vlsid/2014},
  author = {A. V. S. S. Prasad and K. P. Venkatesh and Rudra Pratap and Navakanta Bhat}
}
@inproceedings{conf/vlsid/Raghunathan12,
  title = {Embedded Tutorial ET4: Advanced Techniques for Programming Networked Embedded Systems},
  pages = {36-37},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.39},
  crossref = {conf/vlsid/2012},
  author = {Vijay Raghunathan}
}
@inproceedings{conf/vlsid/MohanC95,
  title = {Combined optimization of area and testability during state assignment of PLA-based FSM's},
  pages = {408-413},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512148},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512148},
  author = {Chunduri Rama Mohan and Partha Pratim Chakrabarti}
}
@inproceedings{conf/vlsid/GaneshpureK09,
  title = {An ILP Based ATPG Technique for Multiple Aggressor Crosstalk Faults Considering the Effects of Gate Delays},
  pages = {233-238},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.10},
  crossref = {conf/vlsid/2009},
  author = {Kunal P. Ganeshpure and Sandip Kundu}
}
@inproceedings{conf/vlsid/YoshidaSKF02,
  title = {Simultaneous Circuit Transformation and Routing},
  pages = {479-483},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994966},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994966},
  author = {Hiroaki Yoshida and Motohiro Sera and Masao Kubo and Masahiro Fujita}
}
@inproceedings{conf/vlsid/ZhongJ04,
  title = {Dynamic Power Optimization of Interactive Systems},
  pages = {1041-1047},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261067},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261067},
  author = {Lin Zhong and Niraj K. Jha}
}
@inproceedings{conf/vlsid/SalimathDCM10,
  title = {A 6 bit 800MHz TIADC Based on Successive Approximation in 65nm Standard CMOS Process},
  pages = {312-317},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.55},
  crossref = {conf/vlsid/2010},
  author = {Arunkumar Salimath and Chandrajit Debnath and Kallol Chatterjee and Sushanta K. Mandal}
}
@inproceedings{conf/vlsid/RebonattoHS14,
  title = {EME Electric Supervision Embedded on Gas Panel with Microshock Dangerousness Degree},
  pages = {180-185},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.38},
  crossref = {conf/vlsid/2014},
  author = {Marcelo Trindade Rebonatto and Fabiano Passuelo Hessel and Luiz Eduardo Schardong Spalding}
}
@inproceedings{conf/vlsid/KhannaNC14,
  title = {Pipelined Non-strobed Sensing Scheme for Lowering BL Swing in Nano-scale Memories},
  pages = {139-144},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.31},
  crossref = {conf/vlsid/2014},
  author = {Sudhanshu Khanna and Satyanand Nalam and Benton H. Calhoun}
}
@inproceedings{conf/vlsid/WangXRV07,
  title = {Soft Error Rate Analysis for Combinational Logic Using An Accurate Electrical Masking Model},
  pages = {165-170},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.145},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.145},
  author = {Feng Wang 0004 and Yuan Xie 0001 and R. Rajaraman and Balaji Vaidyanathan}
}
@inproceedings{conf/vlsid/MovvaS03,
  title = {A Novel Architecture for Lifting-Based Discrete Wavelet Transform for JPEG2000 Standard suitable for VLSI},
  pages = {202-207},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183137},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183137},
  author = {Srikar Movva and S. Srinivasan 0001}
}
@inproceedings{conf/vlsid/Nanda97,
  title = {Media Processors},
  pages = {244-246},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568083},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568083},
  author = {Sunil Nanda}
}
@inproceedings{conf/vlsid/LiYM06,
  title = {A Rail-to-Rail I/O Operational Amplifier with 0.5% gm Fluctuation Using Double P-channel Differential Input Pairs},
  pages = {563-568},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.23},
  author = {Zhiyuan Li and Mingyan Yu and Jianguo Ma}
}
@inproceedings{conf/vlsid/FlottesGLP92,
  title = {A New Reliable Method for Delay-Fault Diagnosis},
  pages = {12-16},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658014},
  crossref = {conf/vlsid/1992},
  author = {Marie-Lise Flottes and Patrick Girard and Christian Landrault and Serge Pravossoudovitch}
}
@inproceedings{conf/vlsid/Mandal04,
  title = {A Narrow Pulse- Suppressing Filter For Input Buffer},
  pages = {701-704},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261007},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261007},
  author = {Pradip Mandal}
}
@inproceedings{conf/vlsid/AinD15,
  title = {Monitoring AMS Simulation: From Assertions to Features},
  pages = {429-434},
  year = {2015},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.78},
  crossref = {conf/vlsid/2015},
  author = {Antara Ain and Pallab Dasgupta}
}
@inproceedings{conf/vlsid/VossM04,
  title = {A Framework for Low Power Audio Design},
  pages = {1048-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261068},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261068},
  author = {Nikolaus Voß and Bärbel Mertsching}
}
@inproceedings{conf/vlsid/BalakrishnanC95,
  title = {Partial scan design for technology mapped circuits},
  pages = {283-287},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512125},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512125},
  author = {Arun Balakrishnan and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/PrabhakarMSVA15,
  title = {NFC for Pervasive Healthcare Monitoring},
  pages = {75-80},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.18},
  crossref = {conf/vlsid/2015},
  author = {T. V. Prabhakar and Ujwal Mysore and Uday Saini and K. J. Vinoy and Bharadwaj Amruthur}
}
@inproceedings{conf/vlsid/Abrar04,
  title = {Cycle-Accurate Energy Model and Source-Independent Characterization Methodology for Embedded Processors},
  pages = {749-752},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261018},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261018},
  author = {Syed Saif Abrar}
}
@inproceedings{conf/vlsid/Parekhji03,
  title = {Testing Embedded Cores and SOCs-DFT, ATPG and BIST Solutions},
  pages = {17},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183106},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183106},
  author = {Rubin A. Parekhji}
}
@inproceedings{conf/vlsid/NormanPKS04,
  title = {Evaluating the Reliability of Defect-Tolerant Architectures for Nanotechnology with Probabilistic Model Checking},
  pages = {907-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261046},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261046},
  author = {Gethin Norman and David Parker 0001 and Marta Z. Kwiatkowska and Sandeep K. Shukla}
}
@inproceedings{conf/vlsid/BhattacharyaML01,
  title = {Fd-Tlm Electromagnetic Field Simulation Of High-Speed Iii-V Heterojunction Bipolar Transistor Digital Logic Gates},
  pages = {470-474},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902702},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902702},
  author = {Mayukh Bhattacharya and Pinaki Mazumder and Ronald J. Lomax}
}
@inproceedings{conf/vlsid/KoohiMHP08,
  title = {High-Level Modeling Approach for Analyzing the Effects of Traffic Models on Power and Throughput in Mesh-Based NoCs},
  pages = {415-420},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.40},
  crossref = {conf/vlsid/2008},
  author = {Somayyeh Koohi and Mohammad Mirza-Aghatabar and Shaahin Hessabi and Massoud Pedram}
}
@proceedings{conf/vlsid/2011,
  title = {VLSI Design 2011: 24th International Conference on VLSI Design, IIT Madras, Chennai, India, 2-7 January 2011},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2011},
  isbn = {978-0-7695-4348-2},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5716645},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2011/4348/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/WangZSS15,
  title = {Sensitivity Analysis Based Predictive Modeling for MPSoC Performance and Energy Estimation},
  pages = {511-516},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.92},
  crossref = {conf/vlsid/2015},
  author = {Hongwei Wang and Ziyuan Zhu and Jinglin Shi and Yongtao Su}
}
@inproceedings{conf/vlsid/ChowdhuryC94,
  title = {Architecture for VLSI Design of CA Based Byte Error Correcting Code Decoders},
  pages = {283-286},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282703},
  author = {Dipanwita Roy Chowdhury and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/ChaudhuriMJ12,
  title = {Accurate Leakage Estimation for FinFET Standard Cells Using the Response Surface Methodology},
  pages = {238-244},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.77},
  crossref = {conf/vlsid/2012},
  author = {Sourindra Chaudhuri and Prateek Mishra and Niraj K. Jha}
}
@inproceedings{conf/vlsid/RamadossB96,
  title = {Test generation for mixed-signal devices using signal flow graphs},
  pages = {242-248},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489493},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489493},
  author = {Rajesh Ramadoss and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/CasseauD94,
  title = {A Linear Systolic Array for LU Decomposition},
  pages = {353-358},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282718},
  author = {Emmanuel Casseau and Dominique Degrugillier}
}
@inproceedings{conf/vlsid/PuttegowdaWPDAD03,
  title = {A Run-Time Reconfigurable System for Gene-Sequence Searching},
  pages = {561-566},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183193},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183193},
  author = {Kiran Puttegowda and William Worek and Nicholas Pappas and Anusha Dandapani and Peter Athanas and Allan Dickerman}
}
@inproceedings{conf/vlsid/LeBS07,
  title = {Test Time Reduction to Test for Path-Delay Faults using Enhanced Random-Access Scan},
  pages = {769-774},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.156},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.156},
  author = {Kim T. Le and Dong Hyun Baik and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/CengizC06,
  title = {A Progressive Two-Stage Global Routing for Macro-Cell Based Designs},
  pages = {777-780},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.22},
  author = {Alkan Cengiz and Tom W. Chen}
}
@inproceedings{conf/vlsid/AzizW94,
  title = {On Testability of Differential Split-Level CMOS Circuits},
  pages = {191-196},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282683},
  author = {S. M. Aziz and W. A. J. Waller}
}
@inproceedings{conf/vlsid/KumarRG07,
  title = {MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip},
  pages = {527-533},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.102},
  author = {T. S. Rajesh Kumar and C. P. Ravikumar and R. Govindarajan}
}
@inproceedings{conf/vlsid/SahooR12,
  title = {A High Speed FIR Filter Architecture Based on Novel Higher Radix Algorithm},
  pages = {68-73},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.48},
  crossref = {conf/vlsid/2012},
  author = {S. K. Sahoo and K. Srinivasa Reddy}
}
@inproceedings{conf/vlsid/YanH95,
  title = {A new fuzzy-clustering-based approach for two-way circuit partitioning},
  pages = {359-364},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512139},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512139},
  author = {Jin-Tai Yan and Pei-Yung Hsiao}
}
@inproceedings{conf/vlsid/Khaira99,
  title = {nvited Talk: Micro-2010: Lead Microprocessor for 2010 - Myth or Reality?},
  pages = {157-159},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745141},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745141},
  author = {Manpreet S. Khaira}
}
@inproceedings{conf/vlsid/GuptaE05,
  title = {Synthesis of Asynchronous Circuits Using Early Data Validity},
  pages = {799-803},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.156},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.156},
  author = {Nitin Gupta and Doug A. Edwards}
}
@inproceedings{conf/vlsid/YangWL94,
  title = {VLSI Architecture for HDTV Motion Estimation Based on Block-Matching Algorithm},
  pages = {287-290},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282704},
  author = {Feng-Ming Yang and Stefan Wolter and Rainer Laur}
}
@inproceedings{conf/vlsid/HengsterDB94,
  title = {Testability Properties of Local Circuit Transformations with Respect to the Robust Path-Delay-Fault Model},
  pages = {123-126},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282669},
  author = {Harry Hengster and Rolf Drechsler and Bernd Becker}
}
@inproceedings{conf/vlsid/PimpalkhuteP14,
  title = {NoC Scheduling for Improved Application-Aware and Memory-Aware Transfers in Multi-core Systems},
  pages = {234-239},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.47},
  crossref = {conf/vlsid/2014},
  author = {Tejasi Pimpalkhute and Sudeep Pasricha}
}
@inproceedings{conf/vlsid/RaoBK93,
  title = {DESSERT: Design Space Exploration of RT Level Components},
  pages = {299-304},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669700},
  author = {M. V. Rao and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/SaldanhaSBS95,
  title = {Functional clock schedule optimization},
  pages = {93-98},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512084},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512084},
  author = {Alexander Saldanha and Narendra V. Shenoy and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@inproceedings{conf/vlsid/JosephHLRPCG15,
  title = {FirmLeak: A Framework for Efficient and Accurate Runtime Estimation of Leakage Power by Firmware},
  pages = {464-469},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.84},
  crossref = {conf/vlsid/2015},
  author = {Arun Joseph and Anand Haridass and Charles Lefurgy and Spandana Rachamalla and Sreekanth Pai and Diyanesh Chinnakkonda and Vidushi Goyal}
}
@inproceedings{conf/vlsid/BhavsarT01,
  title = {Observability Register Architecture For Efficient Production Test And Debug Of Vlsi Circuits},
  pages = {385-390},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902689},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902689},
  author = {Dilip K. Bhavsar and Rishan Tan}
}
@inproceedings{conf/vlsid/ChenM13,
  title = {Assertion-Based Functional Consistency Checking between TLM and RTL Models},
  pages = {320-325},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.208},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.208},
  crossref = {conf/vlsid/2013},
  author = {Mingsong Chen and Prabhat Mishra}
}
@inproceedings{conf/vlsid/PaulC00,
  title = {Application of GF(2p) CA in Burst Error Correcting Codes},
  pages = {562-567},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812667},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812667},
  author = {Kolin Paul and Dipanwita Roy Chowdhury}
}
@inproceedings{conf/vlsid/LambrechtsRJCV08,
  title = {Energy-Aware Interconnect Optimization for a Coarse Grained Reconfigurable Processor},
  pages = {201-207},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.25},
  crossref = {conf/vlsid/2008},
  author = {Andy Lambrechts and Praveen Raghavan and Murali Jayapala and Francky Catthoor and Diederik Verkest}
}
@inproceedings{conf/vlsid/Rhines05,
  title = {Moore's Law is Unconstitutional},
  pages = {31-32},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1383247},
  author = {Walden C. Rhines}
}
@inproceedings{conf/vlsid/RoyBCC11,
  title = {Layout-Aware Solution Preparation for Biochemical Analysis on a Digital Microfluidic Biochip},
  pages = {171-176},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.55},
  crossref = {conf/vlsid/2011},
  author = {Sudip Roy 0001 and Bhargab B. Bhattacharya and Partha Pratim Chakrabarti and Krishnendu Chakrabarty}
}
@inproceedings{conf/vlsid/RadojevicSR06,
  title = {Design of Heterogeneous Embedded Systems Using DFCharts Model of Computation},
  pages = {461-464},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.67},
  author = {Ivan Radojevic and Zoran A. Salcic and Partha S. Roop}
}
@inproceedings{conf/vlsid/YangG98,
  title = {A Case Analysis of System Partitioning and Its Relationship To High-Level Synthesis Tasks},
  pages = {442-448},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646647},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646647},
  author = {Zhang Yang and Rajesh K. Gupta}
}
@inproceedings{conf/vlsid/SienickiBAA95,
  title = {An asynchronous algorithm for sequential circuit test generation on a network of workstations},
  pages = {36-41},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512074},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512074},
  author = {James Sienicki and Michael L. Bushnell and Prathima Agrawal and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/GovindarajanSLV00,
  title = {A Technique for Dynamic High-Level Exploration During Behavioral-Partitioning for Multi-Device Architectures},
  pages = {212-219},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812611},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812611},
  author = {Sriram Govindarajan and Vinoo Srinivasan and Preetham Lakshmikanthan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/JaganHKEMK10,
  title = {Impact of Temperature on Test Quality},
  pages = {276-281},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.49},
  crossref = {conf/vlsid/2010},
  author = {Lavanya Jagan and Camelia Hora and Bram Kruseman and Stefan Eichenberger and Ananta K. Majhi and V. Kamakoti}
}
@inproceedings{conf/vlsid/SelvarajNL98,
  title = {Decomposition Strategies and their Performance in Fpga-Based Technology Mapping},
  pages = {388-393},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646639},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646639},
  author = {Henry Selvaraj and Miroslawa Nowicka and Tadeusz Luba}
}
@inproceedings{conf/vlsid/TehranipoorF14,
  title = {Tutorial T4: All You Need to Know about Hardware Trojans and Counterfeit ICs},
  pages = {9-10},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.119},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.119},
  crossref = {conf/vlsid/2014},
  author = {Mohammad Tehranipoor and Domenic Forte}
}
@inproceedings{conf/vlsid/MukhopadhyayJR07,
  title = {An Efficient Design of Cellular Automata Based Cryptographically Robust One-Way Function},
  pages = {842-853},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.31},
  author = {Debdeep Mukhopadhyay and Pallavi Joshi and Dipanwita Roy Chowdhury}
}
@inproceedings{conf/vlsid/VasudevanVA07,
  title = {Efficient Microprocessor Verification using Antecedent Conditioned Slicing},
  pages = {43-49},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.70},
  author = {Shobha Vasudevan and Vinod Viswanath and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/NarasimhuluR06,
  title = {Embedded Tutorial: Analog Circuit Performance Issues with Aggressively Scaled Gate Oxide CMOS Technologies},
  pages = {45-50},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.84},
  author = {K. Narasimhulu and V. Ramgopal Rao}
}
@inproceedings{conf/vlsid/ThapliyalR09,
  title = {Conservative QCA Gate (CQCA) for Designing Concurrently Testable Molecular QCA Circuits},
  pages = {511-516},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.75},
  crossref = {conf/vlsid/2009},
  author = {Himanshu Thapliyal and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/ShrivastavaC05,
  title = {Crosstalk Noise Analysis at Multiple Frequencies},
  pages = {342-347},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.71},
  author = {Sachin Shrivastava and Sreeram Chandrasekar}
}
@inproceedings{conf/vlsid/MohammadS03,
  title = {Electrical Model For Program Disturb Faults in Non-Volatile Memories},
  pages = {217-222},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183139},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183139},
  author = {Mohammad Gh. Mohammad and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/ZhaoNP01,
  title = {A Graph Traversal Based Framework For Sequential Logic Implication With An Application To C-Cycle Redundancy Identification},
  pages = {163-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902656},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902656},
  author = {Jian-Kun Zhao and Jeffrey A. Newquist and Janak H. Patel}
}
@inproceedings{conf/vlsid/JoshiHWSC00,
  title = {A Low Power 900 MHz Register File (8 Ports, 32 Words x 64 Bits) in 1.8V, 0.25µm SOI Technology},
  pages = {44-49},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812583},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812583},
  author = {Rajiv V. Joshi and Wei Hwang and S. C. Wilson and Ghavam V. Shahidi and Ching-Te Chuang}
}
@inproceedings{conf/vlsid/X09,
  title = {Solutions for a small car - Made for India and Made in India},
  pages = {19},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.109},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.109},
  crossref = {conf/vlsid/2009},
  author = {}
}
@inproceedings{conf/vlsid/JindalA04,
  title = {Carry Circuitry for LUT-Based FPGA},
  pages = {731-734},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261014},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261014},
  author = {Varun Jindal and Alpana Agarwal}
}
@inproceedings{conf/vlsid/ZhangRB99,
  title = {POWERTEST: A Tool for Energy Conscious Weighted Random Pattern Testing},
  pages = {416-422},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745191},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745191},
  author = {Xiaodong Zhang 0010 and Kaushik Roy and Sudipta Bhawmik}
}
@inproceedings{conf/vlsid/KumariK14,
  title = {Analysis of Nanoscale Strained-Si/SiGe MOSFETs including Source/Drain Series Resistance through a Multi-iterative Technique},
  pages = {427-432},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.80},
  crossref = {conf/vlsid/2014},
  author = {Amrita Kumari and Subindu Kumar}
}
@inproceedings{conf/vlsid/Claeys04,
  title = {Technological Challenges of Advanced CMOS Processing and Their Impact on Design Aspects},
  pages = {275-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260936},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260936},
  author = {Cor Claeys}
}
@inproceedings{conf/vlsid/MajumderBAB99,
  title = {A Complete Characterization of Path Delay Faults through Stuck-at Faults},
  pages = {492-497},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745203},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745203},
  author = {Subhashis Majumder and Bhargab B. Bhattacharya and Vishwani D. Agrawal and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/LinPR98,
  title = {MIX: A Test Generation System for Synchronous Sequential Circuits},
  pages = {456-463},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646649},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646649},
  author = {Xijiang Lin and Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/NalamasuWCBKK01,
  title = {Invited Paper: Extending Resolution Limits of IC Fabrication Technology: Demonstration by Device Fabrication and Circuit Performance},
  pages = {469},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902701},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902701},
  author = {Omkaram Nalamasu and Pat G. Watson and Raymond A. Cirelli and Jeff Bude and Isik C. Kizilyalli and Ross A. Kohler}
}
@inproceedings{conf/vlsid/PrasadK09,
  title = {Simultaneous Routing and Feedthrough Algorithm to Decongest Top Channel},
  pages = {399-403},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.83},
  crossref = {conf/vlsid/2009},
  author = {Shashank Prasad and Anuj Kumar}
}
@inproceedings{conf/vlsid/WangR96,
  title = {Maximum power estimation for CMOS circuits using deterministic and statistic approaches},
  pages = {364-369},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489636},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489636},
  author = {Chuan-Yu Wang and Kaushik Roy}
}
@inproceedings{conf/vlsid/NatarajanSD94,
  title = {nOHM - A Multi-Process Device Synthesis Tool for Lateral DMOS Structures},
  pages = {323-327},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282712},
  author = {Srikanth Natarajan and Debapriya Sahu and Sattam Dasgupta}
}
@inproceedings{conf/vlsid/ShankaranarayanaSVJVRUSSTMAP02,
  title = {Challenges in the Design of a Scalable Data-Acquisition and Processing System-on-Silicon},
  pages = {781-788},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2002.10000},
  author = {Karanth Shankaranarayana and Soujanna Sarkar and R. Venkatraman and Shyam S. Jagini and N. Venkatesh and Jagdish C. Rao and H. Udayakumar and M. Sambandam and K. P. Sheshadri and S. Talapatra and Parag Mhatre and Jais Abraham and Rubin A. Parekhji}
}
@inproceedings{conf/vlsid/SalujaK04,
  title = {Performance Analysis of Inter Cluster Communication Methods in VLIW Architecture},
  pages = {761-764},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261021},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261021},
  author = {Sourabh Saluja and Anshul Kumar}
}
@inproceedings{conf/vlsid/NarasimhamurthyP09,
  title = {Impact of Bias Voltage on Magnetic Inductance of Carbon Nanotube Interconnects},
  pages = {505-510},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.21},
  crossref = {conf/vlsid/2009},
  author = {K. C. Narasimhamurthy and Roy P. Paily}
}
@inproceedings{conf/vlsid/RahamanDB04,
  title = {Easily Testable Realization of GRM and ESOP Networks for Detecting Stuck-at and Bridging Faults},
  pages = {487-492},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260968},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260968},
  author = {Hafizur Rahaman and Debesh K. Das and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/PrabhaM06,
  title = {Reinforcement Temporal Difference Learning Scheme for Dynamic Energy Management in Embedded Systems},
  pages = {645-650},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.141},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.141},
  author = {Viswanathan Lakshmi Prabha and Elwin Chandra Monie}
}
@inproceedings{conf/vlsid/KhanWM06,
  title = {A Single Supply Level Shifter for Multi-Voltage Systems},
  pages = {557-560},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.24},
  author = {Qadeer Ahmad Khan and Sanjay Kumar Wadhwa and Kulbhushan Misri}
}
@inproceedings{conf/vlsid/Oliveira07,
  title = {Nexperia Computing Architecture for Connected Consumer Applications},
  pages = {31},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.115},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.115},
  author = {J. Augusto de Oliveira}
}
@inproceedings{conf/vlsid/HenryLNFP11,
  title = {MEMS-Based Power Gating for Highly Scalable Periodic and Event-Driven Processing},
  pages = {286-291},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.66},
  crossref = {conf/vlsid/2011},
  author = {Michael B. Henry and Robert Lyerly and Leyla Nazhandali and Adam Fruehling and Dimitrios Peroulis}
}
@inproceedings{conf/vlsid/Chakrabarty05,
  title = {Design, Testing, and Applications of Digital Microfluidics-Based Biochips},
  pages = {221-226},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.78},
  author = {Krishnendu Chakrabarty}
}
@inproceedings{conf/vlsid/MathurRBCBB07,
  title = {JouleQuest: An Accurate Power Model for the StarCore DSP Platform},
  pages = {521-526},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.95},
  author = {Ashish Mathur and Sourav Roy and Rajat Bhatia and Arup Chakraborty and Vijay Bhargava and Jatin Bhartia}
}
@inproceedings{conf/vlsid/JainBK01,
  title = {ASIP Design Methodologies : Survey and Issues},
  pages = {76-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902643},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902643},
  author = {Manoj Kumar Jain and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/RusuSSN02,
  title = {Trends and Challenges in VLSI Technology Scaling towards 100nm (Tutorial Abstract)},
  pages = {16-17},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994875},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994875},
  author = {Stefan Rusu and Manoj Sachdev and Christer Svensson and Bram Nauta}
}
@inproceedings{conf/vlsid/BanerjeeMC05,
  title = {Computer Aided Test (CAT) Tool for Mixed Signal SOCs},
  pages = {787-790},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.67},
  author = {Shibaji Banerjee and Debdeep Mukhopadhyay and Dipanwita Roy Chowdhury}
}
@inproceedings{conf/vlsid/ChopraVB04,
  title = {Efficient Algorithms for Identifying the Minimum Leakage States in CMOS Combinational Logic},
  pages = {240-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260931},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260931},
  author = {Kaviraj Chopra and Sarma B. K. Vrudhula and Sarvesh Bhardwaj}
}
@inproceedings{conf/vlsid/SamantaSM08,
  title = {Dynamic Aggregation of Virtual Addresses in TLB Using TCAM Cells},
  pages = {243-248},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.57},
  crossref = {conf/vlsid/2008},
  author = {Rupak Samanta and Jason Surprise and Rabi N. Mahapatra}
}
@inproceedings{conf/vlsid/MishraTHGDN02,
  title = {Automatic Modeling and Validation of Pipeline Specifications Driven by an Architecture Description Language},
  pages = {458-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994963},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994963},
  author = {Prabhat Mishra and Hiroyuki Tomiyama and Ashok Halambi and Peter Grun and Nikil D. Dutt and Alexandru Nicolau}
}
@inproceedings{conf/vlsid/KatochMJ05,
  title = {Active Noise Cancellation Using Aggressor-Aware Clamping Circuit for Robust On-Chip Communication},
  pages = {325-329},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.42},
  author = {Atul Katoch and Maurice Meijer and Sanjeev K. Jain}
}
@inproceedings{conf/vlsid/Vucurevich03,
  title = {Living at the Edge},
  pages = {4},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183101},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183101},
  author = {Ted Vucurevich}
}
@inproceedings{conf/vlsid/GharaybehBA96,
  title = {Parallel concurrent path-delay fault simulation using single-input change patterns},
  pages = {426-431},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489647},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489647},
  author = {Marwan A. Gharaybeh and Michael L. Bushnell and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/LvK12,
  title = {Formal Verification of Galois Field Multipliers Using Computer Algebra Techniques},
  pages = {388-393},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.102},
  crossref = {conf/vlsid/2012},
  author = {Jinpeng Lv and Priyank Kalla}
}
@inproceedings{conf/vlsid/Potts06,
  title = {IC/FPGA-Package-PCB Design Collaboration},
  pages = {31},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.101},
  author = {Henry Potts}
}
@inproceedings{conf/vlsid/HeoLLGDN15,
  title = {A High-Efficiency Switched-Capacitance HTFET Charge Pump for Low-Input-Voltage Applications},
  pages = {304-309},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.58},
  crossref = {conf/vlsid/2015},
  author = {Unsuk Heo and Xueqing Li and Huichu Liu and Sumeet Kumar Gupta and Suman Datta and Vijaykrishnan Narayanan}
}
@inproceedings{conf/vlsid/RaoJP98,
  title = {New Net Models for Spectral Netlist Partitioning},
  pages = {406},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646642},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646642},
  author = {P. S. Nagendra Rao and C. S. Jayathirtha and C. S. Raghavendra Prasad}
}
@inproceedings{conf/vlsid/HaldM93,
  title = {Performance Aspects of Gate Matrix Layout},
  pages = {226-229},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669684},
  author = {Bjarne Hald and Jan Madsen}
}
@inproceedings{conf/vlsid/JhaCWSSR14,
  title = {A Cube-Aware Compaction Method for Scan ATPG},
  pages = {98-103},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.24},
  crossref = {conf/vlsid/2014},
  author = {Sharada Jha and Kameshwar Chandrasekar and Weixin Wu and Ramesh Sharma and Sanjay Sengupta and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/ChatterjeeN97,
  title = {Design for Testability and Built-In Self-Test of Mixed-Signal Circuits: A Tutorial},
  pages = {388-392},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568158},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568158},
  author = {Abhijit Chatterjee and Naveena Nagi}
}
@inproceedings{conf/vlsid/MohapatraDDR01,
  title = {Effect Of Fringing Capacitances In Sub 100 Nm Mosfet's With High-K Gate Dielectrics},
  pages = {479-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902704},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902704},
  author = {Nihar R. Mohapatra and A. Dutta and Madhav P. Desai and V. Ramgopal Rao}
}
@inproceedings{conf/vlsid/KumarP04,
  title = {A New Surface Accumulation Layer Transistor(SALTran) Concept for Current Gain Enhancement in Bipolar Transistors},
  pages = {827-831},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261034},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261034},
  author = {M. Jagadesh Kumar and Vinod Parihar}
}
@inproceedings{conf/vlsid/SinghD93,
  title = {A Heuristic for Decomposition in Multi-Level Logic Optimization},
  pages = {5-8},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669622},
  author = {Vinaya Kumar Singh and A. A. Diwan}
}
@inproceedings{conf/vlsid/VenkataramanFP98,
  title = {Diagnostic Simulation of Sequential Circuits Using Fault Sampling},
  pages = {476-481},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646652},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646652},
  author = {Srikanth Venkataraman and W. Kent Fuchs and Janak H. Patel}
}
@proceedings{conf/vlsid/2008,
  title = {21st International Conference on VLSI Design (VLSI Design 2008), 4-8 January 2008, Hyderabad, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2008},
  isbn = {0-7695-3083-4},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4450447},
  author = {}
}
@inproceedings{conf/vlsid/RaoR92,
  title = {Constrained Via Minimisation In Greedy Channel Routing},
  pages = {268-272},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658060},
  crossref = {conf/vlsid/1992},
  author = {K. R. Rao and K. S. Raghunathan}
}
@inproceedings{conf/vlsid/MukherjeeV05,
  title = {On Physical-Aware Synthesis of Vertically Integrated 3D Systems},
  pages = {647-652},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.129},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.129},
  author = {Madhubanti Mukherjee and Ranga Vemuri}
}
@inproceedings{conf/vlsid/Mohanty09,
  title = {Unified Challenges in Nano-CMOS High-Level Synthesis},
  pages = {531},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.124},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.124},
  crossref = {conf/vlsid/2009},
  author = {Saraju P. Mohanty}
}
@inproceedings{conf/vlsid/JairamB08,
  title = {GyroCompiler: A Soft IP Model Synthesis and Analysis Framework for Design of MEMS Based Gyroscopes},
  pages = {589-594},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.10},
  crossref = {conf/vlsid/2008},
  author = {Sukumar Jairam and Navakanta Bhat}
}
@inproceedings{conf/vlsid/Rhodes06,
  title = {Keynote Address},
  pages = {30},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.109},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.109},
  author = {Matthew Rhodes}
}
@inproceedings{conf/vlsid/MehendaleA01,
  title = {Functional Verification of Programmable DSP Cores},
  pages = {16-17},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2001.10010},
  author = {Mahesh Mehendale and Santhosh Kumar Amanna}
}
@inproceedings{conf/vlsid/RahmaniM13,
  title = {Efficient Signal Selection Using Fine-grained Combination of Scan and Trace Buffers},
  pages = {308-313},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.206},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.206},
  crossref = {conf/vlsid/2013},
  author = {Kamran Rahmani and Prabhat Mishra}
}
@inproceedings{conf/vlsid/JacobA92,
  title = {Functional Test Generation for Sequential Circuits},
  pages = {17-24},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658015},
  crossref = {conf/vlsid/1992},
  author = {James Jacob and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/WormLW01,
  title = {Vlsi Architectures For High-Speed Map Decoders},
  pages = {446-453},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902698},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902698},
  author = {Alexander Worm and Holger Lamm and Norbert Wehn}
}
@inproceedings{conf/vlsid/WadhwaBG14,
  title = {Low Power Single Amplifier Voltage Regulator},
  pages = {466-469},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.87},
  crossref = {conf/vlsid/2014},
  author = {Sanjay Kumar Wadhwa and Jaideep Banerjee and Rakesh Kumar Gupta}
}
@inproceedings{conf/vlsid/RahmaniDASP09,
  title = {Forecasting-Based Dynamic Virtual Channels Allocation for Power Optimization of Network-on-Chips},
  pages = {151-156},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.87},
  crossref = {conf/vlsid/2009},
  author = {Amir-Mohammad Rahmani and Masoud Daneshtalab and Ali Afzali-Kusha and Saeed Safari and Massoud Pedram}
}
@inproceedings{conf/vlsid/BhattacharyaM00,
  title = {Convergence Issues in Resonant Tunneling Diode Circuit Simulation},
  pages = {499-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812657},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812657},
  author = {Mayukh Bhattacharya and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/ZhaoR00,
  title = {Estimation of Switching Noise on Power Supply Lines in Deep Sub-micron CMOS Circuits},
  pages = {168-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812604},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812604},
  author = {Shiyou Zhao and Kaushik Roy}
}
@inproceedings{conf/vlsid/ManeTRJR15,
  title = {Implementation of NOR Logic Based on Material Implication on CMOL FPGA Architecture},
  pages = {523-528},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.94},
  crossref = {conf/vlsid/2015},
  author = {Pravin Mane and Nishil Talati and Ameya Riswadkar and Bhavan Jasani and C. K. Ramesha}
}
@inproceedings{conf/vlsid/SamantaRGD09,
  title = {A Method for the Multi-Net Multi-Pin Routing Problem with Layer Assignment},
  pages = {387-392},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.30},
  crossref = {conf/vlsid/2009},
  author = {Tuhina Samanta and Hafizur Rahaman and Prasun Ghosal and Parthasarathi Dasgupta}
}
@inproceedings{conf/vlsid/PhanseS01,
  title = {Application of Esterel for Modelling and Verification of Cachet Protocol on CRF Memory Model},
  pages = {179-188},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902658},
  author = {Siddharth R. Phanse and R. K. Shyamasundar}
}
@inproceedings{conf/vlsid/RangarajanCSDS14,
  title = {Tutorial T3B: Engineering Change Order (ECO) Phase Challenges and Methodologies for High Performance Design},
  pages = {7-8},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.118},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.118},
  crossref = {conf/vlsid/2014},
  author = {Sridhar Rangarajan and Pinaki Chakrabarti and Sourav Sahais and Ayan Datta and Adarsh Subramanya}
}
@inproceedings{conf/vlsid/BanerjeeG12,
  title = {Efficient Online RTL Debugging Methodology for Logic Emulation Systems},
  pages = {298-303},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.87},
  crossref = {conf/vlsid/2012},
  author = {Somnath Banerjee and Tushar Gupta}
}
@inproceedings{conf/vlsid/BhattacharjeeBRSC96,
  title = {A VLSI architecture for cellular automata based parallel data compression},
  pages = {270-275},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489609},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489609},
  author = {Subarna Bhattacharjee and J. Bhattacharya and U. Raghavendra and Debashis Saha and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/SchafferMC00,
  title = {Combining Background Memory Management and Regular Array Co-Partitioning, Illustrated on a Full Motion Estimation Kernel},
  pages = {104-109},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812592},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812592},
  author = {Rainer Schaffer and Renate Merker and Francky Catthoor}
}
@inproceedings{conf/vlsid/CapewellW05,
  title = {A RISC Hardware Platform for Low Power Java},
  pages = {138-143},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.33},
  author = {Paul Capewell and Ian Watson}
}
@inproceedings{conf/vlsid/AklB08,
  title = {Wiring-Area Efficient Simultaneous Bidirectional Point-to-Point Link for Inter-Block On-Chip Signaling},
  pages = {195-200},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.23},
  crossref = {conf/vlsid/2008},
  author = {Charbel J. Akl and Magdy A. Bayoumi}
}
@inproceedings{conf/vlsid/VariyamHC99a,
  title = {Test Generation for Analog Circuits Using Partial Numerical Simulation},
  pages = {597-602},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745220},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745220},
  author = {Pramodchandran N. Variyam and Junwei Hou and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/BasuDC05,
  title = {Syntactic Transformation of Assume-Guarantee Assertions: From Sub-Modules to Modules},
  pages = {213-218},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.154},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.154},
  author = {Prasenjit Basu and Pallab Dasgupta and P. P. Chakrabarti}
}
@inproceedings{conf/vlsid/SivaramanS96,
  title = {Diagnosis of parametric path delay faults},
  pages = {412-417},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489644},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489644},
  author = {Mukund Sivaraman and Andrzej J. Strojwas}
}
@inproceedings{conf/vlsid/NaveenDBS13,
  title = {A Feed-Forward Equalizer for Capacitively Coupled On-Chip Interconnect},
  pages = {215-220},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.190},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.190},
  crossref = {conf/vlsid/2013},
  author = {K. Naveen and Marshnil Vipin Dave and Maryam Shojaei Baghini and Dinesh Kumar Sharma}
}
@inproceedings{conf/vlsid/KovacR95,
  title = {JAGUAR: a high speed VLSI chip for JPEG image compression standard},
  pages = {220-224},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512112},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512112},
  author = {Mario Kovac and N. Ranganathan}
}
@inproceedings{conf/vlsid/KunduCB08,
  title = {A Fast Settling 100dB OPAMP in 180nm CMOS Process with Compensation Based Optimisation},
  pages = {311-316},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.86},
  crossref = {conf/vlsid/2008},
  author = {Amal Kumar Kundu and Subho Chatterjee and Tarun Kanti Bhattacharyya}
}
@inproceedings{conf/vlsid/MathurW09,
  title = {Power Reduction Techniques and Flows at RTL and System Level},
  pages = {28-29},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.113},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.113},
  crossref = {conf/vlsid/2009},
  author = {Anmol Mathur and Qi Wang}
}
@inproceedings{conf/vlsid/BeersJ98,
  title = {Novel Memory Bus Driver/Receiver Architecture for Higher Throughput},
  pages = {259-264},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646614},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646614},
  author = {Gregory E. Beers and Lizy Kurian John}
}
@inproceedings{conf/vlsid/LuoJ03,
  title = {Power-profile Driven Variable Voltage Sealing for Heterogeneous Distributed Real-time Embedded Systems},
  pages = {369-375},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183164},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183164},
  author = {Jiong Luo and Niraj K. Jha}
}
@inproceedings{conf/vlsid/SubramanianMPDGSD10,
  title = {Identifying the Bottlenecks to the RF Performance of FinFETs},
  pages = {111-116},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.19},
  crossref = {conf/vlsid/2010},
  author = {Vaidyanathan Subramanian and Abdelkarim Mercha and Bertrand Parvais and Morin Dehan and Guido Groeseneken and Willy M. C. Sansen and Stefaan Decoutere}
}
@inproceedings{conf/vlsid/TrivediPN07,
  title = {Application of DC Analyzer to Combinatorial Optimization Problems},
  pages = {869-874},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.39},
  author = {Gaurav Trivedi and Sumit Punglia and H. Narayanan}
}
@inproceedings{conf/vlsid/BhardwajD13,
  title = {K-Algorithm: An Improved Booth's Recoding for Optimal Fault-Tolerant Reversible Multiplier},
  pages = {362-367},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.215},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.215},
  crossref = {conf/vlsid/2013},
  author = {Kartikeya Bhardwaj and Bharat M. Deshpande}
}
@inproceedings{conf/vlsid/RaghunathanRSE02,
  title = {High-Level Synthesis with SIMD Units},
  pages = {407-413},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994955},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994955},
  author = {Vijay Raghunathan and Anand Raghunathan and Mani B. Srivastava and Milos D. Ercegovac}
}
@inproceedings{conf/vlsid/GuptaKS05,
  title = {Floorplan-Based Crosstalk Estimation for Macrocell-Based Designs},
  pages = {463-468},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.100},
  author = {Suvodeep Gupta and Srinivas Katkoori and Hariharan Sankaran}
}
@inproceedings{conf/vlsid/Liu05,
  title = {The High Walls have Crumpled},
  pages = {21-24},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.163},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.163},
  author = {C. L. Liu}
}
@inproceedings{conf/vlsid/SaitoKN02,
  title = {Design of Asynchronous Controllers with Delay Insensitive Interface},
  pages = {93-98},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994891},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994891},
  author = {Hiroshi Saito and Alex Kondratyev and Takashi Nanya}
}
@inproceedings{conf/vlsid/MehlerZ04,
  title = {Automated Architectural Optimization of Digital FIR Filters},
  pages = {177-182},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260921},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260921},
  author = {Ronald W. Mehler and Dian Zhou}
}
@inproceedings{conf/vlsid/ShrivastavaP11,
  title = {Improved Timing Windows Overlap Check Using Statistical Timing Analysis},
  pages = {70-75},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.21},
  crossref = {conf/vlsid/2011},
  author = {Sachin Shrivastava and Harindranath Parameswaran}
}
@inproceedings{conf/vlsid/KannanSMBV08,
  title = {Temperature and Process Variations Aware Power Gating of Functional Units},
  pages = {515-520},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.83},
  crossref = {conf/vlsid/2008},
  author = {Deepa Kannan and Aviral Shrivastava and Vipin Mohan and Sarvesh Bhardwaj and Sarma B. K. Vrudhula}
}
@inproceedings{conf/vlsid/PandeyC03,
  title = {Low Power Technology Mapping for LUT based FPGA "A Genetic Algorithm Approach"},
  pages = {79-84},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183118},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183118},
  author = {Rohit Pandey and Santanu Chattopadhyay}
}
@inproceedings{conf/vlsid/ParthasarathyTSGOCCKTM10,
  title = {RF SOI Switch FET Design and Modeling Tradeoffs for GSM Applications},
  pages = {194-199},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.64},
  crossref = {conf/vlsid/2010},
  author = {Shyam Parthasarathy and Amit Trivedi and Saurabh Sirohi and Robert A. Groves and Michael Olsen and Yogesh Singh Chauhan and Michael Carroll and Dan Kerr and Ali Tombak and Phil Mason}
}
@inproceedings{conf/vlsid/XiaA00,
  title = {Verification of a Combinational Loop Based Arbitration Scheme in a System-On-Chip Integration Architecture},
  pages = {449-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812648},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812648},
  author = {Yang Xia and Pranav Ashar}
}
@inproceedings{conf/vlsid/BiswasS97a,
  title = {A Design Technique of TSC Checker for Borden's Code},
  pages = {529-530},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568199},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568199},
  author = {Gosta Pada Biswas and Indranil Sengupta}
}
@inproceedings{conf/vlsid/X06l,
  title = {Call for Participation: 10th IEEE VLSI Design & Test Symposium},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.55},
  author = {}
}
@inproceedings{conf/vlsid/DasK15,
  title = {Exploration of Migration and Replacement Policies for Dynamic NUCA over Tiled CMPs},
  pages = {141-146},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.29},
  crossref = {conf/vlsid/2015},
  author = {Shirshendu Das and Hemangee K. Kapoor}
}
@inproceedings{conf/vlsid/DhoriKK15,
  title = {A CMOS 90nm 50Mhz Supply Noise Tolerant High Density 8T-NAND ROM},
  pages = {181-185},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.36},
  crossref = {conf/vlsid/2015},
  author = {Kedar Janardan Dhori and Vinay Kumar and Ashish Kumar}
}
@inproceedings{conf/vlsid/Mourad92,
  title = {Benchmarking Array Comparators},
  pages = {362-363},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658087},
  crossref = {conf/vlsid/1992},
  author = {Samiha Mourad}
}
@inproceedings{conf/vlsid/ShrivastavMRVAFHE01,
  title = {erformance Optimization Of 60 Nm Channel Length Vertical Mosfets Using Channel Engineering},
  pages = {475-478},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902703},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902703},
  author = {G. Shrivastav and S. Mahapatra and V. Ramgopal Rao and J. Vasi and K. G. Anil and C. Fink and Walter Hansch and I. Eisele}
}
@inproceedings{conf/vlsid/KumarSJ93,
  title = {Efficient Technique to Reduce Gate Evaluations and Speed Up Fault Simulation},
  pages = {104},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669650},
  author = {P. R. Suresh Kumar and Mandyam-Komar Srinivas and James Jacob}
}
@inproceedings{conf/vlsid/MittalZC13,
  title = {CASHIER: A Cache Energy Saving Technique for QoS Systems},
  pages = {43-48},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.160},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.160},
  crossref = {conf/vlsid/2013},
  author = {Sparsh Mittal and Zhao Zhang and Yanan Cao}
}
@inproceedings{conf/vlsid/PerkowskiZH92,
  title = {Concurrent Two-Dimensional State Minimization and State Assignment of finite State Machines},
  pages = {80-84},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658025},
  crossref = {conf/vlsid/1992},
  author = {Marek A. Perkowski and William Zhao and Douglas V. Hall}
}
@inproceedings{conf/vlsid/MehendaleM94,
  title = {An Integrated Approach to State Assignment and Sequential Element Selection for FSM Synthesis},
  pages = {369-372},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282721},
  author = {Mahesh Mehendale and Biswadip Mitra}
}
@inproceedings{conf/vlsid/SrinivasanVM04,
  title = {Screening of Hot Electron Effect During Plasma Processing},
  pages = {291-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260940},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260940},
  author = {Purushothaman Srinivasan and B. Vootukuru and Durga Misra}
}
@inproceedings{conf/vlsid/SamantaM07,
  title = {An Enhanced CAM Architecture to Accelerate LZW Compression Algorithm},
  pages = {824-829},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.34},
  author = {Rupak Samanta and Rabi N. Mahapatra}
}
@inproceedings{conf/vlsid/Man98,
  title = {Invited Address: Future Systems-on-a-Chip: Impact on Engineering Education},
  pages = {572-577},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646666},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646666},
  author = {Hugo De Man}
}
@inproceedings{conf/vlsid/HazariDGC04,
  title = {A Novel Technique Towards Eliminating the Global Clock in VLSI Circuits},
  pages = {565-570},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260979},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260979},
  author = {Gautam Hazari and Madhav P. Desai and Apoorv Gupta and Supratik Chakraborty}
}
@inproceedings{conf/vlsid/KimSA01,
  title = {Combinational Test Generation for Acyclic SequentialCircuits using a Balanced ATPG Model},
  pages = {143-148},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902653},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902653},
  author = {Yong Chang Kim and Kewal K. Saluja and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/SrinivasanB03,
  title = {Effect of Scaling on the Non-quasi-static Behaviour of the MOSFET for RF IC's},
  pages = {105-109},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183122},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183122},
  author = {R. Srinivasan and Navakanta Bhat}
}
@inproceedings{conf/vlsid/MehtaDAB03,
  title = {A Fault-Independent Transitive Closure Algorithm for Redundancy Identification},
  pages = {149-154},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183129},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183129},
  author = {Vishal J. Mehta and Kunal K. Dave and Vishwani D. Agrawal and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/RamanathanVN99,
  title = {Synthesis of Configurable Architectures for DSP Algorithms},
  pages = {350-357},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745181},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745181},
  author = {S. Ramanathan and V. Visvanathan and S. K. Nandy}
}
@inproceedings{conf/vlsid/GopalanDWM05,
  title = {An Ultra-Fast, On-Chip BiST for RF Low Noise Amplifiers},
  pages = {485-490},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.52},
  author = {Anand Gopalan and Tejasvi Das and Clyde Washburn and P. R. Mukund}
}
@inproceedings{conf/vlsid/FernandoK08,
  title = {An Elitist Non-Dominated Sorting Based Genetic Algorithm for Simultaneous Area and Wirelength Minimization in VLSI Floorplanning},
  pages = {337-342},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.97},
  crossref = {conf/vlsid/2008},
  author = {Pradeep Fernando and Srinivas Katkoori}
}
@inproceedings{conf/vlsid/MehlaDD10,
  title = {Hamming Distance Based Reordering and Columnwise Bit Stuffing with Difference Vector: A Better Scheme for Test Data Compression with Run Length Based Codes},
  pages = {33-38},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.18},
  crossref = {conf/vlsid/2010},
  author = {Usha Sandeep Mehta and Kankar S. Dasgupta and Nirnjan M. Devashrayee}
}
@inproceedings{conf/vlsid/UsamiSHMTNSANIKN09,
  title = {Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression},
  pages = {381-386},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.63},
  crossref = {conf/vlsid/2009},
  author = {Kimiyoshi Usami and Toshiaki Shirai and Tatsunori Hashida and Hiroki Masuda and Seidai Takeda and Mitsutaka Nakata and Naomi Seki and Hideharu Amano and Mitaro Namiki and Masashi Imai and Masaaki Kondo and Hiroshi Nakamura}
}
@inproceedings{conf/vlsid/MukherjeeD11,
  title = {Auxiliary State Machines and Auxiliary Functions: Constructs for Extending AMS Assertions},
  pages = {52-57},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.27},
  crossref = {conf/vlsid/2011},
  author = {Subhankar Mukherjee and Pallab Dasgupta}
}
@inproceedings{conf/vlsid/TaskerN06,
  title = {Beyond RTL: Advanced Digital System Design},
  pages = {8-9},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.52},
  author = {Shiv Tasker and Rishiyur S. Nikhil}
}
@inproceedings{conf/vlsid/RamachandranRPR10,
  title = {Transition Inversion Based Low Power Data Coding Scheme for Buffered Data Transfer},
  pages = {164-169},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.75},
  crossref = {conf/vlsid/2010},
  author = {Abinesh Ramachandran and Bharghava Rajaram and Suresh Purini and Govindarajulu Regeti}
}
@inproceedings{conf/vlsid/ChenB95,
  title = {Generation of search state equivalence for automatic test pattern generation},
  pages = {99-103},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512085},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512085},
  author = {Xinghao Chen and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/JoshiDD06,
  title = {Low Power Multilevel Interconnect Networks Using Wave-Pipelined Multiplexed (WPM) Routing},
  pages = {773-776},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.112},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.112},
  author = {Ajay Joshi and Vinita V. Deodhar and Jeffrey A. Davis}
}
@inproceedings{conf/vlsid/HandaRMV03,
  title = {A Fast Macro Based Compilation Methodology for Partially Reconfigurable FPGA Designs},
  pages = {91-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183120},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183120},
  author = {Manish Handa and Rajesh Radhakrishnan and Madhubanti Mukherjee and Ranga Vemuri}
}
@inproceedings{conf/vlsid/ChangKRP99,
  title = {Silicon-Level Physical Verification of Sub Wavelength(tm) Designs},
  pages = {603-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745221},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745221},
  author = {Fang-Cheng Chang and Melissa Kwok and Kenneth Rachlin and Robert Pack}
}
@inproceedings{conf/vlsid/SinglaC96,
  title = {Bipartitioning for Hybrid FPGA-Software Simulatio},
  pages = {211-214},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489486},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489486},
  author = {A. Singla and T. M. Conte}
}
@inproceedings{conf/vlsid/BhattacharyyaD99,
  title = {Sub-Circuit Analysis for Power Supply Rejection Ratio in Regulated Cascode Operational Transconductance Amplifiers and Filters},
  pages = {164-168},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745143},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745143},
  author = {A. B. Bhattacharyya and Saudas Dey}
}
@inproceedings{conf/vlsid/BhattacharjeeBCB14,
  title = {Correctness Checking of Bio-chemical Protocol Realizations on a Digital Microfluidic Biochip},
  pages = {504-509},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.94},
  crossref = {conf/vlsid/2014},
  author = {Sukanta Bhattacharjee and Ansuman Banerjee and Krishnendu Chakrabarty and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/MandalCG97,
  title = {Design Space Exploration for Data Path Synthesis},
  pages = {166-173},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568071},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568071},
  author = {Chittaranjan A. Mandal and P. P. Chakrabarti and Sujoy Ghose}
}
@inproceedings{conf/vlsid/SahuD02,
  title = {Automatic Synthesis of CMOS Operational Amplifiers: A Fuzzy Optimization Approach},
  pages = {366-371},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994949},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994949},
  author = {Biranchinath Sahu and Aloke K. Dutta}
}
@inproceedings{conf/vlsid/BansalLRC05,
  title = {Power Monitors: A Framework for System-Level Power Estimation Using Heterogeneous Power Models},
  pages = {579-585},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.138},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.138},
  author = {Nikhil Bansal and Kanishka Lahiri and Anand Raghunathan and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/PrasadGS01,
  title = {High Frequency Behaviour Of Electron Transport In Silicon And Its Implication For Drain Conductance Of Mos Transistors},
  pages = {491-494},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902706},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902706},
  author = {B. Prasad and P. J. George and Chandra Shekhar}
}
@inproceedings{conf/vlsid/DegalahalVI03,
  title = {Analyzing Soft Errors in Leakage Optimized SRAM Design},
  pages = {227-233},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183141},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183141},
  author = {Vijay Degalahal and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/RoyM00,
  title = {Low Power VLSI Signal Processing},
  pages = {12},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812578},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812578},
  author = {Kaushik Roy and Khurram Muhammad}
}
@inproceedings{conf/vlsid/X06k,
  title = {Call for Participation: VLSI Design 2007},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.56},
  author = {}
}
@inproceedings{conf/vlsid/KalyanMR08,
  title = {Exploiting Variable Cycle Transmission for Energy-Efficient On-Chip Interconnect Design},
  pages = {235-241},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.15},
  crossref = {conf/vlsid/2008},
  author = {T. Venkata Kalyan and Madhu Mutyam and P. Vijaya Sankara Rao}
}
@inproceedings{conf/vlsid/TangM06,
  title = {Optimization of Global Interconnects in High Performance VLSI Circuits},
  pages = {123-128},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.126},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.126},
  author = {Min Tang and Jun-Fa Mao}
}
@inproceedings{conf/vlsid/ChoiCNSS00,
  title = {A Methodology for the Placement and Optimization of Decoupling Capacitors for Gigahertz Systems},
  pages = {156-161},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812602},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812602},
  author = {Jinseong Choi and Sungjun Chun and Nanju Na and Madhavan Swaminathan and Larry D. Smith}
}
@inproceedings{conf/vlsid/ChenPB02,
  title = {Buffered Routing Tree Construction under Buffer Placement Blockages},
  pages = {381-386},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994951},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994951},
  author = {Wei Chen and Massoud Pedram and Premal Buch}
}
@inproceedings{conf/vlsid/KatkooriVR96,
  title = {A Hierarchical Register Optimization Algorithm for Behavioral Synthesis},
  pages = {126-132},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489471},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489471},
  author = {Srinivas Katkoori and Ranga Vemuri and Jay Roy}
}
@inproceedings{conf/vlsid/ChauhanTAEDI08,
  title = {Compact Modeling of Suspended Gate FET},
  pages = {119-124},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.11},
  crossref = {conf/vlsid/2008},
  author = {Yogesh Singh Chauhan and Dimitrios Tsamados and Nicolas Abelé and Christoph Eggimann and Michel J. Declercq and Adrian M. Ionescu}
}
@inproceedings{conf/vlsid/NguyenCR97,
  title = {Impact of Partial Reset on Fault Independent Testing and BIST},
  pages = {537-539},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568202},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568202},
  author = {Huy Nguyen and Abhijit Chatterjee and Rabindra K. Roy}
}
@inproceedings{conf/vlsid/Ramanathan15,
  title = {Tutorial T8: Scheduling Issues in Embedded Real-Time Systems},
  pages = {16},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.116},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.116},
  crossref = {conf/vlsid/2015},
  author = {Parmesh Ramanathan}
}
@inproceedings{conf/vlsid/CherabuddiCB96,
  title = {A Graph-Based Approach to the Synthesis of Multi-Chip Module Architectures},
  pages = {192-197},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489483},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489483},
  author = {Raghava V. Cherabuddi and Jijun Chen and Magdy A. Bayoumi}
}
@inproceedings{conf/vlsid/HamannWLHBCW07,
  title = {Temperature-limited microprocessors: Measurements and design implications},
  pages = {427-432},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.154},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.154},
  author = {Hendrik F. Hamann and Alan J. Weger and James A. Lacey and Zhigang Hu and Pradip Bose and Erwin Cohen and Jamil A. Wakil}
}
@inproceedings{conf/vlsid/DattaCB02,
  title = {Using Randomized Rounding to Satisfy Timing Constraints of Real-Time Preemptive Tasks},
  pages = {705-710},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995017},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995017},
  author = {Anupam Datta and Sidharth Choudhury and Anupam Basu}
}
@inproceedings{conf/vlsid/MishraJKP13,
  title = {Embedded Reconfigurable Augmented DC-DC Boost Converter for Fast Transient Recovery},
  pages = {147-152},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.179},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.179},
  crossref = {conf/vlsid/2013},
  author = {Neeraj Mishra and Niraj Jha and Santanu Kapat and Amit Patra}
}
@inproceedings{conf/vlsid/JosephD14,
  title = {Process Synchronization in Multi-core Systems Using On-Chip Memories},
  pages = {210-215},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.43},
  crossref = {conf/vlsid/2014},
  author = {Arun Joseph and Nagu R. Dhanwada}
}
@inproceedings{conf/vlsid/DuttaSTACW14,
  title = {BSIM6 - Benchmarking the Next-Generation MOSFET Model for RF Applications},
  pages = {421-426},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.79},
  crossref = {conf/vlsid/2014},
  author = {Anupam Dutta and Saurabh Sirohi and Ethirajan Tamilmani and Harshit Agarwal and Yogesh Singh Chauhan and Richard Q. Williams}
}
@inproceedings{conf/vlsid/GuhaSN15,
  title = {Exploring Scope of Power Reduction with Constrained Physical Synthesis},
  pages = {227-231},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.44},
  crossref = {conf/vlsid/2015},
  author = {Kaustav Guha and Sourav Saha and Ricardo Nigaglioni}
}
@inproceedings{conf/vlsid/ArvindSSPD01,
  title = {Integrated Crosstalk And Oxide Integrity Analysis In Dsm Designs},
  pages = {518-523},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902710},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902710},
  author = {N. V. Arvind and P. R. Suresh and V. Sivakumar and Chandrani Pal and Debaprasad Das}
}
@inproceedings{conf/vlsid/ZhaoRK02,
  title = {Power Supply Noise Aware Floorplanning and Decoupling Capacitance Placement},
  pages = {489-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994968},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994968},
  author = {Shiyou Zhao and Kaushik Roy and Cheng-Kok Koh}
}
@inproceedings{conf/vlsid/NatarajanM02,
  title = {Embedded Tutorial: Technological Innovations to Advance Scalability and Interconnects in Bulk and SOI},
  pages = {297-298},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994937},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994937},
  author = {S. Natarajan and A. Marshall}
}
@inproceedings{conf/vlsid/HenkelNPR09,
  title = {Security and Dependability of Embedded Systems: A Computer Architects' Perspective},
  pages = {30-32},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.114},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.114},
  crossref = {conf/vlsid/2009},
  author = {Jörg Henkel and Vijaykrishnan Narayanan and Sri Parameswaran and Roshan G. Ragel}
}
@inproceedings{conf/vlsid/AgarwalCSSH02,
  title = {Efficient Generation of Delay Change Curves for Noise-Aware Static Timing Analysis},
  pages = {77-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994889},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994889},
  author = {Kanak Agarwal and Yu Cao and Takashi Sato and Dennis Sylvester and Chenming Hu}
}
@inproceedings{conf/vlsid/GhoshD15,
  title = {Formal Methods for Pattern Based Reliability Analysis in Embedded Systems},
  pages = {192-197},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.38},
  crossref = {conf/vlsid/2015},
  author = {Sumana Ghosh and Pallab Dasgupta}
}
@inproceedings{conf/vlsid/GuptaBS13,
  title = {Area & Power Efficient 3.4Gbps/Channel HDMI Transmitter with Single-Ended Structure},
  pages = {142-146},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.178},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.178},
  crossref = {conf/vlsid/2013},
  author = {Nitin Gupta and Phalguni Bala and Vijay Kumar Singh}
}
@inproceedings{conf/vlsid/TorviDK15,
  title = {Framework for Selective Flip-Flop Replacement for Soft Error Mitigation},
  pages = {381-386},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.70},
  crossref = {conf/vlsid/2015},
  author = {Pavan Vithal Torvi and V. R. Devanathan and V. Kamakoti}
}
@inproceedings{conf/vlsid/GupteMRN01,
  title = {Performance Considerations in Embedded DSP based System-On-a-Chip Designs},
  pages = {36-41},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902637},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902637},
  author = {Ajit Gupte and Mahesh Mehendale and Ramesh Ramamritham and Deepa Nair}
}
@inproceedings{conf/vlsid/ChaudhryK04,
  title = {Exploring the Novel Characteristics of Fully Depleted Dual-Material Gate (DMG) SOI MOSFET using Two-Dimensional Numerical Simulation Studies},
  pages = {662-665},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260998},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260998},
  author = {Anurag Chaudhry and M. Jagadesh Kumar}
}
@inproceedings{conf/vlsid/SeeS92,
  title = {An Efficient Method for Computation of Signatures},
  pages = {245-250},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658055},
  crossref = {conf/vlsid/1992},
  author = {Chin-Foo See and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/Kapur09,
  title = {Made for India Forum},
  pages = {13},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.98},
  crossref = {conf/vlsid/2009},
  author = {Rajiv Kapur}
}
@inproceedings{conf/vlsid/VenkatramanSA95,
  title = {Parallel test generation with low communication overhead},
  pages = {116-120},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512088},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512088},
  author = {S. Venkatraman and Sharad C. Seth and Prathima Agrawal}
}
@inproceedings{conf/vlsid/DeyatiBMC13,
  title = {VAST: Post-Silicon VAlidation and Diagnosis of RF/Mixed-Signal Circuits Using Signature Tests},
  pages = {314-319},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.207},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.207},
  crossref = {conf/vlsid/2013},
  author = {Sabyasachi Deyati and Aritra Banerjee and Barry John Muldrey and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/SrinivasanC05,
  title = {ISIS: A Genetic Algorithm Based Technique for Custom On-Chip Interconnection Network Synthesis},
  pages = {623-628},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.113},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.113},
  author = {Krishnan Srinivasan and Karam S. Chatha}
}
@inproceedings{conf/vlsid/RadeckaZ02,
  title = {Identifying Redundant Wire Replacements for Synthesis and Verification},
  pages = {517-523},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994972},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994972},
  author = {Katarzyna Radecka and Zeljko Zilic}
}
@inproceedings{conf/vlsid/Chakraborty05,
  title = {Synthesis of Reversible Circuits for Testing with Universal Test Set and C-Testability of Reversible Iterative Logic Arrays},
  pages = {249-254},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.158},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.158},
  author = {Avik Chakraborty}
}
@inproceedings{conf/vlsid/AmaravatiB13,
  title = {A Sub-1V 32nA Process, Voltage and Temperature Invariant Voltage Reference Circuit},
  pages = {136-141},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.177},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.177},
  crossref = {conf/vlsid/2013},
  author = {Anvesha Amaravati and Maryam Shojaei Baghini}
}
@inproceedings{conf/vlsid/DasGuptaM10,
  title = {An Improvised MOS Transistor Model Suitable for Geometric Program Based Analog Circuit Sizing in Sub-micron Technology},
  pages = {294-299},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.31},
  crossref = {conf/vlsid/2010},
  author = {Samiran DasGupta and Pradip Mandal}
}
@inproceedings{conf/vlsid/DirilDCS05,
  title = {Level-Shifter Free Design of Low Power Dual Supply Voltage CMOS Circuits Using Dual Threshold Voltages},
  pages = {159-164},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.115},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.115},
  author = {Abdulkadir Utku Diril and Yuvraj Singh Dhillon and Abhijit Chatterjee and Adit D. Singh}
}
@inproceedings{conf/vlsid/BasuMM98,
  title = {Interface Synthesis for Embedded Applications in a Co Design Environment},
  pages = {85-90},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646583},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646583},
  author = {Anupam Basu and Raj S. Mitra and Peter Marwedel}
}
@inproceedings{conf/vlsid/BanerjeeNSCSB11,
  title = {Optimized Multitone Test Stimulus Driven Diagnosis of RF Transceivers Using Model Parameter Estimation},
  pages = {274-279},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.65},
  crossref = {conf/vlsid/2011},
  author = {Aritra Banerjee and Vishwanath Natarajan and Shreyas Sen and Abhijit Chatterjee and Ganesh Srinivasan and Soumendu Bhattacharya}
}
@inproceedings{conf/vlsid/VrudhulaB07,
  title = {Tutorial T6: Robust Design of Nanoscale Circuits in the Presence of Process Variations},
  pages = {9},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.170},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.170},
  author = {Sarma B. K. Vrudhula and Sarvesh Bhardwaj}
}
@inproceedings{conf/vlsid/Ramanathan14,
  title = {Tutorial T2A: Scheduling Issues in Embedded Real-Time Systems},
  pages = {2},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.115},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.115},
  crossref = {conf/vlsid/2014},
  author = {Parmesh Ramanathan}
}
@inproceedings{conf/vlsid/DingV06,
  title = {Efficient Analog Performance Macromodeling via Sequential Design Space Decomposition},
  pages = {553-556},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.77},
  author = {Mengmeng Ding and Ranga Vemuri}
}
@inproceedings{conf/vlsid/GuptaV96,
  title = {VLSI Implementation of DSP Architectures},
  pages = {3},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1996.10006},
  author = {A. Ratan Gupta and V. Visvanathan}
}
@inproceedings{conf/vlsid/RamanH93,
  title = {A PLA-Based FSM Design Technique},
  pages = {105-106},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669651},
  author = {S. Raman and M. M. Hasan}
}
@inproceedings{conf/vlsid/LahtiK92,
  title = {Logic Design and Synthesis with IEEE Logic Symbols in the DEMET System},
  pages = {326-327},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658073},
  crossref = {conf/vlsid/1992},
  author = {Jukka Lahti and Jorma Kivelä}
}
@inproceedings{conf/vlsid/JohnBJ95,
  title = {Design of a highly reconfigurable interconnect for array processors},
  pages = {321-325},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512132},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512132},
  author = {Lizyamma Kurian and Daniel Brewer and Eugene John}
}
@inproceedings{conf/vlsid/MukherjeeNM02,
  title = {Verification of an Industrial CC-NUMA Server},
  pages = {747-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995023},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995023},
  author = {Rajarshi Mukherjee and Yozo Nakayama and Toshiya Mima}
}
@inproceedings{conf/vlsid/PanditS11,
  title = {Modeling the Effect of Gate Fringing and Dopant Redistribution on the Inverse Narrow Width Effect of Narrow Channel Shallow Trench Isolated MOSFETs},
  pages = {195-200},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.16},
  crossref = {conf/vlsid/2011},
  author = {Srabanti Pandit and Chandan Kumar Sarkar}
}
@inproceedings{conf/vlsid/SridharaS05,
  title = {Coding for Reliable On-Chip Buses: Fundamental Limits and Practical Codes},
  pages = {417-422},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.65},
  author = {Srinivasa R. Sridhara and Naresh R. Shanbhag}
}
@inproceedings{conf/vlsid/HashemianB13,
  title = {Ultralow-Power and Robust Embedded Memory for Bioimplantable Microsystems},
  pages = {66-71},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.164},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.164},
  crossref = {conf/vlsid/2013},
  author = {Maryamsadat Hashemian and Swarup Bhunia}
}
@inproceedings{conf/vlsid/ChowdhuryBGC92,
  title = {A Novel Scheme for Designing Error Correcting Codes Using Cellular Automata},
  pages = {133-136},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658034},
  crossref = {conf/vlsid/1992},
  author = {Dipanwita Roy Chowdhury and Saugata Basu and Idranil Sen Gupta and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/RajaAB05,
  title = {Variable Input Delay CMOS Logic for Low Power Design},
  pages = {598-605},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.167},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.167},
  author = {Tezaswi Raja and Vishwani D. Agrawal and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/Sarkar02,
  title = {Register Transfer Operation Analysis during Data Path Verification},
  pages = {172-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994914},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994914},
  author = {Dipankar Sarkar}
}
@inproceedings{conf/vlsid/HazraGDC09,
  title = {Inline Assertions - Embedding Formal Properties in a Test Bench},
  pages = {71-76},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.31},
  crossref = {conf/vlsid/2009},
  author = {Aritra Hazra and Priyankar Ghosh and Pallab Dasgupta and Partha Pratim Chakrabarti}
}
@inproceedings{conf/vlsid/SaabAV03,
  title = {Formal Verification Using Bounded Model Checking: SAT versus Sequential ATPG Engines},
  pages = {243-248},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183144},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183144},
  author = {Daniel G. Saab and Jacob A. Abraham and Vivekananda M. Vedula}
}
@inproceedings{conf/vlsid/XiangW94,
  title = {An Optimal Design for Parallel Test Generation Based on Circuit Partitioning},
  pages = {297-300},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282706},
  author = {Dong Xiang and Daozheng Wei}
}
@inproceedings{conf/vlsid/HartensteinB97,
  title = {Hardware/Software Co-Design for Data-Driven Xputer-based Accelerators},
  pages = {146-150},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568067},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568067},
  author = {Reiner W. Hartenstein and Jürgen Becker}
}
@inproceedings{conf/vlsid/KokradyR04,
  title = {Fast, Layout-Aware Validation of Test-Vectors for Nanometer-Related Timing Failures},
  pages = {597-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260984},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260984},
  author = {Aman Kokrady and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/ChangC07,
  title = {Gate-Level Exception Handling Design for Noise Reduction in High-Speed VLSI Circuits},
  pages = {109-114},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.88},
  author = {Sanghoan Chang and Gwan Choi}
}
@inproceedings{conf/vlsid/BasuM11,
  title = {Efficient Trace Signal Selection for Post Silicon Validation and Debug},
  pages = {352-357},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.14},
  crossref = {conf/vlsid/2011},
  author = {Kanad Basu and Prabhat Mishra}
}
@inproceedings{conf/vlsid/TheocharidesLVI05,
  title = {Implementing LDPC Decoding on Network-on-Chip},
  pages = {134-137},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.109},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.109},
  author = {Theo Theocharides and Greg M. Link and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/BordoloiC09,
  title = {Accelerating System-Level Design Tasks Using Commodity Graphics Hardware: A Case Study},
  pages = {465-470},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.35},
  crossref = {conf/vlsid/2009},
  author = {Unmesh D. Bordoloi and Samarjit Chakraborty}
}
@inproceedings{conf/vlsid/GuptaA98,
  title = {Integrating a Boolean Satisfiability Checker and BDDs for Combinational Equivalence Checking},
  pages = {222-225},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646606},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646606},
  author = {Aarti Gupta and Pranav Ashar}
}
@inproceedings{conf/vlsid/HanWJY09,
  title = {Improved-Quality Real-Time Stereo Vision Processor},
  pages = {287-292},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.89},
  crossref = {conf/vlsid/2009},
  author = {Sang-Kyo Han and SeongHoon Woo and Mun-Ho Jeong and Bum-Jae You}
}
@inproceedings{conf/vlsid/MahapatraSB03,
  title = {Substrate Bias Effect on Cycling Induced Performance Degradation of Flash EEPROMs},
  pages = {223-226},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183140},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183140},
  author = {S. Mahapatra and S. Shukuri and Jeff Bude}
}
@inproceedings{conf/vlsid/LavrattiPVCM15,
  title = {Evaluating a Hardware-Based Approach for Detecting Resistive-Open Defects in SRAMs},
  pages = {405-410},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.74},
  crossref = {conf/vlsid/2015},
  author = {Felipe Lavratti and Letícia Maria Bolzani Poehls and Fabian Vargas and Andrea Calimera and Enrico Macii}
}
@inproceedings{conf/vlsid/NandiCC96,
  title = {Programmable cellular automata based testbed for fault diagnosis in VLSI circuits},
  pages = {61-64},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489456},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489456},
  author = {S. Nandi and Santanu Chattopadhyay and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/AhmedNRNFR93,
  title = {FLOR: A Hierarchical Floorplanner Under Vinyas VCX System - System Overview},
  pages = {73-79},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669642},
  author = {Suhail Ahmed and T. V. Nagesh and Ramoji Rao and B. Naveen and P. K. Fangaria and K. S. Raghunathan}
}
@inproceedings{conf/vlsid/Guerrieri07,
  title = {Convergence of Nanoelectronics and Living Cells: A New Frontier for Diagnostics and Therapy?},
  pages = {32},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.56},
  author = {Roberto Guerrieri}
}
@inproceedings{conf/vlsid/RayM08,
  title = {A New Threshold Voltage Model for Omega Gate Cylindrical Nanowire Transistor},
  pages = {447-452},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.52},
  crossref = {conf/vlsid/2008},
  author = {Biswajit Ray and Santanu Mahapatra}
}
@inproceedings{conf/vlsid/SiddiquiSSK15,
  title = {Two Phase Write Scheme to Improve Low Voltage Write-ability in Medium-Density SRAMs},
  pages = {176-180},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.35},
  crossref = {conf/vlsid/2015},
  author = {M. Sultan M. Siddiqui and Shailendra Sharad and Yogendra Sharma and Amit Khanuja}
}
@inproceedings{conf/vlsid/DattaRSR12,
  title = {Synthesis of Reversible Circuits Using Heuristic Search Method},
  pages = {328-333},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.92},
  crossref = {conf/vlsid/2012},
  author = {Kamalika Datta and Gaurav Rathi and Indranil Sengupta and Hafizur Rahaman}
}
@inproceedings{conf/vlsid/INA08,
  title = {Energy Reduction in SRAM using Dynamic Voltage and Frequency Management},
  pages = {503-508},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.47},
  crossref = {conf/vlsid/2008},
  author = {Mohammed Shareef I and Pradeep Nair and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/PomeranzR07,
  title = {Equivalence and Dominance Relations Between Fault Pairs and Their Use in Fault Pair Collapsing for Fault Diagnosis},
  pages = {498-503},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.78},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/AainBD96,
  title = {Testing Analogue Circuits by A C Power Supply Voltage},
  pages = {238-241},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489492},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489492},
  author = {A. K. B. A'ain and A. H. Bratt and A. P. Dorey}
}
@inproceedings{conf/vlsid/NagarajPNRS92,
  title = {WCS - A CAD Solution for Worst Case Performance Analysis of Integrated Circuits},
  pages = {297-302},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658066},
  crossref = {conf/vlsid/1992},
  author = {S. Nagaraj and N. Padmini and N. S. Nagaraj and R. Ramesh and V. Sachidanand}
}
@inproceedings{conf/vlsid/HarikumerK97,
  title = {Multiobjective Search Based Algorithms for Circuit Partitioning Problem for Acceleration of Logic Simulation},
  pages = {239-243},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568082},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568082},
  author = {S. Harikumer and S. Kumar}
}
@inproceedings{conf/vlsid/GuptaJ15,
  title = {Invited Talk: IoT Protocols War and the Way Forward},
  pages = {28},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.121},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.121},
  crossref = {conf/vlsid/2015},
  author = {Virendra Gupta and Jayaraghavendran}
}
@inproceedings{conf/vlsid/DuttaSAM00,
  title = {Architecture and Implementation of a High-Definition Video Co-Processor for Digital Television Applications},
  pages = {350-359},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812631},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812631},
  author = {Santanu Dutta and Deepak Singh and Essam Abu-Ghoush and Vijay Mehra}
}
@inproceedings{conf/vlsid/HenkelWC04,
  title = {On-chip networks: A scalable, communication-centric embedded system design paradigm},
  pages = {845-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261037},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261037},
  author = {Jörg Henkel and Wayne Wolf and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/PrasadHJ04,
  title = {Can SAT be used to Improve Sequential ATPG Methods?},
  pages = {585-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260982},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260982},
  author = {Mukul R. Prasad and Michael S. Hsiao and Jawahar Jain}
}
@inproceedings{conf/vlsid/GirishankarT06,
  title = {Generating Scalable Polynomial Models: Key to Low Power High Performance Designs},
  pages = {625-630},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.94},
  author = {G. Girishankar and Shitanshu Tiwari}
}
@inproceedings{conf/vlsid/SugawaraY02,
  title = {A Design of Analog C-Matrix Circuits Used for Signal/Data Processing},
  pages = {355-359},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994947},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994947},
  author = {Takayuki Sugawara and Yoshikazu Miyanaga and Norinobu Yoshida}
}
@inproceedings{conf/vlsid/MajumdarRJL94,
  title = {BINET: An Algorithm for Solving the Binding Problem},
  pages = {163-168},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282677},
  author = {Ashutosh Mujumdar and Minjoong Rim and Rajiv Jain and Renato De Leone}
}
@inproceedings{conf/vlsid/KanjilalCA94,
  title = {A Test Function Architecture for Interconnected Finite State Machines},
  pages = {113-116},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282667},
  author = {Suman Kanjilal and Srimat T. Chakradhar and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/ShamsujjohaB13,
  title = {A Low Power Fault Tolerant Reversible Decoder Using MOS Transistors},
  pages = {368-373},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.216},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.216},
  crossref = {conf/vlsid/2013},
  author = {Md. Shamsujjoha and Hafiz Md. Hasan Babu}
}
@inproceedings{conf/vlsid/JacommePB99,
  title = {Formal Analysis of Single WAIT VHDL processes for Semantic Based Synthesis},
  pages = {151-156},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745140},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745140},
  author = {Ludovic Jacomme and Frédéric Pétrot and Rajesh K. Bawa}
}
@inproceedings{conf/vlsid/BiswasR94,
  title = {Testable Realizations of CMOS Combinatorial Circuits for Voltage and Current Testing},
  pages = {197-202},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282684},
  author = {K. Biswas and S. Rai}
}
@inproceedings{conf/vlsid/SachanABMMGB13,
  title = {A 40nm 650Mhz 0.5fJ/Bit/Search TCAM Compiler Using Complementary Bit-cell Architecture},
  pages = {55-59},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.162},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.162},
  crossref = {conf/vlsid/2013},
  author = {Rashmi Sachan and Shahid Ali and Chandan Bist and Sunil Misra and Vinod Menezes and Sharad Gupta and Pat Bosshart}
}
@inproceedings{conf/vlsid/MottalibD94,
  title = {A Bist PLA Design for High Fault Coverage and Testing by an Interleavingly Crosspoint Counting},
  pages = {117-122},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282668},
  author = {Md. Abdul Mottalib and P. Dasgupta}
}
@inproceedings{conf/vlsid/KamranfarSVN14,
  title = {Configurable Systolic Matrix Multiplication},
  pages = {336-341},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.64},
  crossref = {conf/vlsid/2014},
  author = {Parastoo Kamranfar and Ali Shahabi and Ghazaleh Vazhbakht and Zainalabedin Navabi}
}
@inproceedings{conf/vlsid/KumarRG08,
  title = {Memory Architecture Exploration Framework for Cache Based Embedded SOC},
  pages = {553-559},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.113},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.113},
  crossref = {conf/vlsid/2008},
  author = {T. S. Rajesh Kumar and C. P. Ravikumar and R. Govindarajan}
}
@inproceedings{conf/vlsid/GuptaKP96,
  title = {On Moment-Based Metric for Optimal Termination of Transmission Line Interconnects},
  pages = {150-155},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489475},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489475},
  author = {Rohini Gupta and Byron Krauter and Lawrence T. Pileggi}
}
@inproceedings{conf/vlsid/KhatriBS99,
  title = {Sequential Multi-Valued Network Simplification using Redundancy Removal},
  pages = {206-211},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745149},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745149},
  author = {Sunil P. Khatri and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@inproceedings{conf/vlsid/ThadikaranC96,
  title = {Fast Algorithms for Computer IDDQ Tests for Combination Circuits},
  pages = {103-106},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489466},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489466},
  author = {Paul J. Thadikaran and Sreejit Chakravarty}
}
@inproceedings{conf/vlsid/BalakrishnanC96a,
  title = {Retiming with logic duplication transformation: theory and an application to partial scan},
  pages = {296-302},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489614},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489614},
  author = {Arun Balakrishnan and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/SethGPS94,
  title = {Logic Simulation Using an Asynchronous Parallel Discrete-Event Simulation Model on a SIMD Machine},
  pages = {29-32},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282635},
  author = {Sharad C. Seth and Lee Gowen and Matt Payne and Don Sylwester}
}
@inproceedings{conf/vlsid/CamposanoSC00,
  title = {IP Reuse in System on a Chip Design},
  pages = {20-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2000.10016},
  author = {Raul Camposano and Warren Savage and John Chilton}
}
@inproceedings{conf/vlsid/Banerjee10,
  title = {Synthesizability of 3 Party Formal Specifications-Does My Controller See Enough?},
  pages = {81-86},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.46},
  crossref = {conf/vlsid/2010},
  author = {Ansuman Banerjee}
}
@inproceedings{conf/vlsid/JainJVNP12,
  title = {At-speed Testing of Asynchronous Reset De-assertion Faults},
  pages = {358-363},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.97},
  crossref = {conf/vlsid/2012},
  author = {Arvind Jain and Maheedhar Jalasutram and Srinivas Vooka and Prasun Nair and Neeraj Pradhan}
}
@inproceedings{conf/vlsid/BBB12,
  title = {Tutorial T8B: Wireless System Design and Systems Engineering Challenges},
  pages = {29-30},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.37},
  crossref = {conf/vlsid/2012},
  author = {Kameswara Rao B. and Muralidhar Reddy B. and Ravi Kishore B.}
}
@inproceedings{conf/vlsid/Bahai07,
  title = {Where Analog meets Digital and Beyond},
  pages = {26},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.180},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.180},
  author = {Ahmad Bahai}
}
@inproceedings{conf/vlsid/Abbo98,
  title = {An Embedded Processor for Integrated Navigation Receiver},
  pages = {116-121},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646588},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646588},
  author = {Anteneh Alemu Abbo}
}
@inproceedings{conf/vlsid/NsBC99,
  title = {Mini-Tutorial: Bridging the Gap between TCAD and ECAD Methodologies in Deep Sub-Micron Interconnect Extraction and Analysis},
  pages = {6-11},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745116},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745116},
  author = {Nagaraj Ns and Poras T. Balsara and Cyrus D. Cantrell}
}
@inproceedings{conf/vlsid/RavikumarAS97,
  title = {A Graph-Theoretic Approach for Register File Based Synthesis},
  pages = {118-123},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567972},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567972},
  author = {C. P. Ravikumar and R. Aggarwal and C. Sharma}
}
@inproceedings{conf/vlsid/PillaiAA98,
  title = {A Low Power Floating Point Accumulator},
  pages = {330-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646628},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646628},
  author = {R. V. K. Pillai and Asim J. Al-Khalili and Dhamin Al-Khalili}
}
@inproceedings{conf/vlsid/NguyenRC98,
  title = {Partial Reset Methodologies for Improving Random-Pattern Testability and BIST of Sequential Circuits},
  pages = {199-204},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646602},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646602},
  author = {Huy Nguyen and Rabindra K. Roy and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/GanaiA02,
  title = {Improved SAT-Based Bounded Reachability Analysis},
  pages = {729-734},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995020},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995020},
  author = {Malay K. Ganai and Adnan Aziz}
}
@inproceedings{conf/vlsid/AlbrechtKMZ02,
  title = {Floorplan Evaluation with Timing-Driven Global Wireplanning, Pin Assignment and Buffer/Wire Sizing},
  pages = {580-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994986},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994986},
  author = {Christoph Albrecht and Andrew B. Kahng and Ion I. Mandoiu and Alexander Zelikovsky}
}
@inproceedings{conf/vlsid/JanarthananT08,
  title = {MoCSYS: A Multi-Clock Hybrid Two-Layer Router Architecture and Integrated Topology Synthesis Framework for System-Level Design of FPGA Based On-Chip Networks},
  pages = {397-402},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.79},
  crossref = {conf/vlsid/2008},
  author = {Arun Janarthanan and Karen A. Tomko}
}
@inproceedings{conf/vlsid/WilsonG97,
  title = {Shake And Bake: A Method of Mapping Code to Irregular DSPs},
  pages = {506-508},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568186},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568186},
  author = {Thomas Charles Wilson and Gary William Grewal}
}
@inproceedings{conf/vlsid/BiswasHHCB08,
  title = {A Novel Approach to Design BCD Adder and Carry Skip BCD Adder},
  pages = {566-571},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.37},
  crossref = {conf/vlsid/2008},
  author = {Ashis Kumer Biswas and Md. Mahmudul Hasan and Moshaddek Hasan and Ahsan Raja Chowdhury and Hafiz Md. Hasan Babu}
}
@inproceedings{conf/vlsid/MehtaSB97,
  title = {T3: Physical Design},
  pages = {3},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1997/7755/00/77550003.pdf},
  author = {Dinesh P. Mehta and Naveed A. Sherwani and A. Bariya}
}
@inproceedings{conf/vlsid/PomeranzR05,
  title = {Tuple Detection for Path Delay Faults: A Method for Improving Test Set Quality},
  pages = {41-46},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.165},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/PalitMAS05,
  title = {ABCD Modeling of Crosstalk Coupling Noise to Analyze the Signal Integrity Losses on the Victim Interconnect in DSM Chips},
  pages = {354-359},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.40},
  author = {Ajoy Kumar Palit and Volker Meyer and Walter Anheier and Jürgen Schlöffel}
}
@inproceedings{conf/vlsid/DevanathanB07,
  title = {Test Pattern Generation Using Modulation by Haar Wavelets and Correlation for Sequential BIST},
  pages = {485-491},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.155},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.155},
  author = {Suresh Kumar Devanathan and Michael L. Bushnell}
}
@proceedings{conf/vlsid/2005,
  title = {18th International Conference on VLSI Design (VLSI Design 2005), with the 4th International Conference on Embedded Systems Design, 3-7 January 2005, Kolkata, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2005},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9501},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2005/2264/00/index.html},
  isbn = {0-7695-2264-5},
  author = {}
}
@inproceedings{conf/vlsid/BahukudumbiC07,
  title = {Test-Length Selection and TAM Optimization for Wafer-Level, Reduced Pin-Count Testing of Core-Based Digital SoCs},
  pages = {459-464},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.157},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.157},
  author = {Sudarshan Bahukudumbi and Krishnendu Chakrabarty}
}
@inproceedings{conf/vlsid/NagR03,
  title = {Narrow Band Noise Suppression Scheme for improving Signal to Noise Ratio},
  pages = {25-29},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183110},
  author = {Anantha Nag and K. Radhakrishna Rao}
}
@inproceedings{conf/vlsid/FernandezS96,
  title = {Dual rail static CMOS architecture for wave pipelining},
  pages = {335-336},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489628},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489628},
  author = {G. Enrique Fernandez and R. Sridhar}
}
@inproceedings{conf/vlsid/BlantonM05,
  title = {Testing Nanometer Digital Integration Circuits: Myths, Reality and the Road Ahead},
  pages = {8-9},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.162},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.162},
  author = {R. D. (Shawn) Blanton and Subhasish Mitra}
}
@inproceedings{conf/vlsid/PatrikarP06,
  title = {Design Planning for Uniform Thermal Distribution},
  pages = {541-544},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.70},
  author = {Rajendra M. Patrikar and Olivier Peyran}
}
@inproceedings{conf/vlsid/PalGR95,
  title = {Synthesis of multiplexer network using ratio parameters and mapping onto FPGAs},
  pages = {63-68},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512079},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512079},
  author = {A. Pal and R. K. Gorai and V. V. S. S. Raju}
}
@inproceedings{conf/vlsid/DingV05,
  title = {An Active Learning Scheme Using Support Vector Machines for Analog Circuit Feasibility Classification},
  pages = {528-534},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.47},
  author = {Mengmeng Ding and Ranga Vemuri}
}
@inproceedings{conf/vlsid/KumarBRGSAMPG06,
  title = {A Comprehensive SoC Design Methodology for Nanometer Design Challenges},
  pages = {15-17},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.7},
  author = {R. Raghavendra Kumar and Ricky Bedi and Ramadas Rajagopal and N. Guruprasad and K. Subbarangaiah and Taher Abbasi and D. V. R. Murthy and P. Krishna Prasad and D. R. Gude}
}
@inproceedings{conf/vlsid/AniketA05,
  title = {Novel Algorithm for Testing Crosstalk Induced Delay Faults in VLSI Circuits},
  pages = {479-484},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.125},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.125},
  author = {Aniket and Ravishankar Arunachalam}
}
@inproceedings{conf/vlsid/SureshkumarJSA94,
  title = {An Improved Deductive Fault Simulator},
  pages = {307-310},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282708},
  author = {P. R. Suresh Kumar and James Jacob and Mandyam-Komar Srinivas and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/MekieCS04,
  title = {Evaluation of pausible clocking for interfacing high speed IP cores in GALS Framework},
  pages = {559-564},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260978},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260978},
  author = {Joycee Mekie and Supratik Chakraborty and Dinesh K. Sharma}
}
@inproceedings{conf/vlsid/PradhanV09,
  title = {Efficient Synthesis of a Uniformly Spread Layout Aware Pareto Surface for Analog Circuits},
  pages = {131-136},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.67},
  crossref = {conf/vlsid/2009},
  author = {Almitra Pradhan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/DeCB14,
  title = {Tutorial T2B: Cost / Application / Time to Market Driven SoC Design and Manufacturing Strategy},
  pages = {3-4},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.116},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.116},
  crossref = {conf/vlsid/2014},
  author = {Barun Kumar De and Anupam Chattopadhyay and Ansuman Banerjee}
}
@inproceedings{conf/vlsid/BilinskiDS96,
  title = {Behavioral Synthesis of Complex Parallel Controllers},
  pages = {186-191},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489482},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489482},
  author = {Krzysztof Bilinski and Erik L. Dagless and Jonathan M. Saul}
}
@inproceedings{conf/vlsid/TheocharidesLVIW04,
  title = {Embedded Hardware Face Detection},
  pages = {133-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260915},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260915},
  author = {Theo Theocharides and Greg M. Link and Narayanan Vijaykrishnan and Mary Jane Irwin and Wayne Wolf}
}
@inproceedings{conf/vlsid/MurthyKVKMP94,
  title = {A 2Kx1K Space Switch ASIC for Use in Digital Exchanges},
  pages = {247-250},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282695},
  author = {V. Keshava Murthy and K. Madhu Kumar and Mallikarjun B. Vani and D. Jagadish Kumar and C. S. Mohan and B. S. Prasanna}
}
@inproceedings{conf/vlsid/DattaD04,
  title = {Assertion Based Verification Using HDVL},
  pages = {319-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260943},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260943},
  author = {Kausik Datta and P. P. Das}
}
@inproceedings{conf/vlsid/AyresB07,
  title = {Analog Circuit Testing Using Auto Regressive Moving Average Models},
  pages = {775-780},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.35},
  author = {Jeffrey Ayres and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/LinCF09,
  title = {Design Optimization and Automation for Secure Cryptographic Circuits},
  pages = {321-326},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.57},
  crossref = {conf/vlsid/2009},
  author = {Kuan Jen Lin and Yi Tang Chiu and Shan Chien Fang}
}
@inproceedings{conf/vlsid/KannanSA08,
  title = {Unified Vdd - Vth Optimization Based DVFM Controller for a Logic Block},
  pages = {509-514},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.69},
  crossref = {conf/vlsid/2008},
  author = {S. A. Kannan and N. S. Sreeram and Bharadwaj S. Amrutur}
}
@inproceedings{conf/vlsid/BhattacharyyaM08,
  title = {A Low Voltage, Low Ripple, on Chip, Dual Switch-Capacitor Based Hybrid DC-DC Converter},
  pages = {661-666},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.59},
  crossref = {conf/vlsid/2008},
  author = {Kaushik Bhattacharyya and Pradip Mandal}
}
@inproceedings{conf/vlsid/BaruahM09,
  title = {Concept of "Crossover Point" and its Application on Threshold Voltage Definition for Undoped-Body Transistors},
  pages = {241-246},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.41},
  crossref = {conf/vlsid/2009},
  author = {Ratul Kumar Baruah and Santanu Mahapatra}
}
@inproceedings{conf/vlsid/HanchateR04,
  title = {A New Technique for Leakage Reduction in CMOS Circuits using Self-Controlled Stacked Transistors},
  pages = {228-233},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260929},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260929},
  author = {Narender Hanchate and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/ChandrakasanSB94,
  title = {Energy Efficient Programmable Computation},
  pages = {261-264},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282698},
  author = {Anantha Chandrakasan and Mani B. Srivastava and Robert W. Brodersen}
}
@inproceedings{conf/vlsid/VenkatanarayananB08,
  title = {A Jitter Reduction Circuit Using Autocorrelation for Phase-Locked Loops and Serializer-Deserializer (SERDES) Circuits},
  pages = {581-588},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.118},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.118},
  crossref = {conf/vlsid/2008},
  author = {Hari Vijay Venkatanarayanan and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/DelaluzKVISK02,
  title = {Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories},
  pages = {288-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994936},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994936},
  author = {Victor Delaluz and Mahmut T. Kandemir and Narayanan Vijaykrishnan and Mary Jane Irwin and Anand Sivasubramaniam and Ibrahim Kolcu}
}
@inproceedings{conf/vlsid/AbrahamG96,
  title = {Practical Test and DFT for Next Generation VLSI},
  pages = {3},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1996.10011},
  author = {Jacob A. Abraham and Gopi Ganapathy}
}
@inproceedings{conf/vlsid/DanM09,
  title = {Analysis of the Energy Quantization Effects on Single Electron Inverter Performance through Noise Margin Modeling},
  pages = {493-498},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.34},
  crossref = {conf/vlsid/2009},
  author = {Surya Shankar Dan and Santanu Mahapatra}
}
@inproceedings{conf/vlsid/PrasadD04,
  title = {On Buffering Schemes for Long Multi-Layer Nets},
  pages = {455-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260964},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260964},
  author = {Vani Prasad and Madhav P. Desai}
}
@inproceedings{conf/vlsid/NaseerBK97,
  title = {Optimal Clock Period for Synthesized Data Paths},
  pages = {134-139},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568065},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568065},
  author = {A. R. Naseer and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/MondalDB05,
  title = {A Low Power Reprogrammable Parallel Processing VLSI Architecture for Computation of B-Spline Based Medical Image Processing System for Fast Characterization of Tiny Objects Suspended in Cellular Fluid},
  pages = {147-152},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.17},
  author = {Sabyasachi Mondal and Arijit De and P. K. Biswas}
}
@inproceedings{conf/vlsid/SikdarPBCBYM00,
  title = {Theory and Application of GF(2p) Cellular Automata as On-chip Test Pattern Generator},
  pages = {556-561},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812666},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812666},
  author = {Biplab K. Sikdar and Kolin Paul and Gosta Pada Biswas and Parimal Pal Chaudhuri and Vamsi Boppana and Cliff Yang and Sobhan Mukherjee}
}
@inproceedings{conf/vlsid/ChikodikarLS97,
  title = {A Technology Mapper for Xilinx FPGAs},
  pages = {57-61},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567961},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567961},
  author = {Madhav Y. Chikodikar and Shridhar Laddha and Ashish Sirasao}
}
@inproceedings{conf/vlsid/Sridhar04,
  title = {System-on-Chip (SoC): Clocking and Synchronization Issues},
  pages = {520-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260973},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260973},
  author = {Ramalingam Sridhar}
}
@inproceedings{conf/vlsid/SikdarDRGD05,
  title = {Cellular Automata Based Test Structures with Logic Folding},
  pages = {71-74},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.63},
  author = {Biplab K. Sikdar and Sukanta Das and Samir Roy and Niloy Ganguly and Debesh K. Das}
}
@inproceedings{conf/vlsid/DasguptaCC02,
  title = {Open Computation Tree Logic for Formal Verification of Modules},
  pages = {735-740},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995021},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995021},
  author = {Pallab Dasgupta and Arindam Chakrabarti and P. P. Chakrabarti}
}
@inproceedings{conf/vlsid/LovarajuMP13,
  title = {A Capacitor-less Low Drop-out (LDO) Regulator with Improved Transient Response for System-on-Chip Applications},
  pages = {130-135},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.176},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.176},
  crossref = {conf/vlsid/2013},
  author = {Cheekala Lovaraju and Ashis Maity and Amit Patra}
}
@inproceedings{conf/vlsid/Vasudevan03,
  title = {Advances in VLSI Design and Product Development Challenges},
  pages = {6},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183103},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183103},
  author = {A. Vasudevan}
}
@inproceedings{conf/vlsid/Jayadeva99,
  title = {Sequential Chaotic Annealing and its Application to Multilayer Channel Routing},
  pages = {570-573},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745215},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745215},
  author = {Jayadeva}
}
@inproceedings{conf/vlsid/SwamyEB98,
  title = {Efficient Verification and Synthesis using Design Commonalities},
  pages = {542-551},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646662},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646662},
  author = {Gitanjali Swamy and Stephen A. Edwards and Robert K. Brayton}
}
@inproceedings{conf/vlsid/KumarVN07,
  title = {Analytical Drain Current Model of Nanoscale Strained-Si/SiGe MOSFETs for Analog Circuit Simulation},
  pages = {189-194},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.38},
  author = {M. Jagadesh Kumar and Vivek Venkataraman and Susheel Nawal}
}
@inproceedings{conf/vlsid/BhuniaGKDM99,
  title = {Design, Simulation and Synthesis of an ASIC for Fractal Image Compression},
  pages = {544-547},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745211},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745211},
  author = {Swarup Bhunia and Soumya K. Ghosh and Pramod Kumar and Partha Pratim Das and Jayanta Mukherjee}
}
@inproceedings{conf/vlsid/SinghK15,
  title = {Ultra-fast Cap-less LDO for Dual Lane USB in 28FDSOI},
  pages = {254-259},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.49},
  crossref = {conf/vlsid/2015},
  author = {Saurabh Kumar Singh and Gautam Dey Kanungo}
}
@inproceedings{conf/vlsid/dAbreu00,
  title = {Manufacturing and Test Considerations in System-On-Chip Designs},
  pages = {176-177},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812605},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812605},
  author = {Manuel A. d'Abreu}
}
@inproceedings{conf/vlsid/YaoSS09,
  title = {WOR-BIST: A Complete Test Solution for Designs Meeting Power, Area and Performance Requirements},
  pages = {479-484},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.74},
  crossref = {conf/vlsid/2009},
  author = {Chunhua Yao and Kewal K. Saluja and Abhishek A. Sinkar}
}
@inproceedings{conf/vlsid/GhoshLJ94,
  title = {OTA Based Neural Network Architectures with On-Chip Tuning of Synapses},
  pages = {71-76},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282659},
  author = {Joydeep Ghosh and Patrick LaCour and Spence Jackson}
}
@inproceedings{conf/vlsid/IchiharaKPR00,
  title = {Test Transformation to Improve Compaction by Statistical Encoding},
  pages = {294-299},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812624},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812624},
  author = {Hideyuki Ichihara and Kozo Kinoshita and Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/DevanathanS11,
  title = {Hazard-Aware Directed Transition Fault ATPG for Effective Critical Path Test},
  pages = {262-267},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.42},
  crossref = {conf/vlsid/2011},
  author = {V. R. Devanathan and Ishaan Santhosh Shah}
}
@inproceedings{conf/vlsid/GautamRRU99,
  title = {A Design-in Methodology to Ensure First Time Success of Complex Digital Signal Processors},
  pages = {346-349},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745180},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745180},
  author = {Avinash K. Gautam and Jagdish C. Rao and Rohit Rathi and H. Udayakumar}
}
@proceedings{conf/vlsid/2002,
  title = {Proceedings of the ASPDAC 2002 / VLSI Design 2002, CD-ROM, 7-11 January 2002, Bangalore, India},
  booktitle = {VLSI Design / ASPDAC},
  publisher = {IEEE Computer Society},
  year = {2002},
  isbn = {0-7695-1299-2},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7806},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2002/1441/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/TangJJB05,
  title = {Behavioral Synthesis of Data-Dominated Circuits for Minimal Energy Implementation},
  pages = {267-273},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.62},
  author = {Xiaoyong Tang and Tianyi Jiang and Alex K. Jones and Prithviraj Banerjee}
}
@inproceedings{conf/vlsid/SrinivasanC10,
  title = {An Improved High Resolution CMOS Timing Generator Using Array of Digital Delay Lock Loops},
  pages = {335-338},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.37},
  crossref = {conf/vlsid/2010},
  author = {Balaji Srinivasan and Vinay Bhaskar Chandratre}
}
@inproceedings{conf/vlsid/MohantyR03a,
  title = {A Framework for Energy and Transient Power Reduction during Behavioral Synthesis},
  pages = {539-545},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183190},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183190},
  author = {Saraju P. Mohanty and N. Ranganathan}
}
@inproceedings{conf/vlsid/GuptaCMNR08,
  title = {A Robust Level-Shifter Design for Adaptive Voltage Scaling},
  pages = {383-388},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.61},
  crossref = {conf/vlsid/2008},
  author = {Ankur Gupta and Rajat Chauhan and Vinod Menezes and Vikas Narang and H. M. Roopashree}
}
@inproceedings{conf/vlsid/Kale15,
  title = {Tutorial T4: MEMS: Design, Fabrication, and their Applications as Chemical and Biosensors},
  pages = {8-9},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.112},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.112},
  crossref = {conf/vlsid/2015},
  author = {Nitin S. Kale}
}
@inproceedings{conf/vlsid/RudrapatiJSG15,
  title = {A Wide Tuning Range LC Quadrature Phase Oscillator Employing Mode Switching},
  pages = {271-275},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.52},
  crossref = {conf/vlsid/2015},
  author = {Sivaramakrishna Rudrapati and Sharayu Jagtap and M. Umar Shaikh and Shalabh Gupta}
}
@inproceedings{conf/vlsid/HadgisM95,
  title = {A novel CMOS monolithic analog multiplier with wide input dynamic range},
  pages = {310-314},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512130},
  author = {George A. Hadgis and P. R. Mukund}
}
@inproceedings{conf/vlsid/YadaAP07,
  title = {Modified Stability Checking for On-line Error Detection},
  pages = {787-792},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.113},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.113},
  author = {Satish Yada and Bharadwaj S. Amrutur and Rubin A. Parekhji}
}
@inproceedings{conf/vlsid/Bhawmik01,
  title = {Introduction to SystemC},
  pages = {7-8},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2001.10014},
  author = {Sudipta Bhawmik}
}
@inproceedings{conf/vlsid/SherwaniS98,
  title = {Embedded Tutorial: Layout Driven Synthesis or Synthesis Driven Layout},
  pages = {44-47},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646576},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646576},
  author = {Naveed A. Sherwani and Prashant Sawkar}
}
@inproceedings{conf/vlsid/RajendranGS15,
  title = {Tutorial T1: Neuromorphic Computing - Algorithms, Devices and Systems},
  pages = {1-2},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.109},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.109},
  crossref = {conf/vlsid/2015},
  author = {Bipin Rajendran and Udaya S. Ganguly and Manan Suri}
}
@inproceedings{conf/vlsid/Visweswariah92,
  title = {Stepsize Control in Piecewise Approximate Circuit Simulation},
  pages = {287-292},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658064},
  crossref = {conf/vlsid/1992},
  author = {Chandu Visweswariah}
}
@inproceedings{conf/vlsid/HajimiriRM15,
  title = {Efficient Peak Power Estimation Using Probabilistic Cost-Benefit Analysis},
  pages = {369-374},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.68},
  crossref = {conf/vlsid/2015},
  author = {Hadi Hajimiri and Kamran Rahmani and Prabhat Mishra}
}
@inproceedings{conf/vlsid/MekieV14,
  title = {Tutorial T7B: Network on Chips - The Journey Overview},
  pages = {18},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.124},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.124},
  crossref = {conf/vlsid/2014},
  author = {Joycee Mekie and Sneha N. Ved}
}
@inproceedings{conf/vlsid/ChaudhuriJ14,
  title = {FinFET Logic Circuit Optimization with Different FinFET Styles: Lower Power Possible at Higher Supply Voltage},
  pages = {476-482},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.89},
  crossref = {conf/vlsid/2014},
  author = {Sourindra Chaudhuri and Niraj K. Jha}
}
@inproceedings{conf/vlsid/PomeranzR08a,
  title = {Design-for-Testability for Synchronous Sequential Circuits that Maintains Functional Switching Activity},
  pages = {181-186},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.17},
  crossref = {conf/vlsid/2008},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/HiremathJ98,
  title = {Improving Concurrency for Cosine-modulated Filterbank Windowing},
  pages = {133-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646591},
  author = {C. G. Hiremath and Sriram Jayasimha}
}
@inproceedings{conf/vlsid/SambamurthyAT08,
  title = {A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits},
  pages = {521-526},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.56},
  crossref = {conf/vlsid/2008},
  author = {Sriram Sambamurthy and Jacob A. Abraham and Raghuram S. Tupuri}
}
@inproceedings{conf/vlsid/ShaikB95,
  title = {A graph approach to DFT hardware placement for robust delay fault BIST},
  pages = {177-182},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512100},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512100},
  author = {Imtiaz P. Shaik and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/MontalvoG95,
  title = {Svoboda-Tung division with no compensation},
  pages = {381-385},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512143},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512143},
  author = {Luis A. Montalvo and Alain Guyot}
}
@inproceedings{conf/vlsid/LotlikarPG11,
  title = {AcENoCs: A Configurable HW/SW Platform for FPGA Accelerated NoC Emulation},
  pages = {147-152},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.46},
  crossref = {conf/vlsid/2011},
  author = {Swapnil Lotlikar and Vinayak Pai and Paul V. Gratz}
}
@inproceedings{conf/vlsid/DeyBKA00,
  title = {A Fast Algorithm for Computing the Euler Number of an Image and its VLSI Implementation},
  pages = {330-335},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812628},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812628},
  author = {Sabyasachi Dey and Bhargab B. Bhattacharya and Malay Kumar Kundu and Tinku Acharya}
}
@inproceedings{conf/vlsid/MaheshwariRP97,
  title = {FPGA Implementation of Median Filter},
  pages = {523-524},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568194},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568194},
  author = {R. Maheshwari and S. S. S. P. Rao and E. G. Poonach}
}
@inproceedings{conf/vlsid/BhattacharyyaG08,
  title = {Behavioral Modeling of a CMOS Compatible High Precision MEMS Based Electron Tunneling Accelerometer},
  pages = {595-600},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.60},
  crossref = {conf/vlsid/2008},
  author = {T. K. Bhattacharyya and Anandaroop Ghosh}
}
@inproceedings{conf/vlsid/JeyashankarMA14,
  title = {A Time-Based Low Voltage Body Temperature Monitoring Unit},
  pages = {522-527},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.97},
  crossref = {conf/vlsid/2014},
  author = {Karthik Ramkumar Jeyashankar and Makrand Mahalley and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/GhoseG92,
  title = {Scalable, Pipelined, Cmos VLSI Content Addressable Memory Chips - Architecture And Implementation},
  pages = {161-166},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658040},
  crossref = {conf/vlsid/1992},
  author = {Kanad Ghose and Arun Gupta}
}
@inproceedings{conf/vlsid/VaradharajaperumalSKTS10,
  title = {Modeling of High Frequency Noise in SOI MOSFETs},
  pages = {212-217},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.82},
  crossref = {conf/vlsid/2010},
  author = {Muthubalan Varadharajaperumal and Saurabh Sirohi and Sourabh Khandelwal and Ethirajan Tamilmani and Vaidyananthan Subramanian}
}
@inproceedings{conf/vlsid/RajeshM99,
  title = {Processor Modeling for Hardware Software Codesign},
  pages = {132-137},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745137},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745137},
  author = {V. Rajesh and Rajat Moona}
}
@inproceedings{conf/vlsid/KagliwalB12,
  title = {Set-Cover Heuristics for Two-Level Logic Minimization},
  pages = {197-202},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.70},
  crossref = {conf/vlsid/2012},
  author = {Ankit Kagliwal and Shankar Balachandran}
}
@inproceedings{conf/vlsid/X06i,
  title = {VLSI Design Conference History},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.169},
  author = {}
}
@inproceedings{conf/vlsid/RajaAB04,
  title = {A Tuturial on the Emerging Nanotechnology Devices},
  pages = {343-360},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260946},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260946},
  author = {Tezaswi Raja and Vishwani D. Agrawal and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/Witowsky04,
  title = {A Vision for the Broadband Network},
  pages = {373-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260950},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260950},
  author = {Bill Witowsky}
}
@inproceedings{conf/vlsid/RaghuBRS99,
  title = {COST Circuit Optimization SysTem in ASIC Library Development Environment},
  pages = {460-463},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745198},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745198},
  author = {C. S. Raghu and Suravi Bhowmik and Poorvaja Ramani and S. Sundaram}
}
@inproceedings{conf/vlsid/Chakradhar95,
  title = {Optimum retiming of large sequential circuits},
  pages = {135-140},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512092},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512092},
  author = {Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/Sur-KolayDBZ04,
  title = {Physical Design Trends and Layout-Based Fault Modeling},
  pages = {6-8},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260891},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260891},
  author = {Susmita Sur-Kolay and Parthasarathi Dasgupta and Bhargab B. Bhattacharya and Sujit T. Zachariah}
}
@inproceedings{conf/vlsid/Bhatia97,
  title = {Reconfigurable Computing},
  pages = {356-359},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568107},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568107},
  author = {Dinesh Bhatia}
}
@proceedings{conf/vlsid/1994,
  title = {Proceedings of the Seventh International Conference on VLSI Design, VLSI Design 1994, Calcutta, India, January 5-8, 1994},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {1994},
  isbn = {0-8186-4990-9},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=930},
  author = {}
}
@inproceedings{conf/vlsid/GuptaGA05,
  title = {Lazy Constraints and SAT Heuristics for Proof-Based Abstraction},
  pages = {183-188},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.114},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.114},
  author = {Aarti Gupta and Malay K. Ganai and Pranav Ashar}
}
@inproceedings{conf/vlsid/DasB96,
  title = {Channel routing in Manhattan-diagonal model},
  pages = {43-48},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489452},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489452},
  author = {Sandip Das and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/Chakrabarti12,
  title = {Clock Tree Skew Minimization with Structured Routing},
  pages = {233-237},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.76},
  crossref = {conf/vlsid/2012},
  author = {Pinaki Chakrabarti}
}
@inproceedings{conf/vlsid/RaghvendraH05,
  title = {DFM: Linking Design and Manufacturing},
  pages = {705-708},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.80},
  author = {Srinivas Raghvendra and Philippe Hurat}
}
@inproceedings{conf/vlsid/ChandrakasanKKMPS96,
  title = {Mobile Communications: Demands on VLSI Technology, Design and CAD},
  pages = {432-436},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1996.10016},
  author = {Anantha Chandrakasan and Kurt Keutzer and A. Khandekar and S. L. Maskara and B. D. Pradhan and Mani B. Srivastava}
}
@inproceedings{conf/vlsid/BatterywalaALG06,
  title = {A Statistical Method for Fast and Accurate Capacitance Extraction in the Presence of Floating Dummy Fills},
  pages = {129-134},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.25},
  author = {Shabbir H. Batterywala and Rohit Ananthakrishna and Yansheng Luo and Alex Gyure}
}
@inproceedings{conf/vlsid/RaghavanAB99,
  title = {Automatic Insertion of Gated Clocks at Register Transfer Level},
  pages = {48-54},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745123},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745123},
  author = {Nithya Raghavan and Venkatesh Akella and Smita Bakshi}
}
@inproceedings{conf/vlsid/GandhiM08,
  title = {Energy-Efficient Soft-Error Protection Using Operand Encoding and Operation Bypass},
  pages = {45-51},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.116},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.116},
  crossref = {conf/vlsid/2008},
  author = {Kaushal R. Gandhi and Nihar R. Mahapatra}
}
@inproceedings{conf/vlsid/ShimTCY08,
  title = {Simulation Acceleration with HW Re-Compilation Avoidance},
  pages = {487-491},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.62},
  crossref = {conf/vlsid/2008},
  author = {Kyuho Shim and Kesava R. Talupuru and Maciej J. Ciesielski and Seiyang Yang}
}
@inproceedings{conf/vlsid/SardarMS13,
  title = {Geometry Independent Wirelength Estimation Method in VLSI Routing},
  pages = {257-261},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.197},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.197},
  crossref = {conf/vlsid/2013},
  author = {Raka Sardar and Ratna Mondal and Tuhina Samanta}
}
@inproceedings{conf/vlsid/MohanCG93,
  title = {Combining State Assignment with PLA Folding},
  pages = {9-14},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669624},
  author = {Chunduri Rama Mohan and Partha Pratim Chakrabarti and Sujoy Ghose}
}
@inproceedings{conf/vlsid/DasLC06,
  title = {High Performance MTCMOS Technique for Leakage Reduction in Hybrid SOI-Epitaxial Technologies with Enhanced-Mobility PFET Header},
  pages = {758-761},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.97},
  author = {Koushik K. Das and Shih-Hsien Lo and Ching-Te Chuang}
}
@inproceedings{conf/vlsid/MajumderBA98,
  title = {Path Delay Testing: Variable-Clock Versus Rated-Clock},
  pages = {470-475},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646651},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646651},
  author = {Subhashis Majumder and Michael L. Bushnell and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/PamunuwaT01,
  title = {Repeater Insertion To Minimise Delay In Coupled Interconnects},
  pages = {513-517},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902709},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902709},
  author = {Dinesh Pamunuwa and Hannu Tenhunen}
}
@inproceedings{conf/vlsid/GuptaH99,
  title = {Near-Optimum Hierarchical Layout Synthesis of Two-Dimensional CMOS Cells},
  pages = {453-459},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745197},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745197},
  author = {Avaneendra Gupta and John P. Hayes}
}
@inproceedings{conf/vlsid/MadanBGS05,
  title = {Evaluation of Device Parameters of HfO2/SiO2/Si Gate Dielectric Stack for MOSFETs},
  pages = {386-391},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.94},
  author = {A. Madan and S. C. Bose and P. J. George and Chandra Shekhar}
}
@inproceedings{conf/vlsid/KumarM15,
  title = {A Novel Ternary Content-Addressable Memory (TCAM) Design Using Reversible Logic},
  pages = {316-320},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.99},
  crossref = {conf/vlsid/2015},
  author = {S. Dinesh Kumar and Sk. Noor Mahammad}
}
@inproceedings{conf/vlsid/Frantz03,
  title = {Personal and Portable: The Evolving Definition},
  pages = {3},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183100},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183100},
  author = {Gene A. Frantz}
}
@inproceedings{conf/vlsid/VisvanathanMR93,
  title = {An Area-Efficient Systolic Architecture for Real-Time VLSI Finite Impulse Response Filters},
  pages = {166-171},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669671},
  author = {V. Visvanathan and Nibedita Mohanty and S. Ramanathan}
}
@inproceedings{conf/vlsid/LajoloRV01,
  title = {Early Evaluation Of Bus Interconnects Dependability For System-On-Chip Designs},
  pages = {371-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902687},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902687},
  author = {Marcello Lajolo and Matteo Sonza Reorda and Massimo Violante}
}
@inproceedings{conf/vlsid/BraytonK99,
  title = {Multi-Valued Logic Synthesis},
  pages = {196-105},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745148},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745148},
  author = {Robert K. Brayton and Sunil P. Khatri}
}
@inproceedings{conf/vlsid/BalakrishnanWC06,
  title = {PIDISC: Pattern Independent Design Independent Seed Compression Technique},
  pages = {811-817},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.135},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.135},
  author = {Kedarnath J. Balakrishnan and Seongmoon Wang and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/OrugantiR06,
  title = {Leakage Power Reduction in Dual-Vdd and Dual-Vth Designs through Probabilistic Analysis of Vth Variation},
  pages = {766-769},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.110},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.110},
  author = {Aswath Oruganti and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/HuertasVRH00,
  title = {Built-In Self-Test in Mixed-Signal ICs: A DTMF Macrocell},
  pages = {568-571},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812668},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812668},
  author = {Gloria Huertas and Diego Vázquez and Adoración Rueda and José L. Huertas}
}
@inproceedings{conf/vlsid/GhoshMPF04,
  title = {High Level Design Validation: Current Practices and Future Directions},
  pages = {9-11},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260892},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260892},
  author = {Indradeep Ghosh and Rajarshi Mukherjee and Mukul R. Prasad and Masahiro Fujita}
}
@inproceedings{conf/vlsid/RaoSS92,
  title = {Using Dedicated Functional Simulator for ASIC Design in Indian Context},
  pages = {334-335},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658077},
  crossref = {conf/vlsid/1992},
  author = {K. V. S. H. Rao and Raj Singh and Chandra Shekhar}
}
@inproceedings{conf/vlsid/NarendraETB04,
  title = {Design Challenges in Sub-100nm High Performance Microprocessors},
  pages = {15-17},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260894},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260894},
  author = {Siva Narendra and Vasantha Erraguntla and James Tschanz and Nitin Borkar}
}
@inproceedings{conf/vlsid/RajendranMKR11,
  title = {An Approach to Tolerate Process Related Variations in Memristor-Based Applications},
  pages = {18-23},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.49},
  crossref = {conf/vlsid/2011},
  author = {Jeyavijayan Rajendran and Harika Manem and Ramesh Karri and Garrett S. Rose}
}
@inproceedings{conf/vlsid/PuriKJ06,
  title = {Technology Impacts on Sub-90nm CMOS Circuit Design and Design Methodologies},
  pages = {5-7},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.156},
  author = {Ruchir Puri and Tanay Karnik and Rajiv V. Joshi}
}
@inproceedings{conf/vlsid/MehendaleS00,
  title = {Power Reduction Techniques for Portable DSP Applications},
  pages = {3},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812570},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812570},
  author = {Mahesh Mehendale and Sunil D. Sherlekar}
}
@inproceedings{conf/vlsid/McCartneyB04,
  title = {Advanced LCD Timing Controller IC with Memory-Assisted Response Time Compensation},
  pages = {1009-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261062},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261062},
  author = {Richard McCartney and Nikhil Balram}
}
@inproceedings{conf/vlsid/GhoshRKCB08,
  title = {On-Chip Process Variation Detection Using Slew-Rate Monitoring Circuit},
  pages = {143-149},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.67},
  crossref = {conf/vlsid/2008},
  author = {Amlan Ghosh and Rahul M. Rao and Jae-Joon Kim and Ching-Te Chuang and Richard B. Brown}
}
@inproceedings{conf/vlsid/MohanKKB02,
  title = {A New Divide and Conquer Method for Achieving High Speed Division in Hardware},
  pages = {535-540},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994974},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994974},
  author = {Murali Mohan and Rohini Krishnan and Anshul Kumar and M. Balakrishnan}
}
@inproceedings{conf/vlsid/EngineerVP15,
  title = {Parameterizable FPGA Framework for Particle Filter Based Object Tracking in Video},
  pages = {35-40},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.11},
  crossref = {conf/vlsid/2015},
  author = {Pinalkumar Engineer and Rajbabu Velmurugan and Sachin B. Patkar}
}
@inproceedings{conf/vlsid/DwivediKB04,
  title = {Synthesis of Application Specific Multiprocessor Architectures for Process Networks},
  pages = {780-783},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261027},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261027},
  author = {Basant Kumar Dwivedi and Anshul Kumar and M. Balakrishnan}
}
@inproceedings{conf/vlsid/MitraC92,
  title = {Combined Synthesis of Easily Testable Datapath and Control Designs},
  pages = {187-192},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658045},
  crossref = {conf/vlsid/1992},
  author = {Biswadip Mitra and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/CorneliusGKT07,
  title = {Deep Submicron Technology: Opportunity or Dead End for Dynamic Circuit Techniques},
  pages = {330-338},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.59},
  author = {Claas Cornelius and Frank Grassert and Siegmar Koppe and Dirk Timmermann}
}
@inproceedings{conf/vlsid/YadavDS14,
  title = {A New Sensitivity-Driven Process Variation Aware Self-Repairing Low-Power SRAM Design},
  pages = {116-121},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.27},
  crossref = {conf/vlsid/2014},
  author = {Nandakishor Yadav and Sunil Dutt and G. K. Sharma}
}
@inproceedings{conf/vlsid/SahaC98,
  title = {Web-based Distributed VLSI Design},
  pages = {449-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646648},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646648},
  author = {Debashis Saha and Anantha Chandrakasan}
}
@inproceedings{conf/vlsid/ShaoPR02,
  title = {Path Delay Fault Test Generation for Standard Scan Designs Using State Tuples},
  pages = {767-772},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995026},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995026},
  author = {Yun Shao 0002 and Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/Aitken09,
  title = {DFX and Productivity},
  pages = {8},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.105},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.105},
  crossref = {conf/vlsid/2009},
  author = {Robert C. Aitken}
}
@inproceedings{conf/vlsid/KumarCMP11,
  title = {Extraction of Aspect Ratio for Non-Manhattan CMOS Devices},
  pages = {130-134},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.71},
  crossref = {conf/vlsid/2011},
  author = {Shiv Kumar and Vinay Bhaskar Chandratre and Sudheer K. Mohammed and C. K. Pithawa}
}
@inproceedings{conf/vlsid/ReddyCSKV05,
  title = {Detecting SEU-Caused Routing Errors in SRAM-Based FPGAs},
  pages = {736-741},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.79},
  author = {E. Syam Sundar Reddy and Vikram Chandrasekhar and Milagros Sashikánth and V. Kamakoti and Narayanan Vijaykrishnan}
}
@inproceedings{conf/vlsid/SinghSWWPN14,
  title = {Knowledge-Guided Methodology for Third-Party Soft IP Analysis},
  pages = {246-251},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.49},
  crossref = {conf/vlsid/2014},
  author = {Bhanu Pratap Singh and Arunprasath Shankar and Francis G. Wolff and Daniel J. Weyer and Christos A. Papachristou and Bhanu Negi}
}
@inproceedings{conf/vlsid/PomeranzR07a,
  title = {Functional Broadside Tests with Different Levels of Reachability},
  pages = {799-804},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.87},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/SinghTK14,
  title = {Control Mechanism to Solve False Blocking Problem at MAC Layer in Wireless Sensor Networks},
  pages = {288-293},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.56},
  crossref = {conf/vlsid/2014},
  author = {Brajendra Kumar Singh and Kemal E. Tepe and Mohammed A. S. Khalid}
}
@inproceedings{conf/vlsid/SasidharC96,
  title = {Hierarchical Probablistic Diagnosis of MCMs on Large-Area Substrates},
  pages = {65-68},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489457},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489457},
  author = {Koppolu Sasidhar and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/Lienig97,
  title = {Channel and Switchbox Routing with Minimized Crosstalk - A Parallel Genetic Algorithm Approach},
  pages = {27-31},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567956},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567956},
  author = {Jens Lienig}
}
@inproceedings{conf/vlsid/SenapatiMC00,
  title = {Silicon Heterostructure Devices for RF Wireless Communication},
  pages = {488-491},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812655},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812655},
  author = {B. Senapati and C. K. Maiti and Nirmal B. Chakrabarti}
}
@inproceedings{conf/vlsid/JainG13,
  title = {Design and Simulation of Structurally Decoupled 4-DOF MEMS Vibratory Gyroscope},
  pages = {380-385},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.218},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.218},
  crossref = {conf/vlsid/2013},
  author = {Ankush Jain and Ram Gopal}
}
@inproceedings{conf/vlsid/HashmiB10,
  title = {An Efficient Design of a Reversible Barrel Shifter},
  pages = {93-98},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.35},
  crossref = {conf/vlsid/2010},
  author = {Irina Hashmi and Hafiz Md. Hasan Babu}
}
@inproceedings{conf/vlsid/KumarFP95,
  title = {A fast-multiplier generator for FPGAs},
  pages = {53-56},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512077},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512077},
  author = {Suthikshn Kumar and Kevin E. Forward and Marimuthu Palaniswami}
}
@inproceedings{conf/vlsid/VootukuruVK97,
  title = {Resource Constrained RTL Partitioning for Synthesis of Multi-FPGA Designs},
  pages = {140-145},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568066},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568066},
  author = {Madhavi Vootukuru and Ranga Vemuri and Nand Kumar}
}
@inproceedings{conf/vlsid/Singh08,
  title = {Scan Delay Testing of Nanometer SoCs},
  pages = {13},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.134},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.134},
  crossref = {conf/vlsid/2008},
  author = {Adit D. Singh}
}
@inproceedings{conf/vlsid/ChengUTC97,
  title = {Delay-Insensitive Carry-Lookahead Adders},
  pages = {322-328},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568098},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568098},
  author = {Fu-Chiung Cheng and Stephen H. Unger and Michael Theobald and Wen-Chung Cho}
}
@inproceedings{conf/vlsid/ChandrakasanDGS99,
  title = {A Low-Power Wireless Camera System},
  pages = {32-36},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745120},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745120},
  author = {Anantha Chandrakasan and Abram P. Dancy and James Goodman 0001 and Thomas Simon}
}
@inproceedings{conf/vlsid/DattaDDB11,
  title = {Pseudo Concurrent Quad-Band LNA Operating in 900 MHz/1.8 GHz and 900 MHz/2.4 GHz Bands for Multi-standard Wireless Receiver},
  pages = {124-129},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.20},
  crossref = {conf/vlsid/2011},
  author = {Sambit Datta and Ashudeb Dutta and Kunal Datta and Tarun Kanti Bhattacharyya}
}
@inproceedings{conf/vlsid/VenkateswaranB96,
  title = {Clock-Skew Constrained Cell Placement},
  pages = {146-149},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489474},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489474},
  author = {Natesan Venkateswaran and Dinesh Bhatia}
}
@inproceedings{conf/vlsid/SarkarNGC10,
  title = {Safe-ERfair},
  pages = {128-133},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.27},
  crossref = {conf/vlsid/2010},
  author = {Arnab Sarkar and Rahul Nanda and Sujoy Ghose and P. P. Chakrabarti}
}
@inproceedings{conf/vlsid/ShelarS02,
  title = {An Efficient Algorithm for Low Power Pass Transistor Logic Synthesis},
  pages = {87-92},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994890},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994890},
  author = {Rupesh S. Shelar and Sachin S. Sapatnekar}
}
@inproceedings{conf/vlsid/LimIZ93,
  title = {Euclidean Shortest Path Problem with Rectilinear Obstacles},
  pages = {90-93},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669645},
  author = {Joon Shik Lim and S. Sitharama Iyengar and Si-Qing Zheng}
}
@inproceedings{conf/vlsid/DuttaBGK10,
  title = {Optimized Stage Ratio of Tapered CMOS Inverters for Minimum Power and Mismatch Jitter Product},
  pages = {152-157},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.78},
  crossref = {conf/vlsid/2010},
  author = {Ramen Dutta and Tarun Kanti Bhattacharyya and Xiang Gao and Eric A. M. Klumperink}
}
@inproceedings{conf/vlsid/ShinhNANE06,
  title = {Efficient and Accurate EMC Analysis of High-Frequency VLSI Subnetworks},
  pages = {672-676},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.78},
  author = {Gurpreet Shinh and Natalie Nakhla and Ramachandra Achar and Michel S. Nakhla and Ihsan Erdin}
}
@inproceedings{conf/vlsid/CataniaR95,
  title = {Analog gates for a VLSI fuzzy processor},
  pages = {299-304},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512128},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512128},
  author = {Vincenzo Catania and Marco Russo}
}
@inproceedings{conf/vlsid/KahngM99,
  title = {Improved Effective Capacitance Computations for Use in Logic and Layout Optimization},
  pages = {578-583},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745217},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745217},
  author = {Andrew B. Kahng and Sudhakar Muddu}
}
@inproceedings{conf/vlsid/LingappanRRJC05,
  title = {Heterogeneous and Multi-Level Compression Techniques for Test Volume Reduction in Systems-on-Chip},
  pages = {65-70},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.104},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.104},
  author = {Loganathan Lingappan and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/Clark07,
  title = {Tutorial IND2B: Structured Embedded Configuration and Test},
  pages = {17},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.164},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.164},
  author = {C. J. Clark}
}
@inproceedings{conf/vlsid/GoswamiSB99,
  title = {MPEG-2 Video Data Simulator: A Case Study in Constrained HW-SW Codesign},
  pages = {128-132},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745136},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745136},
  author = {Rashmi Goswami and V. Srinivasan and M. Balakrishnan}
}
@inproceedings{conf/vlsid/AugustineLWA99,
  title = {Lossy Compression of Images Using Logic Minimization},
  pages = {538-543},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745210},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745210},
  author = {Jacob Augustine and William E. Lynch and Yuke Wang and Asim J. Al-Khalili}
}
@inproceedings{conf/vlsid/YenCC05,
  title = {A Wide-Swing V_T-Referenced Circuit with Insensitivity to Device Mismatch},
  pages = {539-542},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.39},
  author = {Chih-Jen Yen and Wen-Yaw Chung and Mely Chen Chi}
}
@inproceedings{conf/vlsid/GhoshN95,
  title = {Wave pipelined architecture folding: a method to achieve low power and low area},
  pages = {184-},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512102},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512102},
  author = {Debabrata Ghosh and Soumitra Kumar Nandy}
}
@inproceedings{conf/vlsid/RaychowdhuryMR04,
  title = {Modeling and Estimation of Leakage in Sub-90nm Devices},
  pages = {65-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260904},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260904},
  author = {Arijit Raychowdhury and Saibal Mukhopadhyay and Kaushik Roy}
}
@inproceedings{conf/vlsid/SahaSS15,
  title = {Rectilinear Steiner Clock Tree Routing Technique with Buffer Insertion in Presence of Obstacles},
  pages = {447-451},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.81},
  crossref = {conf/vlsid/2015},
  author = {Partha Pratim Saha and Sumonto Saha and Tuhina Samanta}
}
@inproceedings{conf/vlsid/YoungCH02,
  title = {A Unified Method to Handle Different Kinds of Placement Constraints in Floorplan Design},
  pages = {661-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995011},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995011},
  author = {Evangeline F. Y. Young and Chris C. N. Chu and M. L. Ho}
}
@inproceedings{conf/vlsid/BhattaBC15,
  title = {A Noise Aware CML Latch Modelling for Large System Simulation},
  pages = {286-291},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.55},
  crossref = {conf/vlsid/2015},
  author = {Debesh Bhatta and Suvadeep Banerjee and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/Mehendale04,
  title = {Challenges in the Design of Embedded Real-time DSP SoCs},
  pages = {507-511},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260971},
  author = {Mahesh Mehendale}
}
@inproceedings{conf/vlsid/ChowdhuryB94,
  title = {Cellular Automata Based VLSI Architecture for Computing Multiplication and Inverses in GF (2m)},
  pages = {279-282},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282702},
  author = {P. Pal Chowdhury and R. Barua}
}
@inproceedings{conf/vlsid/ParkKY02,
  title = {Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-Chip (SoC) Applications},
  pages = {625-630},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995006},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995006},
  author = {Yong-Ha Park and Jeonghoon Kook and Hoi-Jun Yoo}
}
@inproceedings{conf/vlsid/DobhalKDS07,
  title = {Variability Driven Joint Leakage-Delay Optimization Through Gate Sizing with Provabale Convergence},
  pages = {571-576},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.176},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.176},
  author = {Ashish Dobhal and Vishal Khandelwal and Azadeh Davoodi and Ankur Srivastava}
}
@inproceedings{conf/vlsid/DeschachtL05,
  title = {Performances of Coupled Interconnect Lines: The Impact of Inductance and Routing Orientation},
  pages = {640-643},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.135},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.135},
  author = {Denis Deschacht and Alain Lopez}
}
@inproceedings{conf/vlsid/KumarCM07,
  title = {An ECO Technique for Removing Crosstalk Violations in Clock Networks},
  pages = {283-288},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.30},
  author = {Amit Kumar 0004 and Krishnendu Chakrabarty and Chunduri Rama Mohan}
}
@inproceedings{conf/vlsid/SainiAVS10,
  title = {An Alternative approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects},
  pages = {411-416},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.53},
  crossref = {conf/vlsid/2010},
  author = {Sandeep Saini and Mahesh Kumar Adimulam and Sreehari Veeramachaneni and M. B. Srinivas}
}
@inproceedings{conf/vlsid/XuHJCG02,
  title = {An Efficient Hierarchical Timing-Driven Steiner Tree Algorithm for Global Routing},
  pages = {473-478},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994965},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994965},
  author = {Jingyu Xu and Xianlong Hong and Tong Jing and Yici Cai and Jun Gu}
}
@inproceedings{conf/vlsid/AgrawalB02,
  title = {Electronic Testing for SOC Designers (Tutorial Abstract)},
  pages = {20},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994877},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994877},
  author = {Vishwani D. Agrawal and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/AbabeiB03,
  title = {Timing Minimization by Statistical Timing hMetis-based Partitioning},
  pages = {58-63},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183115},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183115},
  author = {Cristinel Ababei and Kia Bazargan}
}
@inproceedings{conf/vlsid/SangireddyRG06,
  title = {Performance Optimization with Scalable Reconfigurable Computing Systems},
  pages = {381-386},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.133},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.133},
  author = {Rama Sangireddy and Prabhu Rajamani and Shwetha Gaddam}
}
@inproceedings{conf/vlsid/JainJ11,
  title = {Accurate Estimation of Signal Currents for Reliability Analysis Considering Advanced Waveform-Shape Effects},
  pages = {118-123},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.61},
  crossref = {conf/vlsid/2011},
  author = {Palkesh Jain and Ankit Jain}
}
@inproceedings{conf/vlsid/BangaH09,
  title = {A Novel Sustained Vector Technique for the Detection of Hardware Trojans},
  pages = {327-332},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.22},
  crossref = {conf/vlsid/2009},
  author = {Mainak Banga and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/MonteiroKDN94,
  title = {Bitwise Encoding of Finite State Machines},
  pages = {379-382},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282723},
  author = {José C. Monteiro and James H. Kukula and Srinivas Devadas and Horácio C. Neto}
}
@inproceedings{conf/vlsid/AbercrombieKTV06,
  title = {DFM, DFT, Silicon Debug and Diagnosis - The Loop to Ensure Product Yield},
  pages = {14},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.73},
  author = {David Abercrombie and Bernd Koenemann and Nagesh Tamarapalli and Srikanth Venkataraman}
}
@inproceedings{conf/vlsid/MehendaleS99,
  title = {Low Power Code Generation of Multiplication-free Linear Transforms},
  pages = {42-47},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745122},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745122},
  author = {Mahesh Mehendale and Sunil D. Sherlekar}
}
@inproceedings{conf/vlsid/MajhiJPA95,
  title = {An efficient automatic test generation system for path delay faults in combinational circuits},
  pages = {161-165},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512097},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512097},
  author = {Ananta K. Majhi and James Jacob and Lalit M. Patnaik and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/RayB15,
  title = {A Recursive Model for Smooth Approximation to Wirelength and Its Impact on Analytical Placement},
  pages = {417-422},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.76},
  crossref = {conf/vlsid/2015},
  author = {B. N. B. Ray and Shankar Balachandran}
}
@inproceedings{conf/vlsid/AmudhaVkR07,
  title = {SOC Implementation of HMM Based Speaker Independent Isolated Digit Recognition System},
  pages = {848-853},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.144},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.144},
  author = {V. Amudha and B. Venkataramani and R. Vinoth Kumar and S. Ravishankar}
}
@inproceedings{conf/vlsid/X06h,
  title = {Reviewers},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.142},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.142},
  author = {}
}
@inproceedings{conf/vlsid/KarkareSJ98,
  title = {Testability Preserving and Enhancing Transformations for Robust Delay Fault Testabilit},
  pages = {370-373},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646635},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646635},
  author = {Amey Karkare and Manoj Singla and Ajai Jain}
}
@inproceedings{conf/vlsid/HasteerB97,
  title = {Simulated Annealing Based Parallel State Assignment of Finite State Machines},
  pages = {69-75},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567963},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567963},
  author = {Gagan Hasteer and Prithviraj Banerjee}
}
@inproceedings{conf/vlsid/MajumderNB98,
  title = {Partitioning VLSI Floorplans by Staircase Channels for Global Routing},
  pages = {59-64},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646579},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646579},
  author = {Subhashis Majumder and Subhas C. Nandy and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/FeyWD07,
  title = {Reusing Learned Information in SAT-based ATPG},
  pages = {69-76},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.137},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.137},
  author = {Görschwin Fey and Tim Warode and Rolf Drechsler}
}
@inproceedings{conf/vlsid/MathurFBM06,
  title = {Sequential Equivalence Checking},
  pages = {18-19},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.145},
  author = {Anmol Mathur and Masahiro Fujita and M. Balakrishnan and Raj S. Mitra}
}
@inproceedings{conf/vlsid/MuthukaruppanM13,
  title = {Lifetime Reliability Aware Architectural Adaptation},
  pages = {227-232},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.192},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.192},
  crossref = {conf/vlsid/2013},
  author = {Thannirmalai Somu Muthukaruppan and Tulika Mitra}
}
@inproceedings{conf/vlsid/BoseA00,
  title = {Performance and Functional Verification of Microprocessors},
  pages = {58-63},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812585},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812585},
  author = {Pradip Bose and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/LiL07,
  title = {Design of A Fully Pipelined Single-Precision Multiply-Add-Fused Unit},
  pages = {318-323},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.64},
  author = {Gongqiong Li and Zhaolin Li}
}
@inproceedings{conf/vlsid/KahngMS99,
  title = {Interconnect Optimization Strategies for High-Performance VLSI Designs},
  pages = {464-469},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745199},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745199},
  author = {Andrew B. Kahng and Sudhakar Muddu and Egino Sarto}
}
@inproceedings{conf/vlsid/KitamichiUK08,
  title = {A Modeling of a Dynamically Reconfigurable Processor Using SystemC},
  pages = {91-96},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.13},
  crossref = {conf/vlsid/2008},
  author = {Junji Kitamichi and Koji Ueda and Kenichi Kuroda}
}
@inproceedings{conf/vlsid/Bhattacharya07,
  title = {Tutorial IND1A: NeXperia - A Versatile Configurable Platform for Home and Mobile Computing},
  pages = {14},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.161},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.161},
  author = {Puranjoy Bhattacharya}
}
@inproceedings{conf/vlsid/DasGupta09,
  title = {Common Power Format: A User-driven Ecosystem For Proven Low Power Design Flows},
  pages = {5},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.102},
  crossref = {conf/vlsid/2009},
  author = {Sumit DasGupta}
}
@inproceedings{conf/vlsid/WeissMB96,
  title = {A Very High Gain Bandwidth Product Fully Differential Amplifier},
  pages = {99-102},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489465},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489465},
  author = {J. Weiss and B. Majoux and Gérard Bouvier}
}
@inproceedings{conf/vlsid/PrasannaSK05,
  title = {A Principal Component Neural Network-Based Face Recognition System and Its ASIC Implementation},
  pages = {795-798},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.29},
  author = {Chakka Siva Sai Prasanna and N. Sudha and V. Kamakoti}
}
@inproceedings{conf/vlsid/HaldarNCBS01,
  title = {Fpga Hardware Synthesis From Matlab},
  pages = {299-304},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902676},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902676},
  author = {Malay Haldar and Anshuman Nayak and Alok N. Choudhary and Prithviraj Banerjee and U. Nagaraj Shenoy}
}
@inproceedings{conf/vlsid/TulabandhulaM09,
  title = {A 20MS/s 5.6 mW 6b Asynchronous ADC in 0.6µm CMOS},
  pages = {111-116},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.56},
  crossref = {conf/vlsid/2009},
  author = {Theja Tulabandhula and Yujendra Mitikiri}
}
@inproceedings{conf/vlsid/AainBD95,
  title = {Exposing floating gate defects in analogue CMOS circuits by power supply voltage control testing technique},
  pages = {239-242},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512116},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512116},
  author = {A. K. B. A'ain and A. H. Bratt and A. P. Dorey}
}
@inproceedings{conf/vlsid/GuptaK04,
  title = {Wire Swizzling to Reduce Delay Uncertainty Due to Capacitive Coupling},
  pages = {431-436},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260960},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260960},
  author = {Puneet Gupta and Andrew B. Kahng}
}
@inproceedings{conf/vlsid/BahariAE08,
  title = {Low Power Hardware Architecture for VBSME Using Pixel Truncation},
  pages = {389-395},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.100},
  crossref = {conf/vlsid/2008},
  author = {Asral Bahari and Tughrul Arslan and Ahmet T. Erdogan}
}
@inproceedings{conf/vlsid/TiwariDMG97,
  title = {Dynamic Power Management for Microprocessors: A Case Study},
  pages = {185-192},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568074},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568074},
  author = {Vivek Tiwari and Ryan Donnelly and Sharad Malik and Ricardo Gonzalez}
}
@inproceedings{conf/vlsid/Aggarwal96,
  title = {An Enhanced Macromodel for a CMOS Operational Amplifier for HDL Implementation},
  pages = {331-332},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489626},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489626},
  author = {Sudhir Aggarwal}
}
@inproceedings{conf/vlsid/PaulGSCC00,
  title = {GF(2p) CA Based Vector Quantization for Fast Encoding of Still Images},
  pages = {140-143},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812598},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812598},
  author = {Kolin Paul and Ranadeep Ghosal and Biplab K. Sikdar and Santashil Pal Chaudhuri and Dipanwita Roy Chowdhury}
}
@inproceedings{conf/vlsid/RebeiroMM10,
  title = {Pinpointing Cache Timing Attacks on AES},
  pages = {306-311},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.29},
  crossref = {conf/vlsid/2010},
  author = {Chester Rebeiro and Mainack Mondal and Debdeep Mukhopadhyay}
}
@inproceedings{conf/vlsid/SarmaLC12,
  title = {A Novel Encoding Scheme for Low Power in Network on Chip Links},
  pages = {257-261},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.80},
  crossref = {conf/vlsid/2012},
  author = {Deepa N. Sarma and Gopalakrishnan Lakshminarayanan and K. V. R. Suryakiran Chavali}
}
@inproceedings{conf/vlsid/BhagavathiOSZ94,
  title = {Time- and Cost-Optimal Parallel Algorithms for the Dominance and Visibility Graphs},
  pages = {49-52},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282654},
  author = {Dharmavani Bhagavathi and Stephan Olariu and James L. Schwing and Jingyuan Zhang}
}
@inproceedings{conf/vlsid/LahiriDGM94,
  title = {3D Effects in VLSI/ULSI MOSFETs: A Novel Analytical Approach to Model Threshold Voltage},
  pages = {328-332},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282713},
  author = {Shuvendu K. Lahiri and M. K. Das and A. Das Gupta and I. Manna}
}
@inproceedings{conf/vlsid/Jamoussi99,
  title = {Test-Vector Prediction of M-Testable Iterative Arrays},
  pages = {87-90},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745129},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745129},
  author = {M. Jamoussi}
}
@inproceedings{conf/vlsid/ZachariahC01,
  title = {A Novel Algorithm for Multi-Node Bridge Analysis of Large VLSI Circuits},
  pages = {333-338},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902681},
  author = {Sujit T. Zachariah and Sreejit Chakravarty}
}
@inproceedings{conf/vlsid/VallapenaniCXYC06,
  title = {Efficient Techniques for Noise Characterization of Sequential Cells and Macros},
  pages = {363-368},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.81},
  author = {Venkat Rao Vallapenani and Ravi Shankar Chevuri and Bingxiong Xu and Lun Ye and Kanad Chakraborty}
}
@inproceedings{conf/vlsid/NarayanVG92,
  title = {System Level Specification and Synthesis},
  pages = {103-108},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658029},
  crossref = {conf/vlsid/1992},
  author = {Sanjiv Narayan and Frank Vahid and Daniel D. Gajski}
}
@inproceedings{conf/vlsid/ShuWB96,
  title = {Instruction-Set Matching and GA-based Selection for Embedded-Processor Code Generation},
  pages = {73-76},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489459},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489459},
  author = {J. Shu and Thomas Charles Wilson and Dilip K. Banerji}
}
@inproceedings{conf/vlsid/LiCKS05,
  title = {Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores},
  pages = {53-58},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.87},
  author = {Lei Li and Krishnendu Chakrabarty and Seiji Kajihara and Shivakumar Swaminathan}
}
@inproceedings{conf/vlsid/RoyRD99,
  title = {Low Power Design Methodologies for Systems-on-Chips},
  pages = {609},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1999.10012},
  author = {Kaushik Roy and Anand Raghunathan and Sujit Dey}
}
@inproceedings{conf/vlsid/BozorgzadehA09,
  title = {Novel MOS Decoupling Capacitor Optimization Technique for Nanotechnologies},
  pages = {175-180},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.37},
  crossref = {conf/vlsid/2009},
  author = {Bardia Bozorgzadeh and Ali Afzali-Kusha}
}
@inproceedings{conf/vlsid/Gossner04,
  title = {ESD protection for the deep sub micron regime - a challenge for design methodology},
  pages = {809-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261032},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261032},
  author = {Harald Gossner}
}
@inproceedings{conf/vlsid/HatiB12,
  title = {A 55-mW 300MS/s 8-bit CMOS Parallel Pipeline ADC},
  pages = {45-50},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.44},
  crossref = {conf/vlsid/2012},
  author = {Manas Kumar Hati and Tarun Kanti Bhattacharyya}
}
@inproceedings{conf/vlsid/Ramirez-AnguloCL09,
  title = {Techniques for the Design of Low Voltage Power Efficient Analog and Mixed Signal Circuits},
  pages = {26-27},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.112},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.112},
  crossref = {conf/vlsid/2009},
  author = {Jaime Ramírez-Angulo and Ramón González Carvajal and Antonio J. López-Martín}
}
@inproceedings{conf/vlsid/JainA06,
  title = {A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology},
  pages = {495-498},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.12},
  author = {Sanjeev K. Jain and Pankaj Agarwal}
}
@inproceedings{conf/vlsid/TaiB94,
  title = {A Three-Stage Partial Scan Design Method Using the Sequential Circuit Flow Graph},
  pages = {101-106},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282665},
  author = {Shang-E Tai and Debashis Bhattacharya}
}
@inproceedings{conf/vlsid/AvasareC13,
  title = {Tutorial T1B: Riding the "Energy Consumption Horse" - from System-level Design to Silicon},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.135},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.135},
  crossref = {conf/vlsid/2013},
  author = {Prabhat Avasare and Nitin Chandrachoodan}
}
@inproceedings{conf/vlsid/Parhi94,
  title = {Calculation of Minimum Number of Registers in Arbitrary Life Time Chart},
  pages = {83-86},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282661},
  author = {Keshab K. Parhi}
}
@inproceedings{conf/vlsid/WildFPB03,
  title = {Mapping and Scheduling for Architecture Exploration of Networking SoCs},
  pages = {376-381},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183165},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183165},
  author = {Thomas Wild and Jürgen Foag and Nuria Pazos and Winthir Brunnbauer}
}
@inproceedings{conf/vlsid/DeyBMB06,
  title = {An Approach to Architectural Enhancement for Embedded Speech Applications},
  pages = {371-376},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.37},
  author = {Soumyajit Dey and Susmit Biswas and Arijit Mukhopadhyay and Anupam Basu}
}
@inproceedings{conf/vlsid/PotlapallyRRLJ06,
  title = {Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Processors},
  pages = {299-304},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.102},
  author = {Nachiketh R. Potlapally and Srivaths Ravi and Anand Raghunathan and Ruby B. Lee and Niraj K. Jha}
}
@inproceedings{conf/vlsid/HuangJD01a,
  title = {A Parallel Built-In Self-Diagnostic Method For Embedded Memory Buffers},
  pages = {397-402},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902691},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902691},
  author = {Der-Cheng Huang and Wen-Ben Jone and Sunil R. Das}
}
@inproceedings{conf/vlsid/PariharK14,
  title = {Performance Optimization and Parameter Sensitivity Analysis of Ultra Low Power Junctionless MOSFETs},
  pages = {439-443},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.82},
  crossref = {conf/vlsid/2014},
  author = {Mukta Singh Parihar and Abhinav Kranti}
}
@inproceedings{conf/vlsid/SankarayyaRB97,
  title = {Algorithms for Low Power FIR Filter Realization Using Differential Coefficients},
  pages = {174-178},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568072},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568072},
  author = {Naushik Sankarayya and Kaushik Roy and Debashis Bhattacharya}
}
@inproceedings{conf/vlsid/MajumderB06,
  title = {Solving Thermal Problems of Hot Chips Using Voronoi Diagrams},
  pages = {545-548},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.150},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.150},
  author = {Subhashis Majumder and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/RamasamyVNS09,
  title = {100KHz-20MHz Programmable Subthreshold Gm-C Low-Pass Filter in 0.18µ-m CMOS},
  pages = {105-110},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.19},
  crossref = {conf/vlsid/2009},
  author = {S. Ramasamy and B. Venkataramani and R. Niranjini and K. Suganya}
}
@inproceedings{conf/vlsid/DasK08,
  title = {A Merged Synthesis Technique for Fast Arithmetic Blocks Involving Sum-of-Products and Shifters},
  pages = {572-579},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.112},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.112},
  crossref = {conf/vlsid/2008},
  author = {Sabyasachi Das and Sunil P. Khatri}
}
@inproceedings{conf/vlsid/SahaDPB06,
  title = {Design of a 1 V Low Power 900 MHz QVCO},
  pages = {57-62},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.65},
  author = {Prabir K. Saha and Ashudeb Dutta and A. Patra and T. K. Bhattacharyya}
}
@inproceedings{conf/vlsid/SamantaP02,
  title = {Optimal Dual -VT Assignment for Low-Voltage Energy-Constrained CMOS Circuits},
  pages = {193-198},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994918},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994918},
  author = {Debasis Samanta and Ajit Pal}
}
@inproceedings{conf/vlsid/SodiniGTM98,
  title = {Invited Address: Integrated Memory/Logic Architecture for Image Processing},
  pages = {304-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646623},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646623},
  author = {Charles Sodini and Jeffrey C. Gealow and Zubair A. Talib and Ichiro Masaki}
}
@inproceedings{conf/vlsid/SaraswatAN05,
  title = {Projection Based Fast Passive Compact Macromodeling of High-Speed VLSI Circuits and Interconnects},
  pages = {629-633},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.143},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.143},
  author = {Dharmendra Saraswat and Ramachandra Achar and Michel S. Nakhla}
}
@inproceedings{conf/vlsid/PalPPD93,
  title = {NP-Completeness of Multi-Layer No-Dogleg Channel Routing and an Efficient Heuristic},
  pages = {80-83},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669643},
  author = {Rajat K. Pal and Sudebkumar Prasant Pal and Ajit Pal and Alak K. Dutta}
}
@inproceedings{conf/vlsid/ChakravartyS94,
  title = {IDDQ Measurement Based Diagnosis of Bridging Faults in Full Scan Circuits},
  pages = {179-182},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282680},
  author = {Sreejit Chakravarty and Sivaprakasam Suresh}
}
@inproceedings{conf/vlsid/BianWK14,
  title = {Techniques to Improve the Efficiency of SAT Based Path Delay Test Generation},
  pages = {50-55},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.16},
  crossref = {conf/vlsid/2014},
  author = {Kun Bian and D. M. H. Walker and Sunil P. Khatri}
}
@inproceedings{conf/vlsid/TangAP13,
  title = {MAPro: A Tiny Processor for Reconfigurable Baseband Modulation Mapping},
  pages = {1-6},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.153},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.153},
  crossref = {conf/vlsid/2013},
  author = {Liang Tang and Jude Angelo Ambrose and Sri Parameswaran}
}
@inproceedings{conf/vlsid/Bailey09,
  title = {The Future of Low Power Design is Here: IEEE P1801, aka, UPF 2.0},
  pages = {6},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.103},
  crossref = {conf/vlsid/2009},
  author = {Stephen Bailey}
}
@inproceedings{conf/vlsid/JainP07,
  title = {Memory Architecture Exploration for Power-Efficient 2D-Discrete Wavelet Transform},
  pages = {813-818},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.103},
  author = {Rahul Jain and Preeti Ranjan Panda}
}
@inproceedings{conf/vlsid/KurdahiDEN08,
  title = {Cross-Layer Approaches to Designing Reliable Systems Using Unreliable Chips},
  pages = {14-15},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.135},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.135},
  crossref = {conf/vlsid/2008},
  author = {Fadi J. Kurdahi and Nikil Dutt and Ahmed M. Eltawil and Sani R. Nassif}
}
@inproceedings{conf/vlsid/RaoBS97,
  title = {T1: Multimedia},
  pages = {2},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1997/7755/00/77550002.pdf},
  author = {K. R. Rao and Magdy A. Bayoumi and T. V. Subramaniam}
}
@inproceedings{conf/vlsid/PalPDP95,
  title = {Computing area and wire length efficient routes for channels},
  pages = {196-201},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512108},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512108},
  author = {Rajat K. Pal and Sudebkumar Prasant Pal and M. M. Das and Ajit Pal}
}
@inproceedings{conf/vlsid/TupuriA97,
  title = {A Novel Hierarchical Test Generation Method for Processors},
  pages = {540-541},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568203},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568203},
  author = {Raghuram S. Tupuri and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/AsanoKK07,
  title = {Proposal of Dynamic Module Library for System Level Modeling and Simulation of Dynamically Reconfigurable Systems},
  pages = {373-378},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.134},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.134},
  author = {Kenji Asano and Junji Kitamichi and Kenichi Kuroda}
}
@inproceedings{conf/vlsid/PappuBAS96,
  title = {Statistical path delay fault coverage estimation for synchronous sequential circuits},
  pages = {290-295},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489613},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489613},
  author = {Lakshminarayana Pappu and Michael L. Bushnell and Vishwani D. Agrawal and Mandyam-Komar Srinivas}
}
@inproceedings{conf/vlsid/MohantyR03,
  title = {Energy Efficient Scheduling for Datapath Synthesis},
  pages = {446-451},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183175},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183175},
  author = {Saraju P. Mohanty and N. Ranganathan}
}
@inproceedings{conf/vlsid/Fujita04,
  title = {Formal Verification of C Language Based VLSI Designs},
  pages = {93-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260908},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260908},
  author = {Masahiro Fujita}
}
@inproceedings{conf/vlsid/SarkarGDSD07,
  title = {Modeling of Leakages in Nano-Scale DG MOSFET to Implement Low Power SRAM: A Device/Circuit Co-Design},
  pages = {183-188},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.110},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.110},
  author = {Deblina Sarkar and Samiran Ganguly and Deepanjan Datta and A. Ananda Prasad Sarab and Sudeb Dasgupta}
}
@inproceedings{conf/vlsid/Rajsuman92,
  title = {An Architecture To Test Random Access Memories},
  pages = {144-147},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658036},
  crossref = {conf/vlsid/1992},
  author = {Rochit Rajsuman}
}
@inproceedings{conf/vlsid/Ghosh14,
  title = {Tutorial T6B: Embedded Memory Design for Future Technologies: Challenges and Solutions},
  pages = {14-15},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.122},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.122},
  crossref = {conf/vlsid/2014},
  author = {Swaroop Ghosh}
}
@inproceedings{conf/vlsid/LuWP06,
  title = {ADC Precision Requirement for Digital Ultra-Wideband Receivers with Sublinear Front-Ends: A Power and Performance Perspective},
  pages = {575-580},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.32},
  author = {Ivan Siu-Chuang Lu and Neil Weste and Sri Parameswaran}
}
@inproceedings{conf/vlsid/LekatsasHJC05,
  title = {A Unified Architecture for Adaptive Compression of Data and Code on Embedded Systems},
  pages = {117-123},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.36},
  author = {Haris Lekatsas and Jörg Henkel and Venkata Jakkula and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/NandiB08,
  title = {Throughput Efficient Parallel Implementation of SPIHT Algorithm},
  pages = {718-725},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.48},
  crossref = {conf/vlsid/2008},
  author = {Anilkumar V. Nandi and R. M. Banakar}
}
@inproceedings{conf/vlsid/TeoKUT04,
  title = {Design, Analysis, and Implementation of Analog Complex Filter for Low-IF Wireless LAN Application},
  pages = {416-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260958},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260958},
  author = {T. Hui Teo and Ee-Sze Khoo and Dasgupta Uday and Chin-Boon Tear}
}
@inproceedings{conf/vlsid/VimjamH07,
  title = {Explicit Safety Property Strengthening in SAT-based Induction},
  pages = {63-68},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.80},
  author = {Vishnu C. Vimjam and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/JaiswalGKS15,
  title = {SPAA-Aware 2D Gaussian Smoothing Filter Design Using Efficient Approximation Techniques},
  pages = {333-338},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.62},
  crossref = {conf/vlsid/2015},
  author = {Ankur Jaiswal and Bharat Garg and Vikas Kaushal and G. K. Sharma}
}
@inproceedings{conf/vlsid/RaviRS14,
  title = {Histogram Based Deterministic Digital Background Calibration for Pipelined ADCs},
  pages = {569-574},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.105},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.105},
  crossref = {conf/vlsid/2014},
  author = {Chithira Ravi and T. Rahul and Bibhudatta Sahoo}
}
@inproceedings{conf/vlsid/GantaVPN11,
  title = {A Highly Stable Leakage-Based Silicon Physical Unclonable Functions},
  pages = {135-140},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.72},
  crossref = {conf/vlsid/2011},
  author = {Dinesh Ganta and Vignesh Vivekraja and Kanu Priya and Leyla Nazhandali}
}
@inproceedings{conf/vlsid/AshoueiNCSD07,
  title = {Probabilistic Self-Adaptation of Nanoscale CMOS Circuits: Yield Maximization under Increased Intra-Die Variations},
  pages = {711-716},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.130},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.130},
  author = {Maryam Ashouei and Muhammad Mudassar Nisar and Abhijit Chatterjee and Adit D. Singh and Abdulkadir Utku Diril}
}
@inproceedings{conf/vlsid/KhanWM03,
  title = {A Low Voltage Switched-Capacitor Current Reference Circuit with low dependence on Process, Voltage and Temperature},
  pages = {504-506},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183184},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183184},
  author = {Qadeer Ahmad Khan and Sanjay Kumar Wadhwa and Kulbhushan Misri}
}
@inproceedings{conf/vlsid/VeeramachaneniKAPS07,
  title = {Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors},
  pages = {324-329},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.116},
  author = {Sreehari Veeramachaneni and Kirthi M. Krishna and Lingamneni Avinash and Reddy Puppala Sreekanth and M. B. Srinivas}
}
@inproceedings{conf/vlsid/SklyarovSPA08,
  title = {Multimedia Tools and Architectures for Hardware/Software Co-Simulation of Reconfigurable Systems},
  pages = {85-90},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.70},
  crossref = {conf/vlsid/2008},
  author = {Valery Sklyarov and Iouliia Skliarova and Bruno Figueiredo Pimentel and Manuel Almeida}
}
@inproceedings{conf/vlsid/SinghalKSS02,
  title = {Transistor Flaring in Deep Submicron-Design Considerations},
  pages = {299-304},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994938},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994938},
  author = {Vipul Singhal and C. B. Keshav and K. G. Surnanth and P. R. Suresh}
}
@inproceedings{conf/vlsid/RahamanDB02,
  title = {A New Synthesis of Symmetric Functions},
  pages = {160-165},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994910},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994910},
  author = {Hafizur Rahaman and Debesh K. Das and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/Srinivasaiah12,
  title = {Implications of Halo Implant Shadowing and Backscattering from Mask Layer Edges on Device Leakage Current in 65nm SRAM},
  pages = {412-417},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.106},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.106},
  crossref = {conf/vlsid/2012},
  author = {H. C. Srinivasaiah}
}
@inproceedings{conf/vlsid/RaoT92,
  title = {Computational Complexity of Test-Point Insertions and Decompositions},
  pages = {233-238},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658053},
  crossref = {conf/vlsid/1992},
  author = {Nageswara S. V. Rao and Shunichi Toida}
}
@inproceedings{conf/vlsid/BanerjeeBC13,
  title = {Adaptive RF Front-end Design via Self-discovery: Using Real-time Data to Optimize Adaptation Control},
  pages = {197-202},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.188},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.188},
  crossref = {conf/vlsid/2013},
  author = {Debashis Banerjee and Aritra Banerjee and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/HeydariP02,
  title = {Interconnect Energy Dissipation in High-Speed ULSI Circuits},
  pages = {132-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994900},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994900},
  author = {Payam Heydari and Massoud Pedram}
}
@inproceedings{conf/vlsid/GuntherD01,
  title = {Implementation of Read- k-times BDDs on Top of Standard BDD Packages},
  pages = {173-178},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902657},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902657},
  author = {Wolfgang Günther and Rolf Drechsler}
}
@inproceedings{conf/vlsid/BansalK04,
  title = {A Switch-Cap Regulator for SoC Applications},
  pages = {168-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260920},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260920},
  author = {Nitin Bansal and Amit Katyal}
}
@inproceedings{conf/vlsid/MukhopadhyayBR05,
  title = {Physics and Technology: Towards Low-Power DSM Design},
  pages = {16-17},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.136},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.136},
  author = {D. Mukhopadhyay and P. K. Basu and V. R. Rao}
}
@inproceedings{conf/vlsid/SarkarBM96,
  title = {Representation and Synthesis of Interface of a Circuit for its Reuse},
  pages = {140-145},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489473},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.10018},
  author = {Santonu Sarkar and Anupam Basu and Arun K. Majumdar}
}
@inproceedings{conf/vlsid/BalaP05,
  title = {A Novel Low Power 16X16 Content Addressable Memory Using PA},
  pages = {791-794},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.27},
  author = {G. Josemin Bala and J. Raja Paul Perinbam}
}
@inproceedings{conf/vlsid/VinnakotaHC97,
  title = {Pseudoduplication - An ACOB Technique for Single-Ended Circuits},
  pages = {398-402},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568162},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568162},
  author = {Bapiraju Vinnakota and Ramesh Harjani and Wooyoung Choi}
}
@inproceedings{conf/vlsid/JainSPR11,
  title = {Multi-CoDec Configurations for Low Power and High Quality Scan Test},
  pages = {370-375},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.15},
  crossref = {conf/vlsid/2011},
  author = {Arvind Jain and Sundarrajan Subramanian and Rubin A. Parekhji and Srivaths Ravi}
}
@inproceedings{conf/vlsid/YogiA07,
  title = {Spectral RTL Test Generation for Microprocessors},
  pages = {473-478},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.146},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.146},
  author = {Nitin Yogi and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/ChakrabortyPB08,
  title = {Analysis and Robust Design of Diode-Resistor Based Nanoscale Crossbar PLA Circuits},
  pages = {441-446},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.44},
  crossref = {conf/vlsid/2008},
  author = {Rajat Subhra Chakraborty and Somnath Paul and Swarup Bhunia}
}
@inproceedings{conf/vlsid/ChatterjeeS015,
  title = {A Methodology for Placement of Regular and Structured Circuits},
  pages = {499-504},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.90},
  crossref = {conf/vlsid/2015},
  author = {Suman Chatterjee and Vikram Singh Saun and Anand Arunachalam 0001}
}
@inproceedings{conf/vlsid/RoyRHM97,
  title = {T5: Low-Power Design},
  pages = {4},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1997.10015},
  author = {K. Roy and R. Roy and Ramesh Harjani and K. S. Murthy}
}
@inproceedings{conf/vlsid/NarasimhaHN06,
  title = {SmartExtract: Accurate Capacitance Extraction for SOC Designs},
  pages = {786-789},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.148},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.148},
  author = {Usha Narasimha and Anthony M. Hill and N. S. Nagaraj}
}
@inproceedings{conf/vlsid/MallyaPR15,
  title = {Way Halted Prediction Cache: An Energy Efficient Cache Architecture for Embedded Processors},
  pages = {65-70},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.16},
  crossref = {conf/vlsid/2015},
  author = {Neethu Bal Mallya and Geeta Patil and Biju K. Raveendran}
}
@inproceedings{conf/vlsid/BommuCD00,
  title = {Resource-Constrained Compaction of Sequential Circuit Test Sets},
  pages = {398-405},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812640},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812640},
  author = {Surendra Bommu and Srimat T. Chakradhar and Kiran B. Doreswamy}
}
@inproceedings{conf/vlsid/ZhangWY08,
  title = {Delay and Energy Efficient Design of On-Chip Encoded Bus with Repeaters},
  pages = {377-382},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.21},
  crossref = {conf/vlsid/2008},
  author = {Qingli Zhang and Jinxiang Wang and Yizheng Ye}
}
@inproceedings{conf/vlsid/DattaCBTD01,
  title = {Satisfying Timing Constraints of Preemptive Real-Time Tasks through Task Layout Technique},
  pages = {97-102},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902646},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902646},
  author = {Anupam Datta and Sidharth Choudhury and Anupam Basu and Hiroyuki Tomiyama and Nikil Dutt}
}
@inproceedings{conf/vlsid/KumarSG92,
  title = {Mirroring Silicon Behaviour in ASIC models- The Issues Involved},
  pages = {124-127},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658032},
  crossref = {conf/vlsid/1992},
  author = {Mohan Kumar and Sharada Satrasala and Richard Goldman}
}
@inproceedings{conf/vlsid/CucchiaraNRC92,
  title = {Analysis of Design Methodology with Logic Cell Arrays},
  pages = {73-79},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658024},
  crossref = {conf/vlsid/1992},
  author = {Rita Cucchiara and Giovanni Neri and G. Rustichelli and Tullio Salmon Cinotti}
}
@inproceedings{conf/vlsid/KrishnaCS98,
  title = {Technique for Planning of Terminal Locations of Leaf Cells in Cell-Based Design with Routing Considerations},
  pages = {53-58},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646578},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646578},
  author = {Bharat Krishna and C. Y. Roger Chen and Naresh Sehgal}
}
@inproceedings{conf/vlsid/BagchiCMC01,
  title = {A Novel Strategy to Test Core Based Designs},
  pages = {122-127},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902650},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902650},
  author = {Debabrata Bagchi and Dipanwita Roy Chowdhury and Joy Mukherjee and Santanu Chattopadhyay}
}
@inproceedings{conf/vlsid/SoldoGMM04,
  title = {A Current Sensor for On-Chip, Non-Intrusive Testing of RF Systems},
  pages = {1023-1026},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261064},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261064},
  author = {Antonija Soldo and Anand Gopalan and P. R. Mukund and Martin Margala}
}
@inproceedings{conf/vlsid/VijayB07,
  title = {Continuous Time Sigma Delta Modulator Employing a Novel Comparator Architecture},
  pages = {919-924},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.54},
  author = {U. K. Vijay and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/Srivastava96,
  title = {Medium access control and air-interface subsystem for an indoor wireless ATM network},
  pages = {14-18},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489445},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489445},
  author = {Mani B. Srivastava}
}
@inproceedings{conf/vlsid/YuSTM14,
  title = {All-SAT Using Minimal Blocking Clauses},
  pages = {86-91},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.22},
  crossref = {conf/vlsid/2014},
  author = {Yinlei Yu and Pramod Subramanyan and Nestan Tsiskaridze and Sharad Malik}
}
@inproceedings{conf/vlsid/BuchK97,
  title = {SYMPHONY: A Fast Mixed Signal Simulator for BiMOS Analog/Digital Circuits},
  pages = {403-407},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568164},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568164},
  author = {Premal Buch and Ernest S. Kuh}
}
@inproceedings{conf/vlsid/NatarajanKBCS14,
  title = {Timing Variation Adaptive Pipeline Design: Using Probabilistic Activity Completion Sensing with Backup Error Resilience},
  pages = {122-127},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.28},
  crossref = {conf/vlsid/2014},
  author = {Jayaram Natarajan and Sahil Kapoor and Debesh Bhatta and Abhijit Chatterjee and Adit D. Singh}
}
@inproceedings{conf/vlsid/ShahookarM95,
  title = {Genetic multiway partitioning},
  pages = {365-369},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512140},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512140},
  author = {Khushro Shahookar and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/HonkoteMT12,
  title = {3-D Parasitic Modeling for Rotary Interconnects},
  pages = {137-142},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.60},
  crossref = {conf/vlsid/2012},
  author = {Vinayak Honkote and Ankit More and Baris Taskin}
}
@inproceedings{conf/vlsid/SamantaSP02,
  title = {Synthesis of High Performance Low Power Dynamic CMOS Circuits},
  pages = {99-104},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994892},
  author = {Debasis Samanta and Nishant Sinha and Ajit Pal}
}
@inproceedings{conf/vlsid/Patel06,
  title = {Embedded Systems Design Using FPGA},
  pages = {20},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.83},
  author = {Parimal Patel}
}
@inproceedings{conf/vlsid/TsaiKHL02,
  title = {An Adaptive Interconnect-Length Driven Placer},
  pages = {393-398},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994953},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994953},
  author = {Chi-Ming Tsai and Kun-Tien Kuo and Chyi-Hui Hong and Rung-Bin Lin}
}
@inproceedings{conf/vlsid/RamprasadSH98,
  title = {Coding for Low-Power Address and Data Busses: A Source-Coding Framework and Applications},
  pages = {18-23},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646572},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646572},
  author = {Sumant Ramprasad and Naresh R. Shanbhag and Ibrahim N. Hajj}
}
@inproceedings{conf/vlsid/WeglarzSL02,
  title = {Minimizing Energy Consumption for High-Performance Processing},
  pages = {199-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994919},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994919},
  author = {Eric F. Weglarz and Kewal K. Saluja and Mikko H. Lipasti}
}
@inproceedings{conf/vlsid/KannanSBV08,
  title = {Power Reduction of Functional Units Considering Temperature and Process Variations},
  pages = {533-539},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.81},
  crossref = {conf/vlsid/2008},
  author = {Deepa Kannan and Aviral Shrivastava and Sarvesh Bhardwaj and Sarma B. K. Vrudhula}
}
@inproceedings{conf/vlsid/Alam07,
  title = {A 2 GHz Low Power Down-conversion Quadrature Mixer in 0.18-µm CMOS},
  pages = {146-154},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.6},
  author = {Shaikh K. Alam}
}
@inproceedings{conf/vlsid/MenezesC99,
  title = {Spec-Based Repeater Insertion and Wire Sizing for On-chip Interconnect},
  pages = {476-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745201},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745201},
  author = {Noel Menezes and Chung-Ping Chen}
}
@inproceedings{conf/vlsid/ParmarSS07,
  title = {A Novel Approach to Domino Circuit Synthesis},
  pages = {401-406},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.17},
  author = {Dhiren M. Parmar and Monalisa Sarma and Debasis Samanta}
}
@inproceedings{conf/vlsid/Mitra10,
  title = {Robust System Design},
  pages = {434-439},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.77},
  crossref = {conf/vlsid/2010},
  author = {Subhasish Mitra}
}
@inproceedings{conf/vlsid/SinghASBD14,
  title = {Analytical Modeling of Sub-onset Current of Tunnel Field Effect Transistor},
  pages = {411-414},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.77},
  crossref = {conf/vlsid/2014},
  author = {Parmanand Singh and Vivek Asthana and Radhakrishnan Sithanandam and Anand Bulusu and Sudeb Dasgupta}
}
@inproceedings{conf/vlsid/Sangiovanni-Vincentelli07,
  title = {Reasoning about the Trends and Challenges of Engineering Design Automation},
  pages = {28-30},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.135},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.135},
  author = {Alberto L. Sangiovanni-Vincentelli}
}
@inproceedings{conf/vlsid/SinghIKF04,
  title = {Instruction-Based Delay Fault Self-Testing of Processor Cores},
  pages = {933-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261051},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261051},
  author = {Virendra Singh and Michiko Inoue and Kewal K. Saluja and Hideo Fujiwara}
}
@inproceedings{conf/vlsid/SahaS14,
  title = {Obstacle Avoiding Rectilinear Clock Tree Construction with Skew Minimization},
  pages = {387-392},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.73},
  crossref = {conf/vlsid/2014},
  author = {Partha Pratim Saha and Tuhina Samanta}
}
@inproceedings{conf/vlsid/MurugavelR02,
  title = {A Real Delay Switching Activity Simulator Based on Petri Net Modeling},
  pages = {181-186},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994915},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994915},
  author = {Ashok K. Murugavel and N. Ranganathan}
}
@inproceedings{conf/vlsid/Brophy08,
  title = {IEEE Market-Oriented Standards Process and the EDA Industry},
  pages = {729},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.139},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.139},
  crossref = {conf/vlsid/2008},
  author = {Dennis Brophy}
}
@inproceedings{conf/vlsid/NarasimhuluNR04,
  title = {The Influence of Process Variations on the Halo MOSFETs and its Implications on the Analog Circuit performance},
  pages = {545-550},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260976},
  author = {K. Narasimhulu and Siva Narendra and V. Ramgopal Rao}
}
@inproceedings{conf/vlsid/DubeyAVYK14,
  title = {A 500 mV to 1.0 V 128 Kb SRAM in Sub 20 nm Bulk-FinFET Using Auto-adjustable Write Assist},
  pages = {150-155},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.33},
  crossref = {conf/vlsid/2014},
  author = {Prashant Dubey and Gaurav Ahuja and Vaibhav Verma and Sanjay Kumar Yadav and Amit Khanuja}
}
@inproceedings{conf/vlsid/WilleGDD09,
  title = {Reversible Logic Synthesis with Output Permutation},
  pages = {189-194},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.40},
  crossref = {conf/vlsid/2009},
  author = {Robert Wille and Daniel Große and Gerhard W. Dueck and Rolf Drechsler}
}
@inproceedings{conf/vlsid/ChandraPHPR03,
  title = {Specification and Design of Multi-Million Gate SOCs},
  pages = {18-19},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183107},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183107},
  author = {Ramesh Chandra and Preeti Ranjan Panda and Jörg Henkel and Sri Parameswaran and Loganath Ramachandran}
}
@inproceedings{conf/vlsid/Jespers04,
  title = {High Speed Integrated A to D Converters},
  pages = {29},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260898},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260898},
  author = {P. Jespers}
}
@inproceedings{conf/vlsid/SrinivasBA97,
  title = {Flags and Algebra for Sequential Circuit VNR Path Delay Fault Test Generation},
  pages = {88-94},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567966},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567966},
  author = {Mandyam-Komar Srinivas and Michael L. Bushnell and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/Singh09,
  title = {Computational Lithography - Moore Bang for your Buck},
  pages = {9},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.106},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.106},
  crossref = {conf/vlsid/2009},
  author = {Vivek Singh}
}
@inproceedings{conf/vlsid/DebnathSU05,
  title = {A Methodology for Fast Vector Based Power Supply and Substrate Noise Analyses},
  pages = {808-811},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.21},
  author = {Sankar P. Debnath and Sukumar Jairam and H. Udayakumar}
}
@inproceedings{conf/vlsid/DeRenzoIV04,
  title = {Designing Leakage Aware Multipliers},
  pages = {654-657},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260996},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260996},
  author = {M. DeRenzo and Mary Jane Irwin and Narayanan Vijaykrishnan}
}
@inproceedings{conf/vlsid/RahmaniKLAS09,
  title = {Negative Exponential Distribution Traffic Pattern for Power/Performance Analysis of Network on Chips},
  pages = {157-162},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.86},
  crossref = {conf/vlsid/2009},
  author = {Amir-Mohammad Rahmani and I. Kamali and Pejman Lotfi-Kamran and Ali Afzali-Kusha and Saeed Safari}
}
@inproceedings{conf/vlsid/Arvind06,
  title = {UNUM: A Tinker-Toy Approach to Building Multicore PowerPC Microarchitectures},
  pages = {39},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.164},
  author = {Arvind}
}
@inproceedings{conf/vlsid/PrabhuD13,
  title = {Model Checking Controllers with Predicate Inputs},
  pages = {332-337},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.210},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.210},
  crossref = {conf/vlsid/2013},
  author = {M. Santhosh Prabhu and Pallab Dasgupta}
}
@inproceedings{conf/vlsid/MirRC04,
  title = {On-chip testing of embedded transducers},
  pages = {463-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260965},
  author = {Salvador Mir and Libor Rufer and Bernard Courtois}
}
@inproceedings{conf/vlsid/AsthanaLM94,
  title = {SEMU: A Parallel Processing System for Timing Simulation of Digital CMOS VLSI Circuits},
  pages = {33-38},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282634},
  author = {Abhaya Asthana and Mike Laznovsky and Boyd Mathews}
}
@inproceedings{conf/vlsid/NilakantanLHT15,
  title = {Can You Trust Your Memory Trace? A Comparison of Memory Traces from Binary Instrumentation and Simulation},
  pages = {135-140},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.28},
  crossref = {conf/vlsid/2015},
  author = {Siddharth Nilakantan and Scott Lerner and Mark Hempstead and Baris Taskin}
}
@inproceedings{conf/vlsid/VijaykrishnanR96,
  title = {SUBGEN: a genetic approach for subcircuit extraction},
  pages = {343-345},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489632},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489632},
  author = {Narayanan Vijaykrishnan and N. Ranganathan}
}
@inproceedings{conf/vlsid/PantPWT00,
  title = {Inductive Noise Reduction at the Architectural Level},
  pages = {162-167},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812603},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812603},
  author = {Mondira Deb Pant and Pankaj Pant and D. Scott Wills and Vivek Tiwari}
}
@inproceedings{conf/vlsid/BalajeeM98,
  title = {Automated AC (Timing) Characterization for Digital Circuit Testing},
  pages = {374-377},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646636},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646636},
  author = {S. Balajee and Ananta K. Majhi}
}
@inproceedings{conf/vlsid/BasturkmenRR02,
  title = {Improved Algorithms for Constructive Multi-Phase Test Point Insertion for Scan Based BIST},
  pages = {604-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995003},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995003},
  author = {Nadir Z. Basturkmen and Sudhakar M. Reddy and Janusz Rajski}
}
@inproceedings{conf/vlsid/MondalK15,
  title = {Accurate Constant Transconductance Generation without Off-Chip Components},
  pages = {249-253},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.48},
  crossref = {conf/vlsid/2015},
  author = {Imon Mondal and Nagendra Krishnapura}
}
@inproceedings{conf/vlsid/RoyR96,
  title = {Low Power Design},
  pages = {2},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1996.10002},
  author = {Kaushik Roy and R. K. Roy}
}
@inproceedings{conf/vlsid/NagataMNMI02,
  title = {Substrate Noise Analysis with Compact Digital Noise Injection and Substrate Models},
  pages = {71-76},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994888},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994888},
  author = {Makoto Nagata and Yoshitaka Murasaka and Youichi Nishimori and Takashi Morie and Atsushi Iwata}
}
@inproceedings{conf/vlsid/SrinivasanR96,
  title = {A 20MHz CMOS Variable Gain Amplifier},
  pages = {90-93},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489463},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489463},
  author = {C. Srinivasan and K. Radhakrishna Rao}
}
@inproceedings{conf/vlsid/JoshiHK01,
  title = {Design Of Provably Correct Storage Arrays},
  pages = {196-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902660},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902660},
  author = {Rajiv V. Joshi and Wei Hwang and Andreas Kuehlmann}
}
@inproceedings{conf/vlsid/dArbreuC99,
  title = {Manufacturability of Mixed Signal Systems},
  pages = {608},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1999/0013/00/00130608.pdf},
  author = {Manuel d'Arbreu and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/Hu06,
  title = {The Technological and Geographical Migration of the Semiconductor Industry},
  pages = {35},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.161},
  author = {Jackson Hu}
}
@inproceedings{conf/vlsid/BaghiniD02,
  title = {Impact of Technology Scaling on Metastability Performance of CMOS Synchronizing Latches},
  pages = {317-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994941},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994941},
  author = {Maryam Shojaei Baghini and Madhav P. Desai}
}
@inproceedings{conf/vlsid/ChattopadhyayP07,
  title = {Tutorial T3: Low Power Design Techniques for Nanometer Design Processes - 65nm and Smaller},
  pages = {5},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.167},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.167},
  author = {Subhomoy Chattopadhyay and Rakesh Patel}
}
@inproceedings{conf/vlsid/RamanujamDHK02,
  title = {A Heuristic for Clock Selection in High-Level Synthesis},
  pages = {414-419},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994956},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994956},
  author = {J. Ramanujam and Sandeep Deshpande and Jinpyo Hong and Mahmut T. Kandemir}
}
@inproceedings{conf/vlsid/WokhluKA98,
  title = {A Low Voltage Mixed Signal ASIC for Digital Clinical Thermometer},
  pages = {412-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646643},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646643},
  author = {Atul Wokhlu and R. Venkat Krishna and Sandeep Agarwal}
}
@inproceedings{conf/vlsid/YangJ13,
  title = {Fin Prin: Analysis and Optimization of FinFET Logic Circuits under PVT Variations},
  pages = {350-355},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.213},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.213},
  crossref = {conf/vlsid/2013},
  author = {Yang Yang and Niraj K. Jha}
}
@inproceedings{conf/vlsid/Brodersen98,
  title = {Invited Address: The InfoPad Project: Review and Lessons Learned},
  pages = {2-3},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646569},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646569},
  author = {Robert W. Brodersen}
}
@inproceedings{conf/vlsid/PaniK06,
  title = {Optimized VLIW Architecture for Non-zero IF QAM-Modem Implementations},
  pages = {513-516},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.127},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.127},
  author = {Alok Kumar Pani and Ratnam V. Raja Kumar}
}
@inproceedings{conf/vlsid/RayCN02,
  title = {Test Solution for OTA Based Analog Circuits},
  pages = {773-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995027},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995027},
  author = {Baidya Nath Ray and Parimal Pal Chaudhuri and Prasanta Kumar Nandi}
}
@inproceedings{conf/vlsid/DasGSC03,
  title = {Design Of A Universal BIST (UBIST) Structure},
  pages = {161-166},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183131},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183131},
  author = {Sukanta Das and Niloy Ganguly and Biplab K. Sikdar and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/NandiBCCR93,
  title = {Delay Fault Test Generation with Cellular Automata},
  pages = {281-286},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669697},
  author = {S. Nandi and Vamsi Boppana and Supratik Chakraborty and Parimal Pal Chaudhuri and Samir Roy}
}
@inproceedings{conf/vlsid/PeddersenP07,
  title = {Energy Driven Application SelfAdaptation},
  pages = {385-390},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.75},
  author = {Jorgen Peddersen and Sri Parameswaran}
}
@inproceedings{conf/vlsid/Gyselinckx12,
  title = {Keynote Talk: A Wireless Sensor a Day Keeps the Doctor Away},
  pages = {5-6},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.25},
  crossref = {conf/vlsid/2012},
  author = {Bert Gyselinckx}
}
@inproceedings{conf/vlsid/WangA09,
  title = {Soft Error Rates with Inertial and Logical Masking},
  pages = {459-464},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.77},
  crossref = {conf/vlsid/2009},
  author = {Fan Wang and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/RaghuS98,
  title = {Distributed Logic Simulation Algorithm using Preemption of Inconsistent Events},
  pages = {482-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646653},
  author = {C. S. Raghu and S. Sundaram}
}
@inproceedings{conf/vlsid/SaripalliND10,
  title = {Analyzing Energy-Delay Behavior in Room Temperature Single Electron Transistors},
  pages = {399-404},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.48},
  crossref = {conf/vlsid/2010},
  author = {Vinay Saripalli and Vijaykrishnan Narayanan and Suman Datta}
}
@inproceedings{conf/vlsid/RarnanathanM02,
  title = {Low Power Solution for Wireless Applications},
  pages = {615-618},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995004},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995004},
  author = {Sornavalli Ramanathan and Rituparna Mandal}
}
@inproceedings{conf/vlsid/MaheshwariV00,
  title = {A 3.3V Compatible 2.5V TTL-to-CMOS Bidirectional I/O Buffer},
  pages = {484-487},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812654},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812654},
  author = {Sanjeev Kumar Maheshwari and G. S. Visweswaran}
}
@inproceedings{conf/vlsid/CourtoisKMLSRHG99,
  title = {Design and Test of MEMs},
  pages = {270-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745160},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745160},
  author = {Bernard Courtois and Jean-Michel Karam and Salvador Mir and Marcelo Lubaszewski and Vladimir Székely and Márta Rencz and Klaus Hofmann and Manfred Glesner}
}
@inproceedings{conf/vlsid/GandhiM05,
  title = {Dynamically Exploiting Frequent Operand Values for Energy Efficiency in Integer Functional Units},
  pages = {570-575},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.85},
  author = {Kaushal R. Gandhi and Nihar R. Mahapatra}
}
@inproceedings{conf/vlsid/AbrarT10,
  title = {Functional Refinement: A Generic Methodology for Managing ESL Abstractions},
  pages = {122-127},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.26},
  crossref = {conf/vlsid/2010},
  author = {Syed Saif Abrar and Aravinda Thimmapuram}
}
@inproceedings{conf/vlsid/Blanton99,
  title = {IDDQ-Testability of Tree Circuits},
  pages = {78-86},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745128},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745128},
  author = {R. D. (Shawn) Blanton}
}
@inproceedings{conf/vlsid/JangP93,
  title = {GB: A New Grid-Based Binding Approach for High-Level Synthesis},
  pages = {180-185},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669674},
  author = {Hyuk-Jae Jang and Barry M. Pangrle}
}
@inproceedings{conf/vlsid/LiCB02,
  title = {Mode Selection and Mode-Dependency Modeling for Power-Aware Embedded Systems},
  pages = {697-704},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995016},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995016},
  author = {Dexin Li and Pai H. Chou and Nader Bagherzadeh}
}
@inproceedings{conf/vlsid/BhatRJ06,
  title = {Extrinsic Analog Synthesis Using Piecewise Linear Current-Mode Circuits},
  pages = {51-56},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.88},
  author = {M. S. Bhat and S. Rekha and H. S. Jamadagni}
}
@inproceedings{conf/vlsid/SavlaLR04,
  title = {Error Correction In Pipelined ADCS Using Arbitrary Radix Calibration},
  pages = {157-162},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260918},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260918},
  author = {Anup Savla and Jennifer Leonard and Arun Ravindran}
}
@inproceedings{conf/vlsid/KoppadBY05,
  title = {Off-Line Testing of Asynchronous Circuits},
  pages = {730-735},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.126},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.126},
  author = {Deepali Koppad and Alexandre V. Bystrov and Alexandre Yakovlev}
}
@inproceedings{conf/vlsid/LahiriABB06,
  title = {Recovery-Based Real-Time Static Scheduling for Battery Life Optimization},
  pages = {469-472},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.139},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.139},
  author = {Anirban Lahiri and Saurabh Agarwal and Anupam Basu and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/NamSR99,
  title = {Satisfiability-Based Detailed FPGA Routing},
  pages = {574-577},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745216},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745216},
  author = {Gi-Joon Nam and Karem A. Sakallah and Rob A. Rutenbar}
}
@inproceedings{conf/vlsid/RaghunathanAM95,
  title = {Test generation for cyclic combinational circuits},
  pages = {104-109},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512086},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512086},
  author = {Anand Raghunathan and Pranav Ashar and Sharad Malik}
}
@inproceedings{conf/vlsid/KhannaB97,
  title = {Allocation of FIFO Structures in RTL Data Paths},
  pages = {130-133},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568064},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568064},
  author = {Heman Khanna and M. Balakrishnan}
}
@inproceedings{conf/vlsid/BasuD05,
  title = {Design Issues in Switched Capacitor Ladder Filters},
  pages = {862-865},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.72},
  author = {Arindam Basu and Anindya Sundar Dhar}
}
@inproceedings{conf/vlsid/WentzloffCMWIC04,
  title = {Design Considerations for Next Generation Wireless Power-Aware Microsensor Nodes},
  pages = {361-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260947},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260947},
  author = {David D. Wentzloff and Benton H. Calhoun and Rex Min and Alice Wang and Nathan Ickes and Anantha Chandrakasan}
}
@inproceedings{conf/vlsid/VariyamC97,
  title = {FLYER: Fast Fault Simulation of Linear Analog Circuits Using Polynomial Waveform and Perturbed State Representation},
  pages = {408-412},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568166},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568166},
  author = {Pramodchandran N. Variyam and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/ParkUA12,
  title = {Run-time Prediction of the Optimal Performance Point in DVS-based Dynamic Thermal Management},
  pages = {155-160},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.63},
  crossref = {conf/vlsid/2012},
  author = {Junyoung Park and H. Mert Ustun and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/KumarDCY15,
  title = {A Frequency Scan Scheme for PLL-Based Locking to High-Q MEMS Resonators},
  pages = {71-74},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.17},
  crossref = {conf/vlsid/2015},
  author = {Anjan Kumar and Abhinav Dikshit and Bill Clark and Jeff Yan}
}
@inproceedings{conf/vlsid/BahukudumbiB05,
  title = {A Low Overhead High Speed Histogram Based Test Methodology for Analog Circuits and IP Cores},
  pages = {804-807},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.16},
  author = {Sudarshan Bahukudumbi and Krishna Bharath}
}
@inproceedings{conf/vlsid/DebHOPL01,
  title = {Hardware Software Codesign of DSP System Using Grammar Based Approach},
  pages = {42-47},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902638},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902638},
  author = {Abhijit K. Deb and Ahmed Hemani and Johnny Öberg and Adam Postula and Dan Lindqvist}
}
@inproceedings{conf/vlsid/SaveNP13,
  title = {Memory Efficient Implementation of Two Graph Based Circuit Simulator for PDE-Electrical Analogy},
  pages = {356-361},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.214},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.214},
  crossref = {conf/vlsid/2013},
  author = {Yogesh Dilip Save and H. Narayanan and Sachin B. Patkar}
}
@inproceedings{conf/vlsid/LaurentBS98,
  title = {Fast Arithmetic on Xilinx 5200 FPGA},
  pages = {322-325},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646626},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646626},
  author = {Bernard Laurent and G. Bosco and Gabriele Saucier}
}
@inproceedings{conf/vlsid/MohantyGK10,
  title = {A P4VT (Power Performance Process Parasitic Voltage Temperature) Aware Dual-VTh Nano-CMOS VCO},
  pages = {99-104},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.15},
  crossref = {conf/vlsid/2010},
  author = {Saraju P. Mohanty and Dhruva Ghai and Elias Kougianos}
}
@inproceedings{conf/vlsid/ChandraM00,
  title = {Retargetable Functional Simulator Using High Level Processor Models},
  pages = {424-429},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812644},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812644},
  author = {Subhash Chandra and Rajat Moona}
}
@inproceedings{conf/vlsid/PalC09,
  title = {Synthesis & Testing for Low Power},
  pages = {37-38},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.117},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.117},
  crossref = {conf/vlsid/2009},
  author = {Ajit Pal and Santanu Chattopadhyay}
}
@inproceedings{conf/vlsid/DasBBDCMF05,
  title = {Formal Methods for Analyzing the Completeness of an Assertion Suite against a High-Level Fault Model},
  pages = {201-206},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.101},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.101},
  author = {Sayantan Das and Ansuman Banerjee and Prasenjit Basu and Pallab Dasgupta and P. P. Chakrabarti and Chunduri Rama Mohan and Limor Fix}
}
@inproceedings{conf/vlsid/VaidyanathanHWXNI07,
  title = {Architecting Microprocessor Components in 3D Design Space},
  pages = {103-108},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.41},
  author = {Balaji Vaidyanathan and Wei-Lun Hung and Feng Wang 0004 and Yuan Xie 0001 and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/MajiM12,
  title = {A Fast Equation Free Iterative Approach to Analog Circuit Sizing},
  pages = {370-375},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.99},
  crossref = {conf/vlsid/2012},
  author = {Supriyo Maji and Pradip Mandal}
}
@inproceedings{conf/vlsid/JainAVKDP07,
  title = {Enhancements in Deterministic BIST Implementations for Improving Test of Complex SOCs},
  pages = {339-344},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.76},
  author = {Sandeep Jain and Jais Abraham and Srinivas Kumar Vooka and Sumant Kale and Amit Dutta and Rubin A. Parekhji}
}
@inproceedings{conf/vlsid/DeyKB08,
  title = {An Approach to Software Performance Evaluation on Customized Embedded Processors},
  pages = {111-117},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.42},
  crossref = {conf/vlsid/2008},
  author = {Soumyajit Dey and Monu Kedia and Anupam Basu}
}
@inproceedings{conf/vlsid/BiswasM03,
  title = {A Path Sensitization Technique for Testing of Switched Capacitor Circuits},
  pages = {30-35},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183111},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183111},
  author = {Sounil Biswas and Baquer Mazhari}
}
@inproceedings{conf/vlsid/ZhengWLW07,
  title = {Interpreting and Extending an Analytical Battery Model Using an Iterative Computation Method},
  pages = {601-608},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.94},
  author = {Nenggan Zheng and Zhaohui Wu and Man Lin and Qijia Wang}
}
@inproceedings{conf/vlsid/PoornaiahM95,
  title = {Design of a 3-bit Booth recoded novel VLSI concurrent multiplier-accumulator architecture},
  pages = {392-397},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512145},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512145},
  author = {D. V. Poornaiah and P. V. Ananda Mohan}
}
@inproceedings{conf/vlsid/MetzA00,
  title = {Challenges of Merging Digital Imaging and Wireless Communication},
  pages = {122-127},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812595},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812595},
  author = {Werner Metz and Tinku Acharya}
}
@inproceedings{conf/vlsid/PasrichaDK09,
  title = {Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications},
  pages = {499-504},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.84},
  crossref = {conf/vlsid/2009},
  author = {Sudeep Pasricha and Nikil Dutt and Fadi J. Kurdahi}
}
@inproceedings{conf/vlsid/X06c,
  title = {Conference Committee},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.62},
  author = {}
}
@inproceedings{conf/vlsid/MajhiJPA96,
  title = {On test coverage of path delay faults},
  pages = {418-421},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489645},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489645},
  author = {Ananta K. Majhi and James Jacob and Lalit M. Patnaik and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/BhatiaH95,
  title = {Resource requirements for field programmable interconnection chips},
  pages = {376-380},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512142},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512142},
  author = {Dinesh Bhatia and James Haralambides}
}
@inproceedings{conf/vlsid/Berry04,
  title = {Synchronous Methodology for Designing Hardware, Software and Mixed Embedded Systems},
  pages = {24-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260897},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260897},
  author = {Gérard Berry}
}
@inproceedings{conf/vlsid/VasudevamurthyA13,
  title = {Multiphase Technique to Speed-up Delay Measurement via Sub-sampling},
  pages = {185-190},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.186},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.186},
  crossref = {conf/vlsid/2013},
  author = {Rajath Vasudevamurthy and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/Sapatnekar00,
  title = {Capturing the Effect of Crosstalk on Delay},
  pages = {364-369},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812634},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812634},
  author = {Sachin S. Sapatnekar}
}
@inproceedings{conf/vlsid/ThulasiramanCTC93,
  title = {Parallel Network Primal-Dual Method on a Shared Memory Multiprocessor and a Unified Approach to VLSI Layout Compaction and Wire Balancing},
  pages = {242-245},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669687},
  author = {Krishnaiyan Thulasiraman and Prasad R. Chalasani and Parimala Thulasiraman and M. A. Comeau}
}
@inproceedings{conf/vlsid/GopalakrishnanM05,
  title = {Variable Resizing for Area Improvement in Behavioral Synthesis},
  pages = {427-430},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.168},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.168},
  author = {R. Gopalakrishnan and Rajat Moona}
}
@inproceedings{conf/vlsid/SinghalL95,
  title = {Object oriented data modeling for VLSI/CAD},
  pages = {25-29},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512072},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512072},
  author = {Anoop Singhal and Chi-Yuan Lo}
}
@inproceedings{conf/vlsid/Jain08,
  title = {A Scalable and Reconfigurable Coprocessor for Image Composition},
  pages = {97-102},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.20},
  crossref = {conf/vlsid/2008},
  author = {Jalaj Jain}
}
@inproceedings{conf/vlsid/DattaG06,
  title = {Design of Multi-bit SET Adder and Its Fault Simulation},
  pages = {549-552},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.69},
  author = {Deepanjan Datta and Samiran Ganguly}
}
@inproceedings{conf/vlsid/DasM10,
  title = {On-Chip Inductor-Less DC-DC Boost Converter with Non-overlapped Rotational-Interleaving Scheme},
  pages = {324-329},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.36},
  crossref = {conf/vlsid/2010},
  author = {Tamal Das and Pradip Mandal}
}
@inproceedings{conf/vlsid/HwangRD94,
  title = {IDDQ Detection of CMOS Bridging Faults by Stuck-At Fault Tests},
  pages = {183-186},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282681},
  author = {S. Hwang and Rochit Rajsuman and Scott Davidson}
}
@inproceedings{conf/vlsid/DubeyA13,
  title = {38dB Tuning Range Coupled VCO Based Divider Architecture with 68uW Power @2.0 GHz in 65nm CMOS},
  pages = {158-162},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.181},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.181},
  crossref = {conf/vlsid/2013},
  author = {Prashant Dubey and Rashmi Agarwal}
}
@inproceedings{conf/vlsid/GautamMKADKDB06,
  title = {Novel Architecture of EBC for JPEG2000},
  pages = {530-533},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.121},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.121},
  author = {Anand Gautam and A. Geeta Madhuri and Priya Khandelwal and K. Pratyush Aditya and Meghana Desai and Padma N. Krishna and Malvika Dutt and Reeti Bhatia}
}
@inproceedings{conf/vlsid/RoyP07,
  title = {Modeling Techniques for Formal Verification of BIST Controllers and Their Integration into SOC Designs},
  pages = {364-372},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.112},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.112},
  author = {Subir K. Roy and Rubin A. Parekhji}
}
@inproceedings{conf/vlsid/Sur-KolayB12,
  title = {Tutorial T4: Intellectual Property Protection and Security in System-on-Chip Design},
  pages = {18-19},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.31},
  crossref = {conf/vlsid/2012},
  author = {Susmita Sur-Kolay and Swarup Bhunia}
}
@inproceedings{conf/vlsid/GovindanLR93,
  title = {A Practical Approach to Layout Optimization},
  pages = {222-225},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669683},
  author = {Rajeev Govindan and Michael A. Langston and Siddharthan Ramachandramurthi}
}
@inproceedings{conf/vlsid/SugurSV14,
  title = {Design and Implementation of High Throughput and Area Efficient Hard Decision Viterbi Decoder in 65nm Technology},
  pages = {353-358},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.67},
  crossref = {conf/vlsid/2014},
  author = {Narayan V. Sugur and Saroja V. Siddamal and Samba Sivam Vemala}
}
@inproceedings{conf/vlsid/JairamVBSP04,
  title = {A Quasi Static Model for a Simply Supported Beam in a Circuit Simulation Framework},
  pages = {642-645},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260993},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260993},
  author = {Sukumar Jairam and C. Venkatesh and Navakanta Bhat and Shyam Singh and Rudra Pratap}
}
@inproceedings{conf/vlsid/PannerselvamSBJ93,
  title = {Area Efficient VLSI Design with Cells of Controllable Complexity},
  pages = {218-221},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669682},
  author = {G. Pannerselvam and A. Sarkar and Subir Bandyopadhyay and Graham A. Jullien}
}
@inproceedings{conf/vlsid/TamarapalliVK15,
  title = {Tutorial T5: High Performance Low Power Designs - Challenges and Best practices in Design, Verification and Test},
  pages = {10-11},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.113},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.113},
  crossref = {conf/vlsid/2015},
  author = {Nagesh Tamarapalli and Prashanth Vallur and Sachin Kulkarni}
}
@inproceedings{conf/vlsid/Dhar92,
  title = {An Array Architecture for Computing KLT Basis Vectors},
  pages = {167-170},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658041},
  crossref = {conf/vlsid/1992},
  author = {Anindya Sundar Dhar}
}
@inproceedings{conf/vlsid/DasK08a,
  title = {A Timing-Driven Synthesis Technique for Arithmetic Product-of-Sum Expressions},
  pages = {635-640},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.19},
  crossref = {conf/vlsid/2008},
  author = {Sabyasachi Das and Sunil P. Khatri}
}
@inproceedings{conf/vlsid/AronsP99,
  title = {Verifying Tomasulo's Algoithm by Refinement},
  pages = {306-309},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745165},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745165},
  author = {Tamarah Arons and Amir Pnueli}
}
@inproceedings{conf/vlsid/RaghunathanD01,
  title = {Low-Power Mobile Wireless Communication System Design: Protocols, Architectures, and Design Methodologies},
  pages = {9-10},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2001.10011},
  author = {Anand Raghunathan and Sujit Dey}
}
@inproceedings{conf/vlsid/LinRR15,
  title = {Using Boolean Tests to Improve Detection of Transistor Stuck-Open Faults in CMOS Digital Logic Circuits},
  pages = {399-404},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.73},
  crossref = {conf/vlsid/2015},
  author = {Xijiang Lin and Sudhakar M. Reddy and Janusz Rajski}
}
@inproceedings{conf/vlsid/MohantyRC04,
  title = {ILP Models for Energy and Transient Power Minimization During Behavioral Synthesis},
  pages = {745-748},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261017},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261017},
  author = {Saraju P. Mohanty and Nagarajan Ranganathan and Sunil K. Chappidi}
}
@inproceedings{conf/vlsid/CongHS93,
  title = {A Provably Good Algorithm for k-Layer Topological Planar Routing Problems},
  pages = {113},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669658},
  author = {Jason Cong and Moazzem Hossain and Naveed A. Sherwani}
}
@inproceedings{conf/vlsid/VarmaPB14,
  title = {Accelerating Genome Assembly Using Hard Embedded Blocks in FPGAs},
  pages = {306-311},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.59},
  crossref = {conf/vlsid/2014},
  author = {B. Sharat Chandra Varma and Kolin Paul and M. Balakrishnan}
}
@inproceedings{conf/vlsid/RoyB08,
  title = {A 9 bit 400 MHz CMOS Double-Sampled Sample-and-Hold Amplifier},
  pages = {323-329},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.78},
  crossref = {conf/vlsid/2008},
  author = {Sounak Roy and Swapna Banerjee}
}
@inproceedings{conf/vlsid/DehghaniABA04,
  title = {A Reduced Complexity 3rd Order Digital Delta-Sigma Modulator for Fractional-N Frequency Synthesis},
  pages = {615-618},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260986},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260986},
  author = {Rasoul Dehghani and Seyed Mojtaba Atarodi and B. Bornoosh and Ali Afzali-Kusha}
}
@inproceedings{conf/vlsid/YemlihaCOKD07,
  title = {Compiler-Directed Code Restructuring for Operating with Compressed Arrays},
  pages = {221-226},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.50},
  author = {Taylan Yemliha and Guangyu Chen and Ozcan Ozturk and Mahmut T. Kandemir and Vijay Degalahal}
}
@inproceedings{conf/vlsid/VilangudipitchaiB05,
  title = {Power Switch Network Design for MTCMOS},
  pages = {836-839},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.140},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.140},
  author = {Ramaprasath Vilangudipitchai and Poras T. Balsara}
}
@inproceedings{conf/vlsid/DevadasMML99,
  title = {CAD Techniques for Embedded System Design},
  pages = {608},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1999.10016},
  author = {Srinivas Devadas and Sharad Malik and José C. Monteiro and Luciano Lavagno}
}
@inproceedings{conf/vlsid/HuangC92,
  title = {The k-layer Topological Via Minimization Problem on a Circular Channel},
  pages = {37-42},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658018},
  crossref = {conf/vlsid/1992},
  author = {J. S. Huang and Yeh-Hao Chin}
}
@inproceedings{conf/vlsid/PalkovicMDVC02,
  title = {Systematic Address and Control Code Transformations for Performance Optimisation of a MPEG-4 Video Decoder},
  pages = {547-552},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994978},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994978},
  author = {Martin Palkovic and Miguel Miranda and Kristof Denolf and Peter Vos and Francky Catthoor}
}
@inproceedings{conf/vlsid/Moorby04,
  title = {Design for Verification with SystemVerilog},
  pages = {378-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260952},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260952},
  author = {Phil Moorby}
}
@inproceedings{conf/vlsid/Scarisbric00,
  title = {DSP-The Real Time Technology for the New Millennium},
  pages = {321-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2000.10013},
  author = {John Scarisbric}
}
@inproceedings{conf/vlsid/BhattacharjeeDSRC97,
  title = {A Parallel Architecture for Video Compression},
  pages = {247-252},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568084},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568084},
  author = {Partha Sarathi Bhattacharjee and Sajal K. Das and Debashis Saha and D. Roychowdhury and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/ChenSXB10,
  title = {A Unified Solution to Scan Test Volume, Time, and Power Minimization},
  pages = {9-14},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.44},
  crossref = {conf/vlsid/2010},
  author = {Zhen Chen and Sharad C. Seth and Dong Xiang and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/ChengW00,
  title = {Specification and Design of a Quasi-Delay-Insensitive Java Card},
  pages = {356-361},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812632},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812632},
  author = {Fu-Chiung Cheng and Chuin-Ren Wang}
}
@inproceedings{conf/vlsid/KathailM08,
  title = {Architecture Exploration for Low Power Design},
  pages = {10-11},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.132},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.132},
  crossref = {conf/vlsid/2008},
  author = {Vinod Kathail and Tom Miller}
}
@inproceedings{conf/vlsid/RaoSS07,
  title = {Tutorial IND1B: Realtime Operating Systems for Embedded Systems Development},
  pages = {15},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.162},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.162},
  author = {Uma Maheswar Rao and Suneel Sinha and Naveen Shenoy}
}
@inproceedings{conf/vlsid/DasguptaY06,
  title = {Linear Required-Arrival-Time Trees and their Construction},
  pages = {790-793},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.111},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.111},
  author = {Parthasarathi Dasgupta and Prashant Yadava}
}
@inproceedings{conf/vlsid/Lee08,
  title = {OpenSPARC - A Scalable Chip Multi-Threading Design},
  pages = {16},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.136},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.136},
  crossref = {conf/vlsid/2008},
  author = {Dwayne Lee}
}
@inproceedings{conf/vlsid/KrishnanK08,
  title = {Clock Period Minimization with Iterative Binding Based on Stochastic Wirelength Estimation during High-Level Synthesis},
  pages = {641-646},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.85},
  crossref = {conf/vlsid/2008},
  author = {Vyas Krishnan and Srinivas Katkoori}
}
@inproceedings{conf/vlsid/SirishaSM14,
  title = {Process Disturbance Analyzer for Nuclear Reactors},
  pages = {192-197},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.40},
  crossref = {conf/vlsid/2014},
  author = {E. M. T. Sirisha and T. Sridevi and D. Thirugnana Murthy}
}
@inproceedings{conf/vlsid/GuyotRHL96,
  title = {Self timed division and square-root extraction},
  pages = {376-381},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489638},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489638},
  author = {Alain Guyot and Marc Renaudin and Bachar El Hassan and Volker Levering}
}
@inproceedings{conf/vlsid/BhattacharyaMP13,
  title = {Design and Implementation of a High-Speed, Power-Efficient, Modified Hybrid-Mode Sense Amplifier for SRAM Applications},
  pages = {209-214},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.189},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.189},
  crossref = {conf/vlsid/2013},
  author = {Debajit Bhattacharya and Ashis Maity and Amit Patra}
}
@inproceedings{conf/vlsid/LambertS96,
  title = {Methods for Dynamic Test Vector compaction in Sequential Test Generation},
  pages = {166-169},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489478},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489478},
  author = {Timothy John Lambert and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/SubramanianCHLMRV06,
  title = {All-Printed RFID Tags: Materials, Devices, and Circuit Implications},
  pages = {709-714},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.34},
  author = {Vivek Subramanian and Paul C. Chang and Daniel Huang and Josephine B. Lee and Steven E. Molesa and David R. Redinger and Steven K. Volkman}
}
@inproceedings{conf/vlsid/BaratJBD02,
  title = {Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors},
  pages = {338-344},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994945},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994945},
  author = {Francisco Barat and Murali Jayapala and Pieter Op de Beeck and Geert Deconinck}
}
@inproceedings{conf/vlsid/SaunP05,
  title = {Extracting Exact Finite State Machines from Behavioral SystemC Descriptions},
  pages = {280-285},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.98},
  author = {Vikram Singh Saun and Preeti Ranjan Panda}
}
@inproceedings{conf/vlsid/KovacR94,
  title = {ACE: A VLSI Chip for Galois Field GF (2m) Based Exponentiation},
  pages = {291-296},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282705},
  author = {Mario Kovac and N. Ranganathan}
}
@inproceedings{conf/vlsid/BansalLR07,
  title = {Automatic Power Modeling of Infrastructure IP for System-on-Chip Power Analysis},
  pages = {513-520},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.46},
  author = {Nikhil Bansal and Kanishka Lahiri and Anand Raghunathan}
}
@inproceedings{conf/vlsid/DehbashiF14,
  title = {Debug Automation for Synchronization Bugs at RTL},
  pages = {44-49},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.15},
  crossref = {conf/vlsid/2014},
  author = {Mehdi Dehbashi and Görschwin Fey}
}
@inproceedings{conf/vlsid/SenGuptaIL12,
  title = {Test Planning for Core-based 3D Stacked ICs with Through-Silicon Vias},
  pages = {442-447},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.111},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.111},
  crossref = {conf/vlsid/2012},
  author = {Breeta SenGupta and Urban Ingelsson and Erik Larsson}
}
@inproceedings{conf/vlsid/WangEA05,
  title = {Algorithmic Implementation of Low-Power High Performance FIR Filtering IP Cores},
  pages = {659-662},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.44},
  author = {C. H. Wang and Ahmet T. Erdogan and Tughrul Arslan}
}
@inproceedings{conf/vlsid/BhattacharyyaMBB06,
  title = {Real Time Dynamic Receive Apodization for an Ultrasound Imaging System},
  pages = {534-537},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.138},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.138},
  author = {J. Bhattacharyya and P. Mandal and R. Banerjee and Swapna Banerjee}
}
@inproceedings{conf/vlsid/Roychowdhury04,
  title = {Algorithmic Macromodelling Methods for Mixed-Signal Systems},
  pages = {141-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260916},
  author = {Jaijeet S. Roychowdhury}
}
@inproceedings{conf/vlsid/JainSC11,
  title = {LA-LRU: A Latency-Aware Replacement Policy for Variation Tolerant Caches},
  pages = {298-303},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.24},
  crossref = {conf/vlsid/2011},
  author = {Aarul Jain and Aviral Shrivastava and Chaitali Chakrabarti}
}
@inproceedings{conf/vlsid/HsiaoSRP98,
  title = {Partial Scan Selection Based on Dynamic Reachability and Observability Information},
  pages = {174-180},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646598},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646598},
  author = {Michael S. Hsiao and Gurjeet S. Saund and Elizabeth M. Rudnick and Janak H. Patel}
}
@inproceedings{conf/vlsid/DhongT92,
  title = {Single Phase Dynamic CMOS POS PLA},
  pages = {61-67},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658022},
  crossref = {conf/vlsid/1992},
  author = {Y. B. Dhong and C. P. Tsang}
}
@inproceedings{conf/vlsid/MandalZ00,
  title = {A Genetic Algorithm for the Synthesis of Structured Data Paths},
  pages = {206-211},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812610},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812610},
  author = {Chittaranjan A. Mandal and R. M. Zimmer}
}
@inproceedings{conf/vlsid/DingM04,
  title = {Dynamic Noise Margin: Definitions and Model},
  pages = {1001-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261061},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261061},
  author = {Li Ding 0002 and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/SarkarBM95,
  title = {Synchronization of communicating modules and processes in high level synthesis},
  pages = {87-92},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512083},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512083},
  author = {Santonu Sarkar and Anupam Basu and Arun K. Majumdar}
}
@inproceedings{conf/vlsid/GalaDSVK14,
  title = {ProCA: Progressive Configuration Aware Design Methodology for Low Power Stochastic ASICs},
  pages = {342-347},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.65},
  crossref = {conf/vlsid/2014},
  author = {Neel Gala and V. R. Devanathan and Karthik Srinivasan and V. Visvanathan and V. Kamakoti}
}
@inproceedings{conf/vlsid/KennedyK15,
  title = {Bandwidth Adaptive Nanophotonic Crossbars with Clockwise/Counter-clockwise Optical Routing},
  pages = {123-128},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.26},
  crossref = {conf/vlsid/2015},
  author = {Matthew Kennedy and Avinash Karanth Kodi}
}
@inproceedings{conf/vlsid/MukherjeeJFAF96,
  title = {On More Efficient Combinational ATPG Using Functional Learning},
  pages = {107-110},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489467},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489467},
  author = {Rajarshi Mukherjee and Jawahar Jain and Masahiro Fujita and Jacob A. Abraham and Donald S. Fussell}
}
@inproceedings{conf/vlsid/BellJ03,
  title = {Interface Design Techniques for Single-Chip Systems},
  pages = {388-394},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183167},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183167},
  author = {Robert H. Bell Jr. and Lizy Kurian John}
}
@inproceedings{conf/vlsid/NarayananSR99,
  title = {Characterizing Individual Gate Power Sensitivity in Low Power Design},
  pages = {625-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745275},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745275},
  author = {Unni Narayanan and Georgios I. Stamoulis and Rabindra K. Roy}
}
@inproceedings{conf/vlsid/VermaR12,
  title = {Real-time Melodic Accompaniment System for Indian Music Using TMS320C6713},
  pages = {119-124},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.57},
  crossref = {conf/vlsid/2012},
  author = {Prateek Verma and Preeti Rao}
}
@inproceedings{conf/vlsid/MehendaleSV98,
  title = {Algorithmic and Architectural Transformations for Low Power Realization of FIR Filters},
  pages = {12-17},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646571},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646571},
  author = {Mahesh Mehendale and Sunil D. Sherlekar and G. Venkatesh}
}
@inproceedings{conf/vlsid/GhoshG11,
  title = {Evolution of Oscillation in a Quadrature Oscillator},
  pages = {36-40},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.25},
  crossref = {conf/vlsid/2011},
  author = {Diptendu Ghosh and Ranjit Gharpurey}
}
@inproceedings{conf/vlsid/KimAS02,
  title = {Multiple Faults: Modeling, Simulation and Test},
  pages = {592-597},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995000},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995000},
  author = {Yong Chang Kim and Vishwani D. Agrawal and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/SrivastavaBMNSMPKSKA98,
  title = {Evolution of Architectural Concepts and Design Methods of Microprocessors},
  pages = {312-317},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646624},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646624},
  author = {S. Srivastava and S. C. Bose and B. P. Mathur and Arti Noor and Raj Singh and A. S. Mandal and K. Prabhakaran and Arindam Karmakar and Chandra Shekhar and Sudhir Kumar and Amit K. Agarwal}
}
@inproceedings{conf/vlsid/BanerjeeDC04,
  title = {Formal Verification of Modules under Real Time Environment Constraints},
  pages = {103-108},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260911},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260911},
  author = {Ansuman Banerjee and Pallab Dasgupta and P. P. Chakrabarti}
}
@inproceedings{conf/vlsid/Maiti92,
  title = {Optimization Of Cut-off Frequency Of High Speed Bipolar Transistors Fabricated In The N-well Of A C-mos Process At Low Temperature},
  pages = {332-333},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658076},
  crossref = {conf/vlsid/1992},
  author = {Chinmay K. Maiti}
}
@inproceedings{conf/vlsid/DasB93,
  title = {Via Minimization in Channel Routing by Layout Modification},
  pages = {109-110},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669654},
  author = {Sandip Das and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/VivekrajaN11,
  title = {Feedback Based Supply Voltage Control for Temperature Variation Tolerant PUFs},
  pages = {214-219},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.60},
  crossref = {conf/vlsid/2011},
  author = {Vignesh Vivekraja and Leyla Nazhandali}
}
@inproceedings{conf/vlsid/LingasubramanianB09,
  title = {An Error Model to Study the Behavior of Transient Errors in Sequential Circuits},
  pages = {485-490},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.73},
  crossref = {conf/vlsid/2009},
  author = {Karthikeyan Lingasubramanian and Sanjukta Bhanja}
}
@inproceedings{conf/vlsid/SalvadorNTHM15,
  title = {Effects of Nondeterminism in Hardware and Software Simulation with Thread Mapping},
  pages = {129-134},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.27},
  crossref = {conf/vlsid/2015},
  author = {Giordano Salvador and Siddharth Nilakantan and Baris Taskin and Mark Hempstead and Ankit More}
}
@inproceedings{conf/vlsid/SekarLD04,
  title = {Configurable Platforms With Dynamic Platform Management: An Efficient Alternative to Application-Specific System-on-Chips},
  pages = {307-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260942},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260942},
  author = {Krishna Sekar and Kanishka Lahiri and Sujit Dey}
}
@inproceedings{conf/vlsid/PomeranzRK08,
  title = {On Common-Mode Skewed-Load and Broadside Tests},
  pages = {151-156},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.16},
  crossref = {conf/vlsid/2008},
  author = {Irith Pomeranz and Sudhakar M. Reddy and Sandip Kundu}
}
@inproceedings{conf/vlsid/Chakraborty12,
  title = {Keynote Talk: Challenges in Automotive Cyber-physical Systems Design},
  pages = {9-10},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.27},
  crossref = {conf/vlsid/2012},
  author = {Samarjit Chakraborty}
}
@inproceedings{conf/vlsid/NowickJC95,
  title = {Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability},
  pages = {171-176},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512099},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512099},
  author = {Steven M. Nowick and Niraj K. Jha and Fu-Chiung Cheng}
}
@inproceedings{conf/vlsid/HajimiriMB13,
  title = {Dynamic Cache Tuning for Efficient Memory Based Computing in Multicore Architectures},
  pages = {49-54},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.161},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.161},
  crossref = {conf/vlsid/2013},
  author = {Hadi Hajimiri and Prabhat Mishra and Swarup Bhunia}
}
@inproceedings{conf/vlsid/WangDN93,
  title = {Harmonic Scheduling: A Technique for Scheduling Beyond Loop-Carried Dependencies},
  pages = {198-201},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669677},
  author = {Haigeng Wang and Nikil D. Dutt and Alexandru Nicolau}
}
@inproceedings{conf/vlsid/NagarajHBC05,
  title = {The Impact of Inductance on Transients Affecting Gate Oxide Reliability},
  pages = {709-713},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.164},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.164},
  author = {N. S. Nagaraj and William R. Hunter and Poras T. Balsara and Cyrus D. Cantrell}
}
@inproceedings{conf/vlsid/Mehendale94,
  title = {Impact of Logic Module Routing Flexibility on the Routability of Antifuse-Based Channelled FPGA Architectures},
  pages = {233-236},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282692},
  author = {Mahesh Mehendale}
}
@inproceedings{conf/vlsid/SahaS09,
  title = {Encoding of Floorplans through Deterministic Perturbation},
  pages = {315-320},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.49},
  crossref = {conf/vlsid/2009},
  author = {Debasri Saha and Susmita Sur-Kolay}
}
@inproceedings{conf/vlsid/ShrivastavaVNA04,
  title = {Improved Approach for Noise Propagation to Identify Functional Noise Violations},
  pages = {705-708},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261008},
  author = {Sachin Shrivastava and Dhanoop Varghese and Vikas Narang and N. V. Arvind}
}
@inproceedings{conf/vlsid/MandalCG92,
  title = {Interconnect Optimization Techniques in Data Path Synthesis},
  pages = {85-90},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658026},
  crossref = {conf/vlsid/1992},
  author = {Chittaranjan A. Mandal and Partha Pratim Chakrabarti and Sujoy Ghose}
}
@inproceedings{conf/vlsid/MehtaS99,
  title = {Empirical Computation of Reject Ratio in VLSI Testing},
  pages = {506-511},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745205},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745205},
  author = {Shashank K. Mehta and Sharad C. Seth}
}
@inproceedings{conf/vlsid/RaghunathanRL00,
  title = {High-Level Synthesis with Variable-Latency Components},
  pages = {220-227},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812612},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812612},
  author = {Vijay Raghunathan and Srivaths Ravi and Ganesh Lakshminarayana}
}
@inproceedings{conf/vlsid/FengM04,
  title = {Constrained Floorplanning with Whitespace},
  pages = {969-974},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261056},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261056},
  author = {Yan Feng and Dinesh P. Mehta}
}
@inproceedings{conf/vlsid/HarshSBMNAGPC92,
  title = {Design And Fabrication Of GaAs 2-input Nor Gate},
  pages = {128-132},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658033},
  crossref = {conf/vlsid/1992},
  author = {Harsh and B. K. Sehgal and V. R. Balakrishnan and S. Mohan and A. A. Naik and P. Agarwal and R. Gulati and R. K. Purohit and Ishwar Chandra}
}
@inproceedings{conf/vlsid/ChandraYB09,
  title = {Extended-Sakurai-Newton MOSFET Model for Ultra-Deep-Submicrometer CMOS Digital Design},
  pages = {247-252},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.48},
  crossref = {conf/vlsid/2009},
  author = {Nishant Chandra and Apoorva Kumar Yati and A. B. Bhattacharyya}
}
@inproceedings{conf/vlsid/SureshSGUSSR04,
  title = {Package-silicon co-design - Experiment with an SOC design},
  pages = {531-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260974},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260974},
  author = {P. R. Suresh and P. K. Sundararajan and Anshuli Goel and H. Udayakumar and C. Srinivasan and Vasudev Sinari and Raghavendrakumar Ravinutala}
}
@inproceedings{conf/vlsid/XueKCLORV07,
  title = {Locality-Aware Distributed Loop Scheduling for Chip Multiprocessors},
  pages = {251-258},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.97},
  author = {Liping Xue and Mahmut T. Kandemir and Guilin Chen and Feihui Li and Ozcan Ozturk and Rajaraman Ramanarayanan and Balaji Vaidyanathan}
}
@inproceedings{conf/vlsid/Ganesan15,
  title = {Tutorial T9: Dealing with Startup Issues in Low Power Mixed Signal SoCs},
  pages = {17-18},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.117},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.117},
  crossref = {conf/vlsid/2015},
  author = {Sriram Ganesan}
}
@inproceedings{conf/vlsid/BolchiniBSS95,
  title = {A new switching-level approach to multiple-output functions synthesis},
  pages = {125-129},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512090},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512090},
  author = {Cristiana Bolchini and Giacomo Buonanno and Donatella Sciuto and Renato Stefanelli}
}
@inproceedings{conf/vlsid/MuellerS08,
  title = {Single Edge Clock (SEC) Distribution for Improved Latency, Skew, and Jitter Performance},
  pages = {214-219},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.36},
  crossref = {conf/vlsid/2008},
  author = {Jeff Mueller and Resve Saleh}
}
@inproceedings{conf/vlsid/TupuriAS00,
  title = {Hierarchical Test Generation for Systems On a Chip},
  pages = {198-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812609},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812609},
  author = {Raghuram S. Tupuri and Jacob A. Abraham and Daniel G. Saab}
}
@inproceedings{conf/vlsid/CzutroRPB14,
  title = {SAT-Based Test Pattern Generation with Improved Dynamic Compaction},
  pages = {56-61},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.17},
  crossref = {conf/vlsid/2014},
  author = {Alexander Czutro and Sudhakar M. Reddy and Ilia Polian and Bernd Becker}
}
@inproceedings{conf/vlsid/RoyBP10,
  title = {Modeling of RF- MEMS BAW Resonator},
  pages = {170-175},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.32},
  crossref = {conf/vlsid/2010},
  author = {Ambarish Roy and Bradley P. Barber and Kanti Prasad}
}
@inproceedings{conf/vlsid/MandrekarZCHCNDWH10,
  title = {Channel Optimization for the Design of High Speed I/O links},
  pages = {87-92},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.87},
  crossref = {conf/vlsid/2010},
  author = {Rohan Mandrekar and Yaping Zhou and Sungjun Chun and Anand Haridass and Jinwoo Choi and Nanju Na and Daniel M. Dreps and Roger D. Weekly and Paul Harvey}
}
@inproceedings{conf/vlsid/WangM06,
  title = {Bounding Supply Noise Induced Path Delay Variation Using a Relaxation Approach},
  pages = {349-354},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.53},
  author = {Baohua Wang and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/ShelarV04,
  title = {Inclusion of Thermal Effects in the Simulation of Bipolar Circuits using Circuit Level Behavioral Modeling},
  pages = {821-826},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261033},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261033},
  author = {Tushar S. Shelar and G. S. Visweswaran}
}
@inproceedings{conf/vlsid/BeckerDR97,
  title = {(Quasi-) Linear Path Delay Fault Tests for Adders},
  pages = {101-105},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567969},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567969},
  author = {Bernd Becker and Rolf Drechsler and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/QiGZLH10,
  title = {Design of Low-Cost High-Performance Floating-Point Fused Multiply-Add with Reduced Power},
  pages = {206-211},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.41},
  crossref = {conf/vlsid/2010},
  author = {Zichu Qi and Qi Guo and Ge Zhang and Xiangku Li and Weiwu Hu}
}
@inproceedings{conf/vlsid/RajanF98,
  title = {Integration of High-Level Modeling, Formal Verification, and High-Level Synthesis in ATM Switch Design},
  pages = {552-557},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646663},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646663},
  author = {Sreeranga P. Rajan and Masahiro Fujita}
}
@inproceedings{conf/vlsid/MurgaiJF99,
  title = {Efficient Scheduling Techniques for ROBDD Construction},
  pages = {394-401},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745188},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745188},
  author = {Rajeev Murgai and Jawahar Jain and Masahiro Fujita}
}
@inproceedings{conf/vlsid/LoboP92,
  title = {Optimization Techniques for Pipelined Scheduling},
  pages = {97-102},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658028},
  crossref = {conf/vlsid/1992},
  author = {Donald A. Lobo and Barry M. Pangrle}
}
@inproceedings{conf/vlsid/LinS05,
  title = {A New Asymmetric Skewed Buffer Design for Runtime Leakage Power Reduction},
  pages = {824-827},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.23},
  author = {Yu-Shiang Lin and Dennis Sylvester}
}
@inproceedings{conf/vlsid/Ambrose0MGHP15,
  title = {ARGUS: A Framework for Rapid Design and Prototype of Heterogeneous Multicore Systems in FPGA},
  pages = {29-34},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.10},
  crossref = {conf/vlsid/2015},
  author = {Jude Angelo Ambrose and Tuo Li 0001 and Daniel Murphy and Shivam Gargg and Nick Higgins and Sri Parameswaran}
}
@inproceedings{conf/vlsid/SachidPJSSR12,
  title = {Circuit Optimization at 22nm Technology Node},
  pages = {322-327},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.91},
  crossref = {conf/vlsid/2012},
  author = {Angada B. Sachid and P. Paliwal and S. Joshi and M. Shojaei and D. Sharma and V. Ramgopal Rao}
}
@inproceedings{conf/vlsid/ModiC04,
  title = {Boolean Decomposition Using Two-literal Divisors},
  pages = {765-768},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261022},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261022},
  author = {Nilesh Modi and Jordi Cortadella}
}
@inproceedings{conf/vlsid/GarimellaSF12,
  title = {Embedded Tutorial ET1: Pole-Zero Analysis of Low-Dropout (LDO) Regulators: A Tutorial Overview},
  pages = {31-32},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.38},
  crossref = {conf/vlsid/2012},
  author = {Annajirao Garimella and Punith R. Surkanti and Paul M. Furth}
}
@inproceedings{conf/vlsid/SrinivasanC04,
  title = {An ILP Formulation for System Level Throughput and Power Optimization in Multiprocessor SoC Architectures},
  pages = {255-260},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260933},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260933},
  author = {Krishnan Srinivasan and Karam S. Chatha}
}
@inproceedings{conf/vlsid/HeraguPA99,
  title = {A Test Generator for Segment Delay Faults},
  pages = {484-491},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745202},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745202},
  author = {Keerthi Heragu and Janak H. Patel and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/LimBDM93,
  title = {A Shared Memory Parallel Algorithm for Logic Synthesis},
  pages = {317-322},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669703},
  author = {Chieng-Fai Lim and Prithviraj Banerjee and Kaushik De and Saburo Muroga}
}
@inproceedings{conf/vlsid/MitraBL97,
  title = {Asynchronous Implementation of Synchronous Esterel Specifications},
  pages = {348-355},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568106},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568106},
  author = {Raj S. Mitra and Bishnupriya Bhattacharya and Luciano Lavagno}
}
@inproceedings{conf/vlsid/RanganathanAC98,
  title = {A VLSI ATM Switch Architecture for VBR Traffic},
  pages = {420-427},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646644},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646644},
  author = {Nagarajan Ranganathan and Rajat Anand and Girish Chiruvolu}
}
@inproceedings{conf/vlsid/RagelRAP13,
  title = {A Study on Instruction-set Selection Using Multi-application Based Application Specific Instruction-set Processors},
  pages = {7-12},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.154},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.154},
  crossref = {conf/vlsid/2013},
  author = {Roshan G. Ragel and Swarnalatha Radhakrishnan and Jude Angelo Ambrose and Sri Parameswaran}
}
@inproceedings{conf/vlsid/Yan01,
  title = {Logic Synthesis for CPLDs and FPGAs with PLA-Style Logic Blocks},
  pages = {291-298},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902675},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.10004},
  author = {K. Yan}
}
@inproceedings{conf/vlsid/FloresCNMM99,
  title = {Assignment and Reordering of Incompletely Specified Pattern Sequences Targetting Minimum Power Dissipation},
  pages = {37-41},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745121},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745121},
  author = {Paulo F. Flores and José C. Costa and Horácio C. Neto and José C. Monteiro and João P. Marques Silva}
}
@inproceedings{conf/vlsid/PrasadG93,
  title = {Preparing Engineers to Meet the Challenges of the 21st Century Through VLSI Education},
  pages = {114-117},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669659},
  author = {Kanti Prasad and Aditya Goel}
}
@inproceedings{conf/vlsid/ManikandanVGKS11,
  title = {Hardware Implementation of Real-Time Speech Recognition System Using TMS320C6713 DSP},
  pages = {250-255},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.12},
  crossref = {conf/vlsid/2011},
  author = {J. Manikandan and B. Venkataramani and K. Girish and H. Karthic and V. Siddharth}
}
@inproceedings{conf/vlsid/BaddamZ07,
  title = {Evaluation of Dynamic Voltage and Frequency Scaling as a Differential Power Analysis Countermeasure},
  pages = {854-862},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.79},
  author = {Karthik Baddam and Mark Zwolinski}
}
@inproceedings{conf/vlsid/RaghunathanC96,
  title = {Dynamic test Sequence compaction for Sequential Circuits},
  pages = {170-173},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489479},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489479},
  author = {Anand Raghunathan and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/CourtoisTDEPP09,
  title = {Infrastructures for Education, Research and Industry in Microelectronics A Look Worldwide and a Look at India},
  pages = {561-566},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.17},
  crossref = {conf/vlsid/2009},
  author = {Bernard Courtois and Kholdoun Torki and S. Dumont and S. Eyraud and J.-F. Paillotin and Gregory di Pendina}
}
@inproceedings{conf/vlsid/ParekhjiVS93,
  title = {State Assignment for Optimal Design of Monitored Self-Checking Sequential Circuits},
  pages = {15-20},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669627},
  author = {Rubin A. Parekhji and G. Venkatesh and Sunil D. Sherlekar}
}
@inproceedings{conf/vlsid/MandalCG96,
  title = {Allocation and Binding in Data Path Synthesis Using a Genetic Algorithm Approach},
  pages = {122-125},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489470},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489470},
  author = {Chittaranjan A. Mandal and P. P. Chakrabarti and Sujoy Ghose}
}
@inproceedings{conf/vlsid/SchonbornDWSRD15,
  title = {BDD-Based Synthesis for All-Optical Mach-Zehnder Interferometer Circuits},
  pages = {435-440},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.79},
  crossref = {conf/vlsid/2015},
  author = {Eleonora Schönborn and Kamalika Datta and Robert Wille and Indranil Sengupta and Hafizur Rahaman and Rolf Drechsler}
}
@inproceedings{conf/vlsid/DwivediAB11,
  title = {Power Scalable Digital Baseband Architecture for IEEE 802.15.4},
  pages = {30-35},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.64},
  crossref = {conf/vlsid/2011},
  author = {Satyam Dwivedi and Bharadwaj Amrutur and Navakanta Bhat}
}
@inproceedings{conf/vlsid/HarjaniHS04,
  title = {Analog/RF Physical Layer Issues For UWB Systems},
  pages = {941-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261052},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261052},
  author = {Ramesh Harjani and Jackson Harvey and Robert Sainati}
}
@inproceedings{conf/vlsid/PuriC00,
  title = {SOI Digital Circuits: Design Issues},
  pages = {474-479},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812652},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812652},
  author = {Ruchir Puri and Ching-Te Chuang}
}
@inproceedings{conf/vlsid/NedungadiBK92,
  title = {Data Path Synthesis With Global Time Constraint},
  pages = {322-323},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658071},
  crossref = {conf/vlsid/1992},
  author = {Prashant P. Nedungadi and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/ChattopadhyayC03,
  title = {Genetic Algorithm based Approach for Low Power Combinational Circuit Testing},
  pages = {552-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183192},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183192},
  author = {Santanu Chattopadhyay and Naveen Choudhary}
}
@inproceedings{conf/vlsid/PalP92,
  title = {An Efficient Graph-Theoretic Algorithm for Three-Layer Channel Routing},
  pages = {259-262},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658058},
  crossref = {conf/vlsid/1992},
  author = {Rajat K. Pal and Ajit Pal}
}
@inproceedings{conf/vlsid/ChaudhryPEB00,
  title = {Design and Analysis of Power Distribution Networks with Accurate RLC Models},
  pages = {151-155},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812601},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812601},
  author = {Rajat Chaudhry and Rajendran Panda and Tim Edwards and David Blaauw}
}
@inproceedings{conf/vlsid/Tekumalla06,
  title = {An On-Chip Diagnosis Methodology for Embedded Cores with Replaceable Modules},
  pages = {824-827},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.45},
  author = {Ramesh C. Tekumalla}
}
@inproceedings{conf/vlsid/Stan99,
  title = {Optimal Voltages and Sizing for Low Power},
  pages = {428-433},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745193},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745193},
  author = {Mircea R. Stan}
}
@proceedings{conf/vlsid/2006,
  title = {19th International Conference on VLSI Design (VLSI Design 2006), 3-7 January 2006, Hyderabad, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2006},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=10557},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2006/2502/00/index.html},
  isbn = {0-7695-2502-4},
  author = {}
}
@inproceedings{conf/vlsid/SethuramKVB07,
  title = {A Neural Net Branch Predictor to Reduce Power},
  pages = {679-684},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.14},
  author = {Rajamani Sethuram and Omar I. Khan and Hari Vijay Venkatanarayanan and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/Martin09,
  title = {A Decade of Platform-Based Design: A look backwards, a look forwards},
  pages = {3},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.100},
  crossref = {conf/vlsid/2009},
  author = {Grant Martin}
}
@inproceedings{conf/vlsid/MendiasHF97,
  title = {Formal Techniques for Hardware Allocation},
  pages = {161-165},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568070},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568070},
  author = {José M. Mendías and Román Hermida and Milagros Fernández}
}
@inproceedings{conf/vlsid/ChuahLJR13,
  title = {Localized Heating for Building Energy Efficiency},
  pages = {13-18},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.155},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.155},
  crossref = {conf/vlsid/2013},
  author = {Jun Wei Chuah and Chunxiao Li and Niraj K. Jha and Anand Raghunathan}
}
@inproceedings{conf/vlsid/DasSB98,
  title = {Routing of L-Shaped Channels, Switchboxes and Staircases in Manhattan-Diagonal Model},
  pages = {65-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646580},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646580},
  author = {Sandip Das and Susmita Sur-Kolay and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/KantipudiA07,
  title = {A Reduced Complexity Algorithm for Minimizing N-Detect Tests},
  pages = {492-497},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.24},
  author = {Kalyana R. Kantipudi and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/RainaAP97,
  title = {T4: Verification},
  pages = {3},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1997.10010},
  author = {R. Raina and Jacob A. Abraham and A. K. Pujari}
}
@inproceedings{conf/vlsid/JayakumarRR14,
  title = {QUICKRECALL: A Low Overhead HW/SW Approach for Enabling Computations across Power Cycles in Transiently Powered Computers},
  pages = {330-335},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.63},
  crossref = {conf/vlsid/2014},
  author = {Hrishikesh Jayakumar and Arnab Raha and Vijay Raghunathan}
}
@inproceedings{conf/vlsid/X06j,
  title = {Embedded Systems Design Conference History},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.82},
  author = {}
}
@inproceedings{conf/vlsid/CrestaniAEGD93,
  title = {A Hierarchical Test Generation Using High Level Primitives},
  pages = {124-127},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669661},
  author = {Didier Crestani and A. Aguila and L. Eudeline and M.-H. Gentil and C. Durante}
}
@inproceedings{conf/vlsid/HeraguPA96,
  title = {Improving accuracy in path delay fault coverage estimation},
  pages = {422-425},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489646},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489646},
  author = {Keerthi Heragu and Janak H. Patel and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/PatraF95,
  title = {Fully asynchronous, robust, high-throughput arithmetic structures},
  pages = {141-145},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512093},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512093},
  author = {Priyadarsan Patra and Donald S. Fussell}
}
@inproceedings{conf/vlsid/RaoBB04,
  title = {Analysis and Optimization of Enhanced MTCMOS Scheme},
  pages = {234-239},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260930},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260930},
  author = {Rahul M. Rao and Jeffrey L. Burns and Richard B. Brown}
}
@inproceedings{conf/vlsid/Chang06,
  title = {An Alternative Real-Time Filter Scheme to Block Buffering},
  pages = {762-765},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.36},
  author = {Yen-Jen Chang}
}
@inproceedings{conf/vlsid/ChakrabortySJ10,
  title = {Towards Active-Passive Co-synthesis of Multi-gigaHertz Radio Frequency Circuits},
  pages = {381-386},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.38},
  crossref = {conf/vlsid/2010},
  author = {Ritochit Chakraborty and Arun V. Sathanur and Vikram Jandhyala}
}
@inproceedings{conf/vlsid/GhoshPDSKGBC04,
  title = {Design and Implementation of 935 MHz FM Transceiver for Radio Telemetry and 2.45 GHz Direct AQPSK Transmitter in CMOS},
  pages = {404-409},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260956},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260956},
  author = {Amlan Ghosh and Bevin G. Perumana and Ashudeb Dutta and Padmanava Sen and Yogesh Kumar and Vipul Garg and T. K. Bhattacharyya and Nirmal B. Chakrabarti}
}
@inproceedings{conf/vlsid/HuDM02,
  title = {System-Level Point-to-Point Communication Synthesis using Floorplanning Information},
  pages = {573-579},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994984},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994984},
  author = {Jingcao Hu and Yangdong Deng and Radu Marculescu}
}
@inproceedings{conf/vlsid/PandaD97,
  title = {Behavioral Array Mapping into Multiport Memories Targeting Low Power},
  pages = {268-273},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568088},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568088},
  author = {Preeti Ranjan Panda and Nikil D. Dutt}
}
@inproceedings{conf/vlsid/ChenLYW06,
  title = {A Low Power ROM-Less Direct Digital Frequency Synthesizer with Preset Value Pipelined Accumulator},
  pages = {377-380},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.15},
  author = {Jun Chen and Rong Luo and Huazhong Yang and Hui Wang 0004}
}
@inproceedings{conf/vlsid/YinXC09,
  title = {New Techniques for Accelerating Small Delay ATPG and Generating Compact Test Sets},
  pages = {221-226},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.64},
  crossref = {conf/vlsid/2009},
  author = {Boxue Yin and Dong Xiang and Zhen Chen}
}
@inproceedings{conf/vlsid/LongW04,
  title = {A Low Voltage, Low Noise CMOS RF Receiver Front-End},
  pages = {393-397},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260954},
  author = {Jie Long and Robert J. Weber}
}
@inproceedings{conf/vlsid/ChengCS07,
  title = {Detection and Generation of Self-Timed Pipelines from High Level Specifications},
  pages = {413-418},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.66},
  author = {Fu-Chiung Cheng and Shu-Ming Chang and Chi-Huam Shieh}
}
@inproceedings{conf/vlsid/AgarwalKR08,
  title = {Energy-Efficient, High Performance Circuits for Arithmetic Units},
  pages = {371-376},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.49},
  crossref = {conf/vlsid/2008},
  author = {Sundeepkumar Agarwal and Pavankumar V. K. and Yokesh R.}
}
@inproceedings{conf/vlsid/Rhines97,
  title = {Developing A New Approach For Multimedia Design},
  pages = {310-313},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568095},
  author = {Walden C. Rhines}
}
@inproceedings{conf/vlsid/DesaiK11,
  title = {Quadrature Error Compensation for Jitter Reduction in High Speed Clock and Data Recovery Circuits},
  pages = {41-46},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.30},
  crossref = {conf/vlsid/2011},
  author = {Kunal Desai and Vijay Krishna}
}
@inproceedings{conf/vlsid/BhattacharyaSZ03,
  title = {Low-Energy BIST Design for Scan-based Logic Circuits},
  pages = {546-551},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183191},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183191},
  author = {Bhargab B. Bhattacharya and Sharad C. Seth and Sheng Zhang}
}
@inproceedings{conf/vlsid/RoyJR10,
  title = {Integrated Systems in the More-than-Moore Era: Designing Low-Cost Energy-Efficient Systems Using Heterogeneous Components},
  pages = {464-469},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.84},
  crossref = {conf/vlsid/2010},
  author = {Kaushik Roy and Byunghoo Jung and Anand Raghunathan}
}
@inproceedings{conf/vlsid/HaghbayanABS14,
  title = {Formal Verification and Debugging of Array Dividers with Auto-correction Mechanism},
  pages = {80-85},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.21},
  crossref = {conf/vlsid/2014},
  author = {M. H. Haghbayan and Bijan Alizadeh and Payman Behnam and Saeed Safari}
}
@inproceedings{conf/vlsid/MajumdarS93,
  title = {Statistical Analysis of Controllability},
  pages = {55-60},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669638},
  author = {Amitava Majumdar and Sarma Sastry}
}
@inproceedings{conf/vlsid/RaoSK04,
  title = {Real Time Dynamic Voltage Scaling For Embedded Systems},
  pages = {650-653},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260995},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260995},
  author = {Venkat Rao and Gaurav Singhal and Anshul Kumar}
}
@inproceedings{conf/vlsid/BhingardeKPS94,
  title = {Over-the-Cell Routing Algorithms for Industrial Cell Models},
  pages = {143-148},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282673},
  author = {Siddharth Bhingarde and Rafay Khawaja and Anand Panyam and Naveed A. Sherwani}
}
@inproceedings{conf/vlsid/Parekhji00,
  title = {Test Techniques and Trade-offs for Embedded Cores and Systems},
  pages = {5},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812572},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812572},
  author = {Rubin A. Parekhji}
}
@inproceedings{conf/vlsid/SarkarBM97,
  title = {Analyzing Controllability of a Hardware Circuit for its Reuse},
  pages = {151-154},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568068},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568068},
  author = {Santonu Sarkar and Anupam Basu and Arun K. Majumdar}
}
@inproceedings{conf/vlsid/Juneja15,
  title = {On Event Driven Modeling of Continuous Time Systems},
  pages = {198-203},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.39},
  crossref = {conf/vlsid/2015},
  author = {Dushyant Juneja}
}
@inproceedings{conf/vlsid/BeniniSG05,
  title = {Architectural, System Level and Protocol Level Techniques for Power Optimization for Networked Embedded Systems},
  pages = {18-20},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.57},
  author = {Luca Benini and Sandeep K. Shukla and Rajesh K. Gupta}
}
@inproceedings{conf/vlsid/RamanujamKHK02,
  title = {Address Code and Arithmetic Optimizations for Embedded Systems},
  pages = {619-624},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995005},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995005},
  author = {J. Ramanujam and Satish Krishnamurthy and Jinpyo Hong and Mahmut T. Kandemir}
}
@inproceedings{conf/vlsid/RavikumarM99,
  title = {Hierarchical Delay Fault Simulation},
  pages = {635-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745277},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745277},
  author = {C. P. Ravikumar and Ajay Mittal}
}
@inproceedings{conf/vlsid/Agrawal96,
  title = {Science, Technology, and the Indian Society},
  pages = {6-9},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489443},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489443},
  author = {Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/KunaparajuNB11,
  title = {VaROT: Methodology for Variation-Tolerant DSP Hardware Design Using Post-Silicon Truncation of Operand Width},
  pages = {310-315},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.58},
  crossref = {conf/vlsid/2011},
  author = {Keerthi Kunaparaju and Seetharam Narasimhan and Swarup Bhunia}
}
@inproceedings{conf/vlsid/YamazakiTTHATYH09,
  title = {A Novel Approach for Improving the Quality of Open Fault Diagnosis},
  pages = {85-90},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.53},
  crossref = {conf/vlsid/2009},
  author = {Koji Yamazaki and Toshiyuki Tsutsumi and Hiroshi Takahashi and Yoshinobu Higami and Takashi Aikyo and Yuzo Takamatsu and Hiroyuki Yotsuyanagi and Masaki Hashizume}
}
@inproceedings{conf/vlsid/DamM12,
  title = {Iterative Performance Model Upgradation in Geometric Programming Based Analog Circuit Sizing for Improved Design Accuracy},
  pages = {376-381},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.100},
  crossref = {conf/vlsid/2012},
  author = {Samiran Dam and Pradip Mandal}
}
@inproceedings{conf/vlsid/AroraSNB05,
  title = {ADOPT: An Approach to Activity Based Delay Optimization},
  pages = {411-416},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.43},
  author = {Gaurav Arora and Abhishek Sharma and D. Nagchoudhuri and M. Balakrishnan}
}
@inproceedings{conf/vlsid/MorrisonR14,
  title = {Forward Body Biased Adiabatic Logic for Peak and Average Power Reduction in 22nm CMOS},
  pages = {470-475},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.88},
  crossref = {conf/vlsid/2014},
  author = {Matthew Morrison and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/WangBS08,
  title = {Dynamic Error Detection for Dependable Cache Coherency in Multicore Architectures},
  pages = {279-285},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.68},
  crossref = {conf/vlsid/2008},
  author = {Hui Wang and Sandeep Baldawa and Rama Sangireddy}
}
@inproceedings{conf/vlsid/AntolaABP93,
  title = {Modular Design Methodologies for Image Processing Architectures},
  pages = {260-263},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669692},
  author = {Anna Antola and Alberto Avai and Luca Breveglieri and Andrea Paparella}
}
@inproceedings{conf/vlsid/AgarwalB09,
  title = {Why is Design Automation and Reuse of Analog Designs Increasingly Trailing the Digital World?},
  pages = {17},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.107},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.107},
  crossref = {conf/vlsid/2009},
  author = {Ghasi Agarwal and Prakash Bare}
}
@inproceedings{conf/vlsid/YadavalliS98,
  title = {Impact and Cost of Modeling Memories for ATPG for Partial Scan Designs},
  pages = {274-278},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646617},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646617},
  author = {Sitaram Yadavalli and Sanjay Sengupta}
}
@inproceedings{conf/vlsid/KahngRSZ99,
  title = {New and Exact Filling Algorithms for Layout Density Control},
  pages = {106-110},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745133},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745133},
  author = {Andrew B. Kahng and Gabriel Robins and Anish Singh and Alexander Zelikovsky}
}
@inproceedings{conf/vlsid/Sarkar00a,
  title = {Digital Imaging with Wireless Data Services},
  pages = {134-139},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812597},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812597},
  author = {Sandip Sarkar}
}
@inproceedings{conf/vlsid/SunS07,
  title = {Modeling RTOS for Reactive Embedded Systems},
  pages = {534-539},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.111},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.111},
  author = {Wei-Tsun Sun and Zoran Salcic}
}
@inproceedings{conf/vlsid/BatterywalaS03,
  title = {A Method to Estimate Slew and Delay in Coupled Digital Circuits},
  pages = {411-416},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183170},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183170},
  author = {Shabbir H. Batterywala and Narendra V. Shenoy}
}
@inproceedings{conf/vlsid/ChewSCMS99,
  title = {A New Methodology for Concurrent Technology Development and Cell Library Optimization},
  pages = {18-25},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745118},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745118},
  author = {Marko P. Chew and Sharad Saxena and Thomas F. Cobourn and Purnendu K. Mozumder and Andrzej J. Strojwas}
}
@inproceedings{conf/vlsid/ShrivastavaM11,
  title = {Dual Code Compression for Embedded Systems},
  pages = {177-182},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.13},
  crossref = {conf/vlsid/2011},
  author = {Kartik Shrivastava and Prabhat Mishra}
}
@inproceedings{conf/vlsid/TsaiVXI05,
  title = {Influence of Leakage Reduction Techniques on Delay/Leakage Uncertainty},
  pages = {374-379},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.111},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.111},
  author = {Yuh-Fang Tsai and Narayanan Vijaykrishnan and Yuan Xie 0001 and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/MeduriD11,
  title = {A Methodology for Automatic Transistor-Level Sizing of CMOS OpAmps},
  pages = {100-105},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.53},
  crossref = {conf/vlsid/2011},
  author = {Praveen K. Meduri and Shirshak K. Dhali}
}
@inproceedings{conf/vlsid/SundaramES06,
  title = {High Speed Robust Current Sense Amplifier for Nanoscale Memories: - A Winner Take All Approach},
  pages = {569-574},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.98},
  author = {Srikanth Sundaram and Praveen Elakkumanan and Ramalingam Sridhar}
}
@inproceedings{conf/vlsid/ChenGZPL14,
  title = {Efficient Two-Phase Approaches for Branch-and-Bound Style Resource Constrained Scheduling},
  pages = {162-167},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.35},
  crossref = {conf/vlsid/2014},
  author = {Mingsong Chen and Fan Gu and Lei Zhou and Geguang Pu and Xiao Liu}
}
@inproceedings{conf/vlsid/EinspahrS92,
  title = {A Switch-Level Test Generation System},
  pages = {43-48},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658019},
  crossref = {conf/vlsid/1992},
  author = {Kent L. Einspahr and Sharad C. Seth}
}
@inproceedings{conf/vlsid/PalDPDP95,
  title = {A general graph theoretic framework for multi-layer channel routing},
  pages = {202-207},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512109},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512109},
  author = {Rajat K. Pal and A. K. Datta and Sudebkumar Prasant Pal and M. M. Das and Ajit Pal}
}
@inproceedings{conf/vlsid/PeixotoJR00,
  title = {A Tight Area Upper Bound for Slicing Floorplans},
  pages = {280-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812622},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812622},
  author = {Helvio P. Peixoto and Margarida F. Jacome and Ander Royo}
}
@inproceedings{conf/vlsid/Kuehlmann06,
  title = {Integrated Design Flows - A Battered EDA Slogan or True Challenge for Tool Development and Algorithmic Research},
  pages = {41},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.107},
  author = {Andreas Kuehlmann}
}
@inproceedings{conf/vlsid/Singh04,
  title = {Designing Reconfigurable Systems in Lava},
  pages = {299-306},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260941},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260941},
  author = {Satnam Singh}
}
@inproceedings{conf/vlsid/BamjiB98,
  title = {An Improved Cost Heuristic for Transistor Sizing},
  pages = {534-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646661},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646661},
  author = {Cyrus Bamji and Manjit Borah}
}
@inproceedings{conf/vlsid/SenHICC03,
  title = {Cryptosystem Designed for Embedded System Security},
  pages = {271-276},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183149},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183149},
  author = {Subhayan Sen and Sk. Iqbal Hossain and Kabirul Islam and Dipanwita Roy Chowdhury and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/WangM05,
  title = {Multivariate Normal Distribution Based Statistical Timing Analysis Using Global Projection and Local Expansion},
  pages = {380-385},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.123},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.123},
  author = {Baohua Wang and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/WangCG09,
  title = {Low-Power VLSI Design of LDPC Decoder Using DVFS for AWGN Channels},
  pages = {51-56},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.68},
  crossref = {conf/vlsid/2009},
  author = {Weihuang Wang and Gwan S. Choi and Kiran K. Gunnam}
}
@inproceedings{conf/vlsid/ChakrabartiDDRLB99,
  title = {Controlling State Explosion in Static Simulation by Selective Composition},
  pages = {226-231},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745152},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745152},
  author = {Partha Pratim Chakrabarti and Pallab Dasgupta and Partha Pratim Das and Arnob Roy and Shuvendu K. Lahiri and Mrinal Bose}
}
@inproceedings{conf/vlsid/ShanmugasundaramA12,
  title = {Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock},
  pages = {448-453},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.112},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.112},
  crossref = {conf/vlsid/2012},
  author = {Priyadharshini Shanmugasundaram and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/Naidu07,
  title = {Speeding up Monte-Carlo Simulation for Statistical Timing Analysis of Digital Integrated Circuits},
  pages = {265-270},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.147},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.147},
  author = {Srinath R. Naidu}
}
@inproceedings{conf/vlsid/AbrahamC15,
  title = {Tutorial T3: Error Resilient Real-Time Embedded Systems: Computing, Communications and Control},
  pages = {6-7},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.111},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.111},
  crossref = {conf/vlsid/2015},
  author = {Jacob A. Abraham and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/MazumdarMS12,
  title = {Design for Security of Block Cipher S-Boxes to Resist Differential Power Attacks},
  pages = {113-118},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.56},
  crossref = {conf/vlsid/2012},
  author = {Bodhisatwa Mazumdar and Debdeep Mukhopadhyay and Indranil Sengupta}
}
@inproceedings{conf/vlsid/MohantyK06,
  title = {Modeling and Reduction of Gate Leakage during Behavioral Synthesis of NanoCMOS Circuits},
  pages = {83-88},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.118},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.118},
  author = {Saraju P. Mohanty and Elias Kougianos}
}
@inproceedings{conf/vlsid/ChattopadhyayC98a,
  title = {Efficient Signatures with Linear Space Complexity for Detecting Boolean Function Equivalence},
  pages = {564-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646665},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646665},
  author = {Santanu Chattopadhyay and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/KrishnaCR98,
  title = {Computation of Lower and Upper Bounds for Switching Activity: A Unified Approach},
  pages = {230-233},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646608},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646608},
  author = {Vamsi Krishna and Ramamurti Chandramouli and N. Ranganathan}
}
@inproceedings{conf/vlsid/VinnakotaH96,
  title = {Mixed-Signal Design for Test},
  pages = {2},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1996.10015},
  author = {Bapiraju Vinnakota and Ramesh Harjani}
}
@inproceedings{conf/vlsid/GuntherD01a,
  title = {Performance Driven Optimization for MUX based FPGAs},
  pages = {311-316},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902678},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902678},
  author = {Wolfgang Günther and Rolf Drechsler}
}
@inproceedings{conf/vlsid/RamamoorthyV94,
  title = {CM-SIM: A Parallel Circuit Simulator on a Distributed Memory Multiprocessor},
  pages = {39-44},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282652},
  author = {C. V. Ramamoorthy and Vikram Vij}
}
@inproceedings{conf/vlsid/Pasricha12,
  title = {A Framework for TSV Serialization-aware Synthesis of Application Specific 3D Networks-on-Chip},
  pages = {268-273},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.82},
  crossref = {conf/vlsid/2012},
  author = {Sudeep Pasricha}
}
@inproceedings{conf/vlsid/Koranne02,
  title = {On Test Scheduling for Core-Based SOCs},
  pages = {505-510},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994970},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994970},
  author = {Sandeep Koranne}
}
@inproceedings{conf/vlsid/PandeZ10,
  title = {A Reconfigurable Architecture for Secure Multimedia Delivery},
  pages = {258-263},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.50},
  crossref = {conf/vlsid/2010},
  author = {Amit Pande and Joseph Zambreno}
}
@inproceedings{conf/vlsid/VarmaAS14,
  title = {A Decimal/Binary Multi-operand Adder Using a Fast Binary to Decimal Converter},
  pages = {365-368},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.69},
  crossref = {conf/vlsid/2014},
  author = {Ch. Santosh Varma and Syed Ershad Ahmed and M. B. Srinivas}
}
@inproceedings{conf/vlsid/HalderBSC05,
  title = {A System-Level Alternate Test Approach for Specification Test of RF Transceivers in Loopback Mode},
  pages = {289-294},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.34},
  author = {Achintya Halder and Soumendu Bhattacharya and Ganesh Srinivasan and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/ChattopadhyayR03,
  title = {Genetic Algorithm based Test Scheduling and Test Access Mechanism Design for System-on-Chips},
  pages = {341-346},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183160},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183160},
  author = {Santanu Chattopadhyay and K. Sudarsana Reddy}
}
@inproceedings{conf/vlsid/SvantessonKH98,
  title = {A Methodology and Algorithms for Efficient Interprocess Communication Synthesis from System Description in SDL},
  pages = {78-84},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646582},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646582},
  author = {Bengt Svantesson and Shashi Kumar and Ahmed Hemani}
}
@inproceedings{conf/vlsid/SivaramanS97,
  title = {Primitive Path Delay Fault Identification},
  pages = {95-100},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567968},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567968},
  author = {Mukund Sivaraman and Andrzej J. Strojwas}
}
@inproceedings{conf/vlsid/GaritselovMK12,
  title = {Fast-Accurate Non-Polynomial Metamodeling for Nano-CMOS PLL Design Optimization},
  pages = {316-321},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.90},
  crossref = {conf/vlsid/2012},
  author = {Oleg Garitselov and Saraju P. Mohanty and Elias Kougianos}
}
@inproceedings{conf/vlsid/BalaN05,
  title = {Conventional RC oscillators, though offer inexpensiveProgrammable High Frequency RC Oscillator},
  pages = {511-515},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.70},
  author = {Falguni Bala and Tapas Nandy}
}
@inproceedings{conf/vlsid/KannanKGTAM13,
  title = {Physics Based Fault Models for Testing High-Voltage LDMOS},
  pages = {285-290},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.202},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.202},
  crossref = {conf/vlsid/2013},
  author = {Sukeshwar Kannan and Bruce C. Kim and Anurag Gupta and Friedrich Taenzler and Richard Antley and Ken Moushegian}
}
@inproceedings{conf/vlsid/BadrudduzaSC07,
  title = {LCSRAM: A Leakage Controlled Six-transistor Static Random Access Memory Cell with Intrinsically High Read Stability},
  pages = {621-626},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.96},
  author = {Sayeed A. Badrudduza and Giby Samson and Lawrence T. Clark}
}
@inproceedings{conf/vlsid/BaikS06,
  title = {Test Cost Reduction Using Partitioned Grid Random Access Scan},
  pages = {169-174},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.157},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.157},
  author = {Dong Hyun Baik and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/ChandrakasanSB92,
  title = {Low Power Techniques for Portable Real-time DSP Applications},
  pages = {203-208},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658048},
  crossref = {conf/vlsid/1992},
  author = {Anantha P. Chandrakasan and Samuel Sheng and Robert W. Brodersen}
}
@inproceedings{conf/vlsid/ChakrabartiSM97,
  title = {Inductive Verification of Sequential Circuits with a Datapath},
  pages = {226-231},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568080},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568080},
  author = {I. Chakrabarti and Dilip Sarkar and Arun K. Majumdar}
}
@inproceedings{conf/vlsid/QinCM10,
  title = {Synchronized Generation of Directed Tests Using Satisfiability Solving},
  pages = {351-356},
  year = {2010},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.47},
  crossref = {conf/vlsid/2010},
  author = {Xiaoke Qin and Mingsong Chen and Prabhat Mishra}
}
@inproceedings{conf/vlsid/ThapliyalR10,
  title = {Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage Outputs},
  pages = {235-240},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.74},
  crossref = {conf/vlsid/2010},
  author = {Himanshu Thapliyal and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/HakimRV03,
  title = {Small Signal Characteristics of Thin Film Single Halo SOI MOSFET for Mixed Mode Applications},
  pages = {110-115},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183123},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183123},
  author = {Najeebuddin Hakim and V. Ramgopal Rao and J. Vasi}
}
@inproceedings{conf/vlsid/DemirLR01,
  title = {Computing Phase Noise Eigenfunctions Directly from Harmonic Balance/Shooting Matrices},
  pages = {283-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902674},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902674},
  author = {Alper Demir and David E. Long and Jaijeet S. Roychowdhury}
}
@inproceedings{conf/vlsid/KokradyPR06,
  title = {Reducing Design Verification Cycle Time through Testbench Redundancy},
  pages = {243-248},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.140},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.140},
  author = {Aman Kokrady and Theo J. Powell and S. Ramakrishnan}
}
@inproceedings{conf/vlsid/MukhopadhyayC05,
  title = {An Efficient End to End Design of Rijndael Cryptosystem in 0.18 ? CMOS},
  pages = {405-410},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.49},
  author = {Debdeep Mukhopadhyay and Dipanwita Roy Chowdhury}
}
@inproceedings{conf/vlsid/SawhneyR95,
  title = {Static RAM generators with automated characterization techniques for a 0.5 micron triple-metal embedded array},
  pages = {191-},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512104},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512104},
  author = {Puneet Sawhney and Haroon Rasheed}
}
@inproceedings{conf/vlsid/DuC04,
  title = {At-Speed Built-in Self-Repair Analyzer for Embedded Word-Oriented Memories},
  pages = {895-900},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261044},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261044},
  author = {Xiaogang Du and Sudhakar M. Reddy and Wu-Tung Cheng and Joseph Rayhawk and Nilanjan Mukherjee}
}
@inproceedings{conf/vlsid/DasSRNK98,
  title = {False Path Detection at Transistor Level},
  pages = {226-229},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646607},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646607},
  author = {Abhijit Das and Samrat Sen and Mohan Rangan and Rupesh Nayak and G. N. Nandakumar}
}
@inproceedings{conf/vlsid/MitraRB95,
  title = {Implementation of design functions by available devices: a new algorithm},
  pages = {30-35},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512073},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512073},
  author = {Raj S. Mitra and Partha S. Roop and Anupam Basu}
}
@inproceedings{conf/vlsid/PatelTNG07,
  title = {A Robust UART Architecture Based on Recursive Running Sum Filter for Better Noise Performance},
  pages = {819-823},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.25},
  author = {Himanshu Patel and Sanjay Trivedi and R. Neelkanthan and V. R. Gujraty}
}
@inproceedings{conf/vlsid/KunduCSK11,
  title = {Multiple Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization},
  pages = {364-369},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.34},
  crossref = {conf/vlsid/2011},
  author = {Subhadip Kundu and Santanu Chattopadhyay and Indranil Sengupta and Rohit Kapur}
}
@inproceedings{conf/vlsid/JeonL93,
  title = {MS3: Micro-Rollback and Self-Recovery System Synthesis},
  pages = {202-207},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669678},
  author = {Byung Wook Jeon and Chidchanok Lursinsap}
}
@inproceedings{conf/vlsid/RayCN00,
  title = {Design of OTA Based Field Programmable Analog Array},
  pages = {492-497},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812656},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812656},
  author = {Baidya Nath Ray and Parimal Pal Chaudhuri and Prasanta Kumar Nandi}
}
@inproceedings{conf/vlsid/Kothamasu12,
  title = {Embedded Tutorial ET3: Packaging Trends, Die Package Co-Design Flow and Challenges},
  pages = {35},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.40},
  crossref = {conf/vlsid/2012},
  author = {Siva Kothamasu}
}
@inproceedings{conf/vlsid/KarmakarC15,
  title = {Thermal-Aware Test Data Compression Using Dictionary Based Coding},
  pages = {53-58},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.14},
  crossref = {conf/vlsid/2015},
  author = {Rajit Karmakar and Santanu Chattopadhyay}
}
@inproceedings{conf/vlsid/Kataria01,
  title = {Next Generation Network Processors},
  pages = {13-15},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2001.10015},
  author = {Deepak Kataria}
}
@inproceedings{conf/vlsid/AhmedRS14,
  title = {Temperature Minimization Using Power Redistribution in Embedded Systems},
  pages = {264-269},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.52},
  crossref = {conf/vlsid/2014},
  author = {Rehan Ahmed and Parameswaran Ramanathan and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/MaheshGM99,
  title = {Improving Area Efficiency of Residue Number System based Implementation of DSP Algorithms},
  pages = {340-345},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745179},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745179},
  author = {M. N. Mahesh and Satrajit Gupta and Mahesh Mehendale}
}
@inproceedings{conf/vlsid/KumarGK03,
  title = {Optimal Code and Data Layout in Embedded Systems},
  pages = {573-578},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183195},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183195},
  author = {T. S. Rajesh Kumar and R. Govindarajan and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/Gupta12,
  title = {Keynote Talk: The Variability Expeditions: Exploring the Software Stack for Underdesigned Computing Machines},
  pages = {7-8},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.26},
  crossref = {conf/vlsid/2012},
  author = {Rajesh Gupta}
}
@inproceedings{conf/vlsid/MajumdarP00,
  title = {Design of an ASIC for Straight Line Detection in an Image},
  pages = {128-133},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812596},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812596},
  author = {Arun K. Majumdar and Nirav Patel}
}
@inproceedings{conf/vlsid/MitraBSBZK06,
  title = {Test Pattern Generation for Power Supply Droop Faults},
  pages = {343-348},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.158},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.158},
  author = {Debasis Mitra and Subhasis Bhattacharjee and Susmita Sur-Kolay and Bhargab B. Bhattacharya and Sujit T. Zachariah and Sandip Kundu}
}
@inproceedings{conf/vlsid/GuptaKTMPS07,
  title = {Tutorial T7B: RF Analysis and Simulation with Focus on RF SiP Methodology},
  pages = {11},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.172},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.172},
  author = {Sanjay Gupta and Taranjit Kukal and Alok Tripathi and Raja Mitra and Ashish Patni and Siddarth Shetty}
}
@inproceedings{conf/vlsid/BagheriMCA07,
  title = {Architecture and Clock Programmable Baseband of an 800 MHz-6 GHz Software-Defined Wireless Receiver},
  pages = {135-140},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.42},
  author = {Rahim Bagheri and Ahmad Mirzaei and Saeed Chehrazi and Asad A. Abidi}
}
@inproceedings{conf/vlsid/SinghJ99,
  title = {A Low-Complexity, Reduced-Power Viterbi Algorithm},
  pages = {61-66},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745125},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745125},
  author = {P. K. Singh and Sriram Jayasimha}
}
@inproceedings{conf/vlsid/BabuSC04,
  title = {Design of RF Tuner for Cable Modem Applications},
  pages = {398-403},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260955},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260955},
  author = {V. Veeresh Babu and Sumantra Seth and A. N. Chandorkar}
}
@inproceedings{conf/vlsid/KannanB04,
  title = {Estimating Pre-Placement FPGA Interconnection Requirements},
  pages = {869-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261040},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261040},
  author = {PariVallal Kannan and Dinesh Bhatia}
}
@inproceedings{conf/vlsid/GargCSK06,
  title = {An Area and Configuration-Bit Optimized CLB Architecture and Timing-Driven Packing for FPGAs},
  pages = {507-510},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.38},
  author = {Vivek Garg and Vikram Chandrasekhar and Milagros Sashikánth and V. Kamakoti}
}
@inproceedings{conf/vlsid/BahariAE07,
  title = {Interframe Bus Encoding Technique for Low Power Video Compression},
  pages = {691-698},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.93},
  author = {Asral Bahari and Tughrul Arslan and Ahmet T. Erdogan}
}
@inproceedings{conf/vlsid/RahamanMP07,
  title = {Constant Function Independent Test Set for Fault Detection in Bit Parallel Multipliers in GF(2^m)},
  pages = {479-484},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.53},
  author = {Hafizur Rahaman and Jimson Mathew and Dhiraj K. Pradhan}
}
@inproceedings{conf/vlsid/RoyRCNR02,
  title = {Functional Verification of System on Chips-Practices, Issues and Challenges (Tutorial Abstract)},
  pages = {11-13},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994873},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994873},
  author = {Subir K. Roy and S. Ramesh and Supratik Chakraborty and Tsuneo Nakata and Sreeranga P. Rajan}
}
@inproceedings{conf/vlsid/RavikumarKC03,
  title = {Mutual Testing based on Wavelet Transforms},
  pages = {347-352},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183161},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183161},
  author = {C. P. Ravikumar and Nitin Kakkar and Saurabh Chopra}
}
@inproceedings{conf/vlsid/DharchoudhuryK92,
  title = {Identification of Correlated Device Model Parameter Values for Worst-Case Circuit Performance Analysis},
  pages = {339-340},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658079},
  crossref = {conf/vlsid/1992},
  author = {Abhijit Dharchoudhury and S. M. Kang}
}
@inproceedings{conf/vlsid/PandeyKSG15,
  title = {An FPGA-Based Architecture for Local Similarity Measure for Image/Video Processing Applications},
  pages = {339-344},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.63},
  crossref = {conf/vlsid/2015},
  author = {Jai Gopal Pandey and Arindam Karmakar and Chandra Shekhar and S. Gurunarayanan}
}
@inproceedings{conf/vlsid/DelaurentiGMPZ01,
  title = {Switching Noise Analysis Framework For High Speed Logic Families},
  pages = {524-530},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902711},
  author = {Marco Delaurenti and Mariagrazia Graziano and Guido Masera and Gianluca Piccinini and Maurizio Zamboni}
}
@inproceedings{conf/vlsid/AggarwalK12,
  title = {Hardware Efficient Architecture for Generating Sine/Cosine Waves},
  pages = {57-61},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.46},
  crossref = {conf/vlsid/2012},
  author = {Supriya Aggarwal and Kavita Khare}
}
@inproceedings{conf/vlsid/X09a,
  title = {Accelerating Embedded System Design},
  pages = {20},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.110},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.110},
  crossref = {conf/vlsid/2009},
  author = {}
}
@inproceedings{conf/vlsid/HazraGDC10,
  title = {Coverage Management with Inline Assertions and Formal Test Points},
  pages = {140-145},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.25},
  crossref = {conf/vlsid/2010},
  author = {Aritra Hazra and Priyankar Ghosh and Pallab Dasgupta and Partha Pratim Chakrabarti}
}
@inproceedings{conf/vlsid/KumarC12,
  title = {A 110-dB Dynamic Range, 76-dB Peak SNR Companding Continuous-Time ?S Modulator for Audio Applications},
  pages = {51-56},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.45},
  crossref = {conf/vlsid/2012},
  author = {Saravana Kumar and Shouri Chatterjee}
}
@inproceedings{conf/vlsid/ChouSA94,
  title = {Power Constraint Scheduling of Tests},
  pages = {271-274},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282700},
  author = {Richard M. Chou and Kewal K. Saluja and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/KajiharaS98,
  title = {On Test Pattern Compaction Using Random Pattern Fault Simulation},
  pages = {464-469},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646650},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646650},
  author = {Seiji Kajihara and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/HanchekD96,
  title = {Node-Covering Based Defect and Fault Tolerance Methods for Increased Yield in FPGAs},
  pages = {225-229},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489489},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489489},
  author = {Fran Hanchek and Shantanu Dutt}
}
@inproceedings{conf/vlsid/SwaminathanKLSK15,
  title = {Thermal-Aware Application Scheduling on Device-Heterogeneous Embedded Architectures},
  pages = {221-226},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.43},
  crossref = {conf/vlsid/2015},
  author = {Karthik Swaminathan and Jagadish Kotra and Huichu Liu and Jack Sampson and Mahmut T. Kandemir and Vijaykrishnan Narayanan}
}
@inproceedings{conf/vlsid/SalewskiB02,
  title = {An Upper Bound for 3D Slicing Floorplans},
  pages = {567-572},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994982},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994982},
  author = {Silke Salewski and Erich Barke}
}
@inproceedings{conf/vlsid/KumarO06,
  title = {Phase Change Memory Faults},
  pages = {108-112},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.134},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.134},
  author = {M. Jagadesh Kumar and Ali A. Orouji}
}
@inproceedings{conf/vlsid/Gupta04,
  title = {Digital Design: The components of a new paradigm},
  pages = {877-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261041},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261041},
  author = {Rajat Gupta}
}
@inproceedings{conf/vlsid/BhattacharjeeBC15,
  title = {EvoDeb: Debugging Evolving Hardware Designs},
  pages = {481-486},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.87},
  crossref = {conf/vlsid/2015},
  author = {Debjyoti Bhattacharjee and Ansuman Banerjee and Anupam Chattopadhyay}
}
@inproceedings{conf/vlsid/KermaniZRJ13,
  title = {Emerging Frontiers in Embedded Security},
  pages = {203-208},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.222},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.222},
  crossref = {conf/vlsid/2013},
  author = {Mehran Mozaffari Kermani and Meng Zhang and Anand Raghunathan and Niraj K. Jha}
}
@inproceedings{conf/vlsid/ChakrabortyR08,
  title = {Programming and Performance Modelling of Automotive ECU Networks},
  pages = {8-9},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.131},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.131},
  crossref = {conf/vlsid/2008},
  author = {Samarjit Chakraborty and Sethu Ramesh}
}
@inproceedings{conf/vlsid/DevadossPB10,
  title = {Clocking-Based Coplanar Wire Crossing Scheme for QCA},
  pages = {339-344},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.39},
  crossref = {conf/vlsid/2010},
  author = {Rajeswari Devadoss and Kolin Paul and M. Balakrishnan}
}
@inproceedings{conf/vlsid/KempfWALM09,
  title = {A Workbench for Analytical and Simulation Based Design Space Exploration of Software Defined Radios},
  pages = {281-286},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.24},
  crossref = {conf/vlsid/2009},
  author = {Torsten Kempf and Stefan Wallentowitz and Gerd Ascheid and Rainer Leupers and Heinrich Meyr}
}
@inproceedings{conf/vlsid/ChaturvediA11,
  title = {A Low-Noise Low-Power Noise-Adaptive Neural Amplifier in 0.13um CMOS Technology},
  pages = {328-333},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.41},
  crossref = {conf/vlsid/2011},
  author = {Vikram Chaturvedi and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/Durbhakula05,
  title = {Applicability of General Purpose Processors to Network Applications},
  pages = {832-835},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.53},
  author = {Murthy Durbhakula}
}
@inproceedings{conf/vlsid/AmendolaSP95,
  title = {A 16-bit x 16-bit 1.2 /spl mu/ CMOS multiplier with low latency vector merging},
  pages = {398-402},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512146},
  author = {W. Amendola Jr. and Hosahalli R. Srinivas and Keshab K. Parhi}
}
@inproceedings{conf/vlsid/DevBMGK08,
  title = {A Partitioning Based Physical Scan Chain Allocation Algorithm that Minimizes Voltage Domain Crossings},
  pages = {187-193},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.46},
  crossref = {conf/vlsid/2008},
  author = {Nilabha Dev and Sandeep Bhatia and Subhasish Mukherjee and Sue Genova and Vinayak Kadam}
}
@inproceedings{conf/vlsid/BoseW93,
  title = {MIPS-Driven Early Design and Analysis of VLSI CPU Chips},
  pages = {256-259},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669691},
  author = {Pradip Bose and John-David Wellman}
}
@inproceedings{conf/vlsid/BatterywalaN99,
  title = {Efficient DC Analysis of RVJ Circuits for Moment and Derivative Commutations of Interconnect Networks},
  pages = {169-174},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745144},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745144},
  author = {Shabbir H. Batterywala and H. Narayanan}
}
@inproceedings{conf/vlsid/SableSPC04,
  title = {Built-in Self-test Technique for Selective Detection of Neighbourhood Pattern Sensitive Faults in Memories},
  pages = {753-756},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261019},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261019},
  author = {Rajeshwar S. Sable and Ravindra P. Saraf and Rubin A. Parekhji and Arun N. Chandorkar}
}
@inproceedings{conf/vlsid/MohantyK07,
  title = {Simultaneous Power Fluctuation and Average Power Minimization during Nano-CMOS Behavioral Synthesis},
  pages = {577-582},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.142},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.142},
  author = {Saraju P. Mohanty and Elias Kougianos}
}
@inproceedings{conf/vlsid/BaikSK04,
  title = {Random Access Scan: A solution to test power, test data volume and test time},
  pages = {883-888},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261042},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261042},
  author = {Dong Hyun Baik and Kewal K. Saluja and Seiji Kajihara}
}
@inproceedings{conf/vlsid/WangCH05,
  title = {A Fast Buffered Routing Tree Construction Algorithm under Accurate Delay Model},
  pages = {91-96},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.10},
  author = {Yibo Wang and Yici Cai and Xianlong Hong}
}
@inproceedings{conf/vlsid/BanerjeeCB06,
  title = {An Efficient Scan Tree Design for Compact Test Pattern Set},
  pages = {175-180},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.43},
  author = {Shibaji Banerjee and Dipanwita Roy Chowdhury and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/SinghAAPR02,
  title = {Architecture and Design of a High Performance SRAM for SOC Design},
  pages = {447-451},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994961},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994961},
  author = {Shobha Singh and Shamsi Azmi and Nutan Aarawal and Penaka Phani and Ansuman Rout}
}
@inproceedings{conf/vlsid/AsciaC95,
  title = {Design of a VLSI parallel processor for fuzzy computing},
  pages = {315-320},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512131},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512131},
  author = {Giuseppe Ascia and Vincenzo Catania}
}
@inproceedings{conf/vlsid/RakshitdattaK15,
  title = {On Slew Rate Enhancement in Class-A Opamps Using Local Common-Mode Feedback},
  pages = {244-248},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.47},
  crossref = {conf/vlsid/2015},
  author = {K. S. Rakshitdatta and Nagendra Krishnapura}
}
@inproceedings{conf/vlsid/LingappanGJ07,
  title = {Fast Enhancement of Validation Test Sets to Improve Stuck-at Fault Coverage for RTL circuits},
  pages = {504-512},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.82},
  author = {Loganathan Lingappan and Vijay Gangaram and Niraj K. Jha}
}
@inproceedings{conf/vlsid/RaviJ01,
  title = {Synthesis of System-on-a-chip for Testability},
  pages = {149-156},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902654},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902654},
  author = {Srivaths Ravi and Niraj K. Jha}
}
@inproceedings{conf/vlsid/GoyalSPK07,
  title = {Improved First-Order Parameterized Statistical Timing Analysis for Handling Slew and Capacitance Variation},
  pages = {278-282},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.92},
  author = {Ratnakar Goyal and Sachin Shrivastava and Harindranath Parameswaran and Parveen Khurana}
}
@inproceedings{conf/vlsid/VitalF93,
  title = {High-Speed A/D-D/A Conversion System with Flexible Testing Capabilities},
  pages = {357-362},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669710},
  author = {João C. Vital and José E. Franca}
}
@inproceedings{conf/vlsid/Sapatnekar04,
  title = {High-Performance Power Grids For Nanometer Technologies},
  pages = {839-844},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261036},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261036},
  author = {Sachin S. Sapatnekar}
}
@inproceedings{conf/vlsid/MillicanS15,
  title = {Optimal Test Scheduling of Stacked Circuits under Various Hardware and Power Constraints},
  pages = {487-492},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.88},
  crossref = {conf/vlsid/2015},
  author = {Spencer K. Millican and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/BhuniaMR07,
  title = {Process Variations and Process-Tolerant Design},
  pages = {699-704},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.131},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.131},
  author = {Swarup Bhunia and Saibal Mukhopadhyay and Kaushik Roy}
}
@inproceedings{conf/vlsid/VallerioJ03,
  title = {Task Graph Extraction for Embedded System Synthesis},
  pages = {480-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183180},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183180},
  author = {Keith S. Vallerio and Niraj K. Jha}
}
@inproceedings{conf/vlsid/HanEA07,
  title = {A Power and Area Efficient Maximum Likelihood Detector Implementation for High Throughput MIMO Systems},
  pages = {756-762},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.22},
  author = {Jong Hun Han and Ahmet T. Erdogan and Tughrul Arslan}
}
@inproceedings{conf/vlsid/GuptaH96,
  title = {KANSYS: a CAD tool for analog circuit synthesis},
  pages = {333-334},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489627},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489627},
  author = {S. K. Gupta and M. M. Hasan}
}
@inproceedings{conf/vlsid/VijGS14,
  title = {Interfacing Synchronous and Asynchronous Domains for Open Core Protocol},
  pages = {282-287},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.55},
  crossref = {conf/vlsid/2014},
  author = {Vikas S. Vij and Raghu Prasad Gudla and Kenneth S. Stevens}
}
@inproceedings{conf/vlsid/TiwariBM06,
  title = {Apriori Formal Coverage Analysis for Protocol Properties},
  pages = {231-236},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.48},
  author = {Praveen Tiwari and Saptarshi Biswas and Raj S. Mitra}
}
@inproceedings{conf/vlsid/MohantyRB05,
  title = {Design of a Low Power Image Watermarking Encoder Using Dual Voltage and Frequency},
  pages = {153-158},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.73},
  author = {Saraju P. Mohanty and N. Ranganathan and Karthikeyan Balakrishnan}
}
@inproceedings{conf/vlsid/HsiehG05,
  title = {A Reconfigurable Oscillator Topology for Dual-Band Operation},
  pages = {870-873},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.31},
  author = {Tien-Ling Hsieh and Ranjit Gharpurey}
}
@inproceedings{conf/vlsid/MuthukumarS03,
  title = {Comparison of Heuristic Algorithms for Variable Partitioning in Circuit Implementation},
  pages = {51-57},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183114},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183114},
  author = {Muthukumar Venkatesan and Henry Selvaraj}
}
@inproceedings{conf/vlsid/GoelESRRCS12,
  title = {An Area Efficient Diode and On Transistor Interchangeable Power Gating Scheme with Trim Options for Low Power SRAMs},
  pages = {80-84},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.50},
  crossref = {conf/vlsid/2012},
  author = {Ankur Goel and Donald Evans and Richard Stephani and Venkateswara Reddy and Dharmendra Rai and Veerabadra Chary and N. Sathisha}
}
@inproceedings{conf/vlsid/SankarNP09,
  title = {Exploiting Hybrid Analysis in Solving Electrical Networks},
  pages = {206-211},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.27},
  crossref = {conf/vlsid/2009},
  author = {V. Siva Sankar and H. Narayanan and Sachin B. Patkar}
}
@inproceedings{conf/vlsid/MuroyamaIHY02,
  title = {A Power Minimization Technique for Arithmetic Circuits by Cell Selection},
  pages = {268-273},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994933},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994933},
  author = {Masanori Muroyama and Tohru Ishihara and Akihiko Hyodo and Hiroto Yasuura}
}
@inproceedings{conf/vlsid/Radhakrishnan04,
  title = {Device Reliability and Failure Mechanisms Related to Gate Dielectrics and Interconnects},
  pages = {805-808},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261031},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261031},
  author = {M. K. Radhakrishnan}
}
@inproceedings{conf/vlsid/TiwarySC09,
  title = {Robust Circuit Design: Challenges and Solutions},
  pages = {41-42},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.119},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.119},
  crossref = {conf/vlsid/2009},
  author = {Saurabh K. Tiwary and Amith Singhee and Vikas Chandra}
}
@inproceedings{conf/vlsid/RoyBCB12,
  title = {Analysis of the Pull-In Phenomenon in Microelectromechanical Varactors},
  pages = {185-190},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.68},
  crossref = {conf/vlsid/2012},
  author = {Anindya Lal Roy and Anirban Bhattacharya and Ritesh Ray Chaudhuri and Tarun Kanti Bhattacharyya}
}
@inproceedings{conf/vlsid/MohanMC97,
  title = {On Incorporation of BIST for the Synthesis of Easily and Fully Testable Controllers},
  pages = {547-563},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568207},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568207},
  author = {Chunduri Rama Mohan and Srobona Mitra and Partha Pal Chaudhuri}
}
@inproceedings{conf/vlsid/StefatosAKF06,
  title = {Custom Reconfigurable Architecture for Autonomous Fault-Recovery of MEMS Vibratory Sensor Electronics},
  pages = {725-728},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.63},
  author = {Evangelos F. Stefatos and Tughrul Arslan and Didier Keymeulen and Ian Ferguson}
}
@inproceedings{conf/vlsid/MishraGDN01,
  title = {Processor-Memory Co-Exploration driven by a Memory-Aware Architecture Description Language},
  pages = {70-75},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902642},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902642},
  author = {Prabhat Mishra and Peter Grun and Nikil D. Dutt and Alexandru Nicolau}
}
@inproceedings{conf/vlsid/VudadhaMNPAVMS12,
  title = {Low-Power Self Reconfigurable Multiplexer Based Decoder for Adaptive Resolution Flash ADCs},
  pages = {280-285},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.84},
  crossref = {conf/vlsid/2012},
  author = {Chetan Vudadha and Goutham Makkena and M. Venkata Swamy Nayudu and Sai Phaneendra P. and Syed Ershad Ahmed and Sreehari Veeramachaneni and N. Moorthy Muthukrishnan and M. B. Srinivas}
}
@inproceedings{conf/vlsid/RajagopalanB07,
  title = {A 3-dimensional FEM Based Resistance Extraction},
  pages = {565-570},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.8},
  author = {Subramanian Rajagopalan and Shabbir H. Batterywala}
}
@inproceedings{conf/vlsid/DuttaSBG05,
  title = {A New CMOS Current Conveyors Based Translinear Loop for Log-Domain Circuit Design},
  pages = {850-853},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.24},
  author = {Debashis Dutta and Wouter A. Serdijn and Swapna Banerjee and Sriram Gupta}
}
@inproceedings{conf/vlsid/MurugavelR04a,
  title = {Game Theoretic Modeling of Voltage and Frequency Scaling during Behavioral Synthesis},
  pages = {670-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261000},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261000},
  author = {Ashok K. Murugavel and N. Ranganathan}
}
@inproceedings{conf/vlsid/KunduC13,
  title = {A 44 GHz Quadrature Traveling Wave Oscillator},
  pages = {179-184},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.185},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.185},
  crossref = {conf/vlsid/2013},
  author = {Somnath Kundu and Shouri Chatterjee}
}
@inproceedings{conf/vlsid/HuijbregtsJ93,
  title = {A Multiple Terminal Net Routing Algorithm Using Failure Prediction},
  pages = {84-89},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669644},
  author = {Ed P. Huijbregts and Jochen A. G. Jess}
}
@inproceedings{conf/vlsid/RavikumarR94,
  title = {Simulated Annealing for Target-Oriented Scan},
  pages = {107-112},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282666},
  author = {C. P. Ravikumar and H. Rasheed}
}
@inproceedings{conf/vlsid/RajagopalSASVDCFSW06,
  title = {A Comprehensive Solution for True Hierarchical Timing and Crosstalk Delay Signoff},
  pages = {277-282},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.8},
  author = {K. A. Rajagopal and R. Sivakumar and N. V. Arvind and C. Sreeram and Vish Visvanathan and Shailendra Dhuri and Roopesh Chander and Patrick Fortner and Subra Sripada and Qiuyang Wu}
}
@proceedings{conf/vlsid/2007,
  title = {20th International Conference on VLSI Design (VLSI Design 2007), Sixth International Conference on Embedded Systems (ICES 2007), 6-10 January 2007, Bangalore, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2007},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4091978},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2007/2762/00/index.html},
  isbn = {0-7695-2762-0},
  author = {}
}
@inproceedings{conf/vlsid/LahiriRDP02,
  title = {Embedded Tutorial: Battery-Driven System Design: A New Frontier in Low Power Design},
  pages = {261-267},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994932},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994932},
  author = {Kanishka Lahiri and Anand Raghunathan and Sujit Dey and Debashis Panigrahi}
}
@inproceedings{conf/vlsid/FuM07,
  title = {Extracting Logic Circuit Structure from Conjunctive Normal Form Descriptions},
  pages = {37-42},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.81},
  author = {Zhaohui Fu and Sharad Malik}
}
@inproceedings{conf/vlsid/Ramesh99,
  title = {Efficient Translation of Statecharts to Hardware Circuits},
  pages = {384-389},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745186},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745186},
  author = {S. Ramesh}
}
@inproceedings{conf/vlsid/SabadeW02,
  title = {Evaluation of Statistical Outlier Rejection Methods for IDDQ Limit Setting},
  pages = {755-760},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995024},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995024},
  author = {Sagar S. Sabade and D. M. H. Walker}
}
@inproceedings{conf/vlsid/DSouzaH01,
  title = {Error Diagnosis of Sequential Circuits Using Region-Based Mode},
  pages = {103-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902647},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902647},
  author = {Anand L. D'Souza and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/SrinivasanMEK09,
  title = {A 4Gbps 0.57pJ/bit Process-Voltage-Temperature Variation Tolerant All-Digital True Random Number Generator in 45nm CMOS},
  pages = {301-306},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.69},
  crossref = {conf/vlsid/2009},
  author = {Suresh Srinivasan and Sanu Mathew and Vasantha Erraguntla and Ram Krishnamurthy}
}
@inproceedings{conf/vlsid/DasM04,
  title = {A Low Noise Current-mode Readout circuit for CMOS Image Sensing Applications},
  pages = {635-638},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260991},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260991},
  author = {Tejasvi Das and P. R. Mukund}
}
@inproceedings{conf/vlsid/BhardwajV07,
  title = {A Fast and Accurate approach for Full Chip Leakage Analysis of Nano-scale circuits considering Intra-die Correlations},
  pages = {589-594},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.11},
  author = {Sarvesh Bhardwaj and Sarma B. K. Vrudhula}
}
@inproceedings{conf/vlsid/ParkP94,
  title = {A Fast Algorithm for Performing Vector Quantization and its VLSI Implementation},
  pages = {91-94},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282663},
  author = {Heonchul Park and Viktor K. Prasanna}
}
@inproceedings{conf/vlsid/HuangMTSZZCR02,
  title = {Constraint Driven Pin Mapping for Concurrent SOC Testing},
  pages = {511-516},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994971},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994971},
  author = {Yu Huang 0005 and Nilanjan Mukherjee and Chien-Chung Tsai and Omer Samman and Yahya Zaidan and Yanping Zhang and Wu-Tung Cheng and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/SunZYY05,
  title = {Worst-Case Crosstalk Noise Analysis Based on Dual-Exponential Noise Metrics},
  pages = {348-353},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.173},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.173},
  author = {Jiaxing Sun and Yun Zheng and Qing Ye and Tianchun Ye}
}
@inproceedings{conf/vlsid/HuangCW08,
  title = {Watermarking Video Clips with Workload Information for DVS},
  pages = {712-717},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.103},
  crossref = {conf/vlsid/2008},
  author = {Yicheng Huang and Samarjit Chakraborty and Ye Wang}
}
@inproceedings{conf/vlsid/RammohanSV08,
  title = {Reduced Complementary Dynamic and Differential Logic: A CMOS Logic Style for DPA-Resistant Secure IC Design},
  pages = {699-705},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.77},
  crossref = {conf/vlsid/2008},
  author = {Srividhya Rammohan and Vijay Sundaresan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/SundaramP96,
  title = {Distributed logic simulation: time-first evaluation vs. event driven algorithms},
  pages = {307-310},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489616},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489616},
  author = {S. Sundaram and Lalit M. Patnaik}
}
@inproceedings{conf/vlsid/ShamsujjohaBJC13,
  title = {Design of a Fault Tolerant Reversible Compact Unidirectional Barrel Shifter},
  pages = {103-108},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.171},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.171},
  crossref = {conf/vlsid/2013},
  author = {Md. Shamsujjoha and Hafiz Md. Hasan Babu and Lafifa Jamal and Ahsan Raja Chowdhury}
}
@inproceedings{conf/vlsid/SrinivasanV98,
  title = {A Retiming Based Relaxation Heuristic for Resource-Constrained Loop Pipelining},
  pages = {435-441},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646646},
  author = {Vinoo Srinivasan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/TerechkoGC05,
  title = {Evaluation of Speed and Area of Clustered VLIW Processors},
  pages = {557-563},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.95},
  author = {Andrei Terechko and Manish Garg and Henk Corporaal}
}
@inproceedings{conf/vlsid/CharyB06,
  title = {Automatic Path-Delay Fault Test Generation for Combined Resistive Vias, Resistive Bridges, and Capacitive Crosstalk Delay Faults},
  pages = {413-418},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.51},
  author = {Shweta Chary and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/SuBK02,
  title = {Efficient Approximate Balanced Truncation of General Large-Scale RLC Systems via Krylov Methods},
  pages = {311-316},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994940},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994940},
  author = {Q. Su and Venkataramanan Balakrishnan and Cheng-Kok Koh}
}
@inproceedings{conf/vlsid/HanchateR06,
  title = {A Linear Time Algorithm for Wire Sizing with Simultaneous Optimization of Interconnect Delay and Crosstalk Noise},
  pages = {283-290},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.11},
  author = {Narender Hanchate and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/DasRNB99,
  title = {High Performance MCM Routing: A New Approach},
  pages = {564-569},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745214},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745214},
  author = {Sandip Das and Subhas C. Nandy and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/KidambiTMB94,
  title = {Parameterized Modeling of Open-Circuit Critical Volume for Three-Dimensional Defects in VLSI Processing},
  pages = {333-338},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282714},
  author = {M. K. Kidambi and Akhilesh Tyagi and Mohammed R. Madani and Magdy A. Bayoumi}
}
@inproceedings{conf/vlsid/TharakanJS92,
  title = {An Efficient Rule Based Fault Simulator},
  pages = {154-156},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658038},
  crossref = {conf/vlsid/1992},
  author = {Oommen Tharakan and James Jacob and Mandyam-Komar Srinivas}
}
@inproceedings{conf/vlsid/MishraFSTKM13,
  title = {Tutorial T10: Post - Silicon Validation, Debug and Diagnosis},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.145},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.145},
  crossref = {conf/vlsid/2013},
  author = {Prabhat Mishra and Masahiro Fujita and Virendra Singh and Nagesh Tamarapalli and Sharad Kumar and Rajesh Mittal}
}
@inproceedings{conf/vlsid/Hemani93,
  title = {Self-Organization and its Application to Binding},
  pages = {186-191},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669675},
  author = {Ahmed Hemani}
}
@inproceedings{conf/vlsid/SahasrabuddheRAD07,
  title = {AHIR: A Hardware Intermediate Representation for Hardware Generation from High-level Programs},
  pages = {245-250},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.28},
  author = {Sameer D. Sahasrabuddhe and Hakim Raja and Kavi Arya and Madhav P. Desai}
}
@inproceedings{conf/vlsid/YanS05,
  title = {A Delay Test to Differentiate Resistive Interconnect Faults from Weak Transistor Defects},
  pages = {47-52},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.9},
  author = {Haihua Yan and Adit D. Singh}
}
@inproceedings{conf/vlsid/DasCB98,
  title = {Design of an Optimal Test Pattern Generator for Built-in Self Testing of Path Delay Faults},
  pages = {205-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646603},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646603},
  author = {Debesh K. Das and Indrajit Chaudhuri and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/DixitBCMJ09,
  title = {Measurement and Analysis of Parasitic Capacitance in FinFETs with High-k Dielectrics and Metal-Gate Stack},
  pages = {253-258},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.80},
  crossref = {conf/vlsid/2009},
  author = {Abhisek Dixit and Anirban Bandhyopadhyay and Nadine Collaert and Kristin De Meyer and Malgorzata Jurczak}
}
@inproceedings{conf/vlsid/RaoS15,
  title = {A 300 KBPS 23.2 MHz Binary Frequency Shift Keying Transmitter for USB Power Line Communication in 180 nm BiCMOS},
  pages = {493-498},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.89},
  crossref = {conf/vlsid/2015},
  author = {Aswin Srinivasa Rao and Karthik Subburaj}
}
@inproceedings{conf/vlsid/FernandesBWCPM15,
  title = {OcNoC: Efficient One-Cycle Router Implementation for 3D Mesh Network-on-Chip},
  pages = {105-110},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.23},
  crossref = {conf/vlsid/2015},
  author = {Ramon Fernandes and Lucas Brahm and Thais Webber and Rodrigo Cataldo and Leticia B. Poehls and César A. M. Marcon}
}
@inproceedings{conf/vlsid/ChoiTYO02,
  title = {VLSI Architecture for a Flexible Motion Estimation with Parameters},
  pages = {452-457},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994962},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994962},
  author = {Jinku Choi and Nozomu Togawa and Masao Yanagisawa and Tatsuo Ohtsuki}
}
@inproceedings{conf/vlsid/HsiungS03,
  title = {Synthesis of Real-Time Embedded Software by Timed Quasi-Static Scheduling},
  pages = {579-584},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183196},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183196},
  author = {Pao-Ann Hsiung and Feng-Shi Su}
}
@inproceedings{conf/vlsid/Maurer96,
  title = {Is Compiled Simulation Really Faster than Interpreted Simulation?},
  pages = {303-306},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489615},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489615},
  author = {Peter M. Maurer}
}
@inproceedings{conf/vlsid/BhattacharyyaSML06,
  title = {Development of a Wireless Integrated Toxic and Explosive MEMS Based Gas Sensor},
  pages = {721-724},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.72},
  author = {T. K. Bhattacharyya and Shreyas Sen and Debashis Mandal and S. K. Lahiri}
}
@inproceedings{conf/vlsid/PenolazziHB09,
  title = {A General Approach to High-Level Energy and Performance Estimation in SoCs},
  pages = {200-205},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.25},
  crossref = {conf/vlsid/2009},
  author = {Sandro Penolazzi and Ahmed Hemani and Luca Bolognino}
}
@inproceedings{conf/vlsid/YuBM08,
  title = {Exploiting Circuit Reconvergence through Static Learning in CNF SAT Solvers},
  pages = {461-468},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.90},
  crossref = {conf/vlsid/2008},
  author = {Yinlei Yu and Cameron Brien and Sharad Malik}
}
@inproceedings{conf/vlsid/SootkaneungS12,
  title = {Impact of Body Bias Based Leakage Power Reduction on Soft Error Rate},
  pages = {74-79},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.49},
  crossref = {conf/vlsid/2012},
  author = {Warin Sootkaneung and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/ChenGR07,
  title = {An Accurate Analytical SNM Modeling Technique for SRAMs Based on Butterworth Filter Function},
  pages = {615-620},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.29},
  author = {Qikai Chen and Arjun Guha and Kaushik Roy}
}
@inproceedings{conf/vlsid/SivaramakrishnaG14,
  title = {On Dependence of Amplitude Noise versus Offset Frequency in LC Oscillators},
  pages = {455-459},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.85},
  crossref = {conf/vlsid/2014},
  author = {Sivaramakrishna Rudrapati and Shalabh Gupta}
}
@inproceedings{conf/vlsid/HarshaMD15,
  title = {A Hardware and Thermal Analysis of DVFS in a Multi-core System with Hybrid WNoC Architecture},
  pages = {117-122},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.25},
  crossref = {conf/vlsid/2015},
  author = {Gade Narayana Sri Harsha and Hemanta Kumar Mondal and Sujay Deb}
}
@inproceedings{conf/vlsid/LalABBCS02,
  title = {MEMS: Technology, Design, CAD and Applications (Tutorial Abstract)},
  pages = {24-25},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994879},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994879},
  author = {R. Lal and P. R. Apte and K. N. Bhat and G. Bose and S. Chandra and D. K. Sharma}
}
@inproceedings{conf/vlsid/KougianosM07,
  title = {Metrics to Quantify Steady and Transient Gate Leakage in Nanoscale Transistors: NMOS vs. PMOS Perspective},
  pages = {195-200},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.107},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.107},
  author = {Elias Kougianos and Saraju P. Mohanty}
}
@inproceedings{conf/vlsid/BanerjeeSB07,
  title = {Floorplanning in Modern FPGAs},
  pages = {893-898},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.84},
  author = {Pritha Banerjee and Susmita Sur-Kolay and Arijit Bishnu}
}
@inproceedings{conf/vlsid/Tsang98,
  title = {A Compilable Read-Only-Memory Library for ASIC Deep Sub-micron Applications},
  pages = {490-494},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646654},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646654},
  author = {Tony Tsang}
}
@inproceedings{conf/vlsid/ZareiMM14,
  title = {High-Speed, Low-Power Quasi Delay Insensitive Handshake Circuits Based on FinFET Technology},
  pages = {489-494},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.91},
  crossref = {conf/vlsid/2014},
  author = {Mohammad Yousef Zarei and Mahdi Mosaffa and Siamak Mohammadi}
}
@inproceedings{conf/vlsid/HillebrandSS01,
  title = {How to Half Wire Lengths in the Layout of Cyclic Shifter},
  pages = {339-344},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902682},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902682},
  author = {Mark A. Hillebrand and Thomas Schurger and Peter-Michael Seidel}
}
@inproceedings{conf/vlsid/ZhangKCT11,
  title = {A Robust and Reconfigurable Multi-mode Power Gating Architecture},
  pages = {280-285},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.29},
  crossref = {conf/vlsid/2011},
  author = {Zhaobo Zhang and Xrysovalantis Kavousianos and Krishnendu Chakrabarty and Yiorgos Tsiatouhas}
}
@inproceedings{conf/vlsid/Iwai04,
  title = {CMOS Scaling for sub-90 nm to sub-10 nm},
  pages = {30-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260899},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260899},
  author = {Hiroshi Iwai}
}
@inproceedings{conf/vlsid/ChoudhuryCK07,
  title = {Online Dynamic Voltage Scaling using Task Graph Mapping Analysis for Multiprocessors},
  pages = {89-94},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.121},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.121},
  author = {Pravanjan Choudhury and P. P. Chakrabarti and Rajeev Kumar}
}
@inproceedings{conf/vlsid/DasKC05,
  title = {Dictionary Based Code Compression for Variable Length Instruction Encodings},
  pages = {545-550},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.81},
  author = {Dipankar Das 0002 and Rajeev Kumar and P. P. Chakrabarti}
}
@inproceedings{conf/vlsid/PradhanV08,
  title = {On the Use of Hash Tables for Efficient Analog Circuit Synthesis},
  pages = {647-652},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.35},
  crossref = {conf/vlsid/2008},
  author = {Almitra Pradhan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/ZhaoSCP10,
  title = {Synchronization of Concurrently-Implemented Fluidic Operations in Pin-Constrained Digital Microfluidic Biochips},
  pages = {69-74},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.34},
  crossref = {conf/vlsid/2010},
  author = {Yang Zhao and Ryan Sturmer and Krishnendu Chakrabarty and Vamsee K. Pamula}
}
@inproceedings{conf/vlsid/JoshiR03,
  title = {Design of Deep Sub-Micron CMOS Circuits},
  pages = {15-16},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183105},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183105},
  author = {Rajiv V. Joshi and Kaushik Roy}
}
@inproceedings{conf/vlsid/JanrajKWM12,
  title = {Way Sharing Set Associative Cache Architecture},
  pages = {251-256},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.79},
  crossref = {conf/vlsid/2012},
  author = {C. J. Janraj and T. Venkata Kalyan and Tripti S. Warrier and Madhu Mutyam}
}
@inproceedings{conf/vlsid/SaraswatAN06,
  title = {Circuit Compatible Macromodeling of High-Speed VLSI Modules Characterized by Scattering Parameters},
  pages = {667-671},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.59},
  author = {Dharmendra Saraswat and Ramachandra Achar and Michel S. Nakhla}
}
@inproceedings{conf/vlsid/PrinceV98,
  title = {Symbolic Analysis of Analog Integrated Circuits},
  pages = {167-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646597},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646597},
  author = {C. F. Prince and Vinita Vasudevan}
}
@inproceedings{conf/vlsid/PatkarN03,
  title = {An Efficient Practical Heuristic For Good Ratio-Cut Partitioning},
  pages = {64-69},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183116},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183116},
  author = {Sachin B. Patkar and H. Narayanan}
}
@proceedings{conf/vlsid/2000,
  title = {13th International Conference on VLSI Design (VLSI Design 2000), 4-7 January 2000, Calcutta, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2000},
  isbn = {0-7695-0487-6},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6598},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2000/0487/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/MehendaleSV96,
  title = {Low power realization of FIR filters using multirate architectures},
  pages = {370-375},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489637},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489637},
  author = {Mahesh Mehendale and Sunil D. Sherlekar and G. Venkatesh}
}
@inproceedings{conf/vlsid/GangulySC02,
  title = {Design of an On-Chip Test Pattern Generator without Prohibited Pattern Set (PPS)},
  pages = {689-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.995015},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995015},
  author = {Niloy Ganguly and Biplab K. Sikdar and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/PaulPBD05,
  title = {Design of Second-Order Sub-Bandgap Mixed-Mode Voltage Reference Circuit for Low Voltage Applications},
  pages = {307-312},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.76},
  author = {Rajarshi Paul and Amit Patra and Shailendra Baranwal and Kaushik Dash}
}
@inproceedings{conf/vlsid/IyerA94,
  title = {Low-Cost Redundancy Identification for Combinatorial Circuits},
  pages = {315-318},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282710},
  author = {Mahesh A. Iyer and Miron Abramovici}
}
@inproceedings{conf/vlsid/FeiJ02,
  title = {Functional Partitioning for Low Power Distributed Systems of Systems-on-a-Chip},
  pages = {274-281},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994934},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994934},
  author = {Yunsi Fei and Niraj K. Jha}
}
@inproceedings{conf/vlsid/KrishnaRV99,
  title = {Energy Efficient Datapath Synthesis Using Dynamic Frequency Clocking and Multiple Voltages},
  pages = {440-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745195},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745195},
  author = {Vamsi Krishna and N. Ranganathan and Narayanan Vijaykrishnan}
}
@inproceedings{conf/vlsid/RajaB06,
  title = {16-Bit Segmented Type Current Steering DAC for Video Applications},
  pages = {63-68},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.1},
  author = {Gaurav Raja and Basabi Bhaumik}
}
@inproceedings{conf/vlsid/RaviRC03,
  title = {Embedding Security in Wireless Embedded Systems},
  pages = {269-270},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183148},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183148},
  author = {Srivaths Ravi and Anand Raghunathan and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/KovacRV93,
  title = {SIGMA: A VLSI Chip for Galois Field GF(2m) Based Multiplication and Division},
  pages = {25-30},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669630},
  author = {Mario Kovac and N. Ranganathan and M. Varanasi}
}
@inproceedings{conf/vlsid/ChowdhuryGC92,
  title = {A Low-Cost High-Capacity Associative Memory Design Using Cellular Automata},
  pages = {157-160},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658039},
  crossref = {conf/vlsid/1992},
  author = {Dipanwita Roy Chowdhury and Idranil Sen Gupta and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/ChangDCMW99,
  title = {Incorporating Process Induced Effects into RC Extraction},
  pages = {12-17},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745117},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745117},
  author = {Li-Fu Chang and Abhay Dubey and Keh-Jeng Chang and Robert Mathews and Ken Wong}
}
@inproceedings{conf/vlsid/John96,
  title = {VaWiRAM: a variable width random access memory module},
  pages = {219-224},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489488},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489488},
  author = {Lizy Kurian John}
}
@inproceedings{conf/vlsid/AjayBHKKKMN93,
  title = {High Level Design Experiences with IDEAS},
  pages = {110},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669655},
  author = {C. S. Ajay and M. Balakrishnan and D. Harikrishna and M. Karunakaran and Anshul Kumar and Shashi Kumar and V. Mudgil and A. R. Naseer}
}
@inproceedings{conf/vlsid/BhawmikG97,
  title = {A Practical Method for Selecting Partial Scan Flip-flops for Large Circuits},
  pages = {284-288},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568091},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568091},
  author = {Sudipta Bhawmik and Indradeep Ghosh}
}
@inproceedings{conf/vlsid/MurugavelR03,
  title = {A Game-Theoretic Approach for Binding in Behavioral Synthesis},
  pages = {452-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183176},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183176},
  author = {Ashok K. Murugavel and N. Ranganathan}
}
@inproceedings{conf/vlsid/Das95,
  title = {EM simulation [ICs and MCMs]},
  pages = {264-267},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512121},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512121},
  author = {D. V. Das}
}
@inproceedings{conf/vlsid/BanerjeeSDC12,
  title = {Power Aware Post-Manufacture Tuning of MIMO Receiver Systems},
  pages = {143-148},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.61},
  crossref = {conf/vlsid/2012},
  author = {Debashis Banerjee and Shreyas Sen and Shyam Kumar Devarakond and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/WuLD92,
  title = {An Effective Timing-Driven Placement Algorithm For Macro Cells},
  pages = {31-36},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658017},
  crossref = {conf/vlsid/1992},
  author = {Ching-Ting Wu and Andrew Lim and David H. C. Du}
}
@inproceedings{conf/vlsid/SinghPB07,
  title = {VLSI Architecture for Matrix Inversion using Modified Gram-Schmidt based QR Decomposition},
  pages = {836-841},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.177},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.177},
  author = {Chitranjan K. Singh and Sushma Honnavara Prasad and Poras T. Balsara}
}
@inproceedings{conf/vlsid/Madhavan03,
  title = {India-Building the Tall, Thin VLSI Engineer},
  pages = {5},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183102},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183102},
  author = {Rajeev Madhavan}
}
@inproceedings{conf/vlsid/GopikrishnanPR14,
  title = {A Power Efficient Fully Differential Back Terminated Current-Mode HDMI Source},
  pages = {575-579},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.106},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.106},
  crossref = {conf/vlsid/2014},
  author = {R. Gopikrishnan and Vijaya Sankara Rao Pasupureddi and Govindarajulu Regeti}
}
@inproceedings{conf/vlsid/SikdarMCG01,
  title = {Design Of Multiple Attractor Gf (2p) Cellular AutomataFor Diagnosis Of Vlsi Circuits},
  pages = {454-459},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902699},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902699},
  author = {Biplab K. Sikdar and Purnabha Majumder and Parimal Pal Chaudhuri and Niloy Ganguly}
}
@inproceedings{conf/vlsid/SinghMMP09,
  title = {Single Ended Static Random Access Memory for Low-Vdd, High-Speed Embedded Systems},
  pages = {307-312},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.38},
  crossref = {conf/vlsid/2009},
  author = {Jawar Singh and Jimson Mathew and Saraju P. Mohanty and Dhiraj K. Pradhan}
}
@inproceedings{conf/vlsid/LahiriDR00,
  title = {Performance Analysis of Systems with Multi-Channel Communication Architectures},
  pages = {530-537},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812662},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812662},
  author = {Kanishka Lahiri and Sujit Dey and Anand Raghunathan}
}
@inproceedings{conf/vlsid/BhuniaMSSB00,
  title = {Topological Routing Amidst Polygonal Obstacles},
  pages = {274-279},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812621},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812621},
  author = {Swarup Bhunia and Subhashis Majumder and Ayan Sircar and Susmita Sur-Kolay and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/WangMG09,
  title = {SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems},
  pages = {547-552},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.66},
  crossref = {conf/vlsid/2009},
  author = {Weixun Wang and Prabhat Mishra and Ann Gordon-Ross}
}
@inproceedings{conf/vlsid/TangWRRTP05,
  title = {On Efficient X-Handling Using a Selective Compaction Scheme to Achieve High Test Response Compaction Ratios},
  pages = {59-64},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.127},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.127},
  author = {Huaxing Tang and Chen Wang and Janusz Rajski and Sudhakar M. Reddy and Jerzy Tyszer and Irith Pomeranz}
}
@inproceedings{conf/vlsid/StanRZ06,
  title = {Hybrid CMOS/Molecular Electronic Circuits},
  pages = {703-708},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.99},
  author = {Mircea R. Stan and Garrett S. Rose and Matthew M. Ziegler}
}
@inproceedings{conf/vlsid/KambleG97,
  title = {Energy-Efficiency of VLSI Caches: A Comparative Study},
  pages = {261-267},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568087},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568087},
  author = {Milind B. Kamble and Kanad Ghose}
}
@inproceedings{conf/vlsid/JainEVHBMK10,
  title = {A 90mW/GFlop 3.4GHz Reconfigurable Fused/Continuous Multiply-Accumulator for Floating-Point and Integer Operands in 65nm},
  pages = {252-257},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.59},
  crossref = {conf/vlsid/2010},
  author = {Shailendra Jain and Vasantha Erraguntla and Sriram R. Vangal and Yatin Hoskote and Nitin Borkar and Tulasi Mandepudi and V. P. Karthik}
}
@inproceedings{conf/vlsid/ZhangA15,
  title = {Diagnostic Tests for Pre-bond TSV Defects},
  pages = {387-392},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.71},
  crossref = {conf/vlsid/2015},
  author = {Bei Zhang and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/GanaiMGW07,
  title = {Synthesizing "Verification Aware" Models: Why and How?},
  pages = {50-56},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.151},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.151},
  author = {Malay K. Ganai and Akira Mukaiyama and Aarti Gupta and Kazutoshi Wakabayashi}
}
@inproceedings{conf/vlsid/UppuUSP14,
  title = {Better-than-Worst-Case Timing Design with Latch Buffers on Short Paths},
  pages = {133-138},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.30},
  crossref = {conf/vlsid/2014},
  author = {Ravi Kanth Uppu and Ravi Tej Uppu and Adit D. Singh and Ilia Polian}
}
@inproceedings{conf/vlsid/JoshiKWNC07,
  title = {A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology},
  pages = {665-672},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.182},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.182},
  author = {Rajiv V. Joshi and Keunwoo Kim and Richard Q. Williams and Edward J. Nowak and Ching-Te Chuang}
}
@inproceedings{conf/vlsid/MukhopadhyayCNS15,
  title = {Tutorial T7: Physically Unclonable Function: A Promising Security Primitive for Internet of Things},
  pages = {14-15},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.115},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.115},
  crossref = {conf/vlsid/2015},
  author = {Debdeep Mukhopadhyay and Rajat Subhra Chakraborty and Phuong Ha Nguyen and Durga Prasad Sahoo}
}
@inproceedings{conf/vlsid/ChandrasekarH11,
  title = {A Novel Learning Framework for State Space Exploration Based on Search State Extensibility Relation},
  pages = {64-69},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.57},
  crossref = {conf/vlsid/2011},
  author = {Maheshwar Chandrasekar and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/ChengLP02,
  title = {Software-Only Bus Encoding Techniques for an Embedded System},
  pages = {126-131},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994898},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994898},
  author = {Wei-Chung Cheng and Jian-Lin Liang and Massoud Pedram}
}
@inproceedings{conf/vlsid/ZachariahC99,
  title = {A Comparative Study of Pseudo Stuck-At and Leakage Fault Model},
  pages = {91-94},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745130},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745130},
  author = {Sujit T. Zachariah and Sreejit Chakravarty}
}
@inproceedings{conf/vlsid/KrishnaCB94,
  title = {Finite Element Analysis of SIGe npn HBT},
  pages = {319-322},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282711},
  author = {G. Hari Rama Krishna and Nirmal B. Chakrabarti and Swapna Banerjee}
}
@inproceedings{conf/vlsid/RajaramRPR10,
  title = {Inexact Decision Circuits: An Application to Hamming Weight Threshold Voting},
  pages = {158-163},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.76},
  crossref = {conf/vlsid/2010},
  author = {Bharghava Rajaram and Abinesh Ramachandran and Suresh Purini and Govindarajulu Regeti}
}
@inproceedings{conf/vlsid/PanigrahiDRLCR01,
  title = {Battery Life Estimation of Mobile Embedded Systems},
  pages = {57-63},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902640},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902640},
  author = {Debashis Panigrahi and Sujit Dey and Ramesh R. Rao and Kanishka Lahiri and Carla-Fabiana Chiasserini and Anand Raghunathan}
}
@inproceedings{conf/vlsid/RoyJU06,
  title = {A Methodology for Switching Activity Based IO Powerpad Optimisation},
  pages = {794-797},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.17},
  author = {Snehashis Roy and Sukumar Jairam and H. Udayakumar}
}
@inproceedings{conf/vlsid/GuptaSBM00,
  title = {Processor Evaluation in an Embedded Systems Design Environment},
  pages = {98-103},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812591},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812591},
  author = {T. Vinod Kumar Gupta and Purvesh Sharma and M. Balakrishnan and Sharad Malik}
}
@inproceedings{conf/vlsid/Singh14,
  title = {Analytical Modeling of 3D Stacked IC Yield from Wafer to Wafer Stacking with Radial Defect Clustering},
  pages = {26-31},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.12},
  crossref = {conf/vlsid/2014},
  author = {Eshan Singh}
}
@inproceedings{conf/vlsid/ShawCMSRC03,
  title = {A Pipeline Architecture for Encompression (Encryption + Compression) Technology},
  pages = {277-282},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183150},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183150},
  author = {Chandrama Shaw and Debashis Chatterji and Pradipta Maji and Subhayan Sen and B. N. Roy and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/Naidu15,
  title = {Geometric Programming Formulation for Gate Sizing with Pipelining Constraints},
  pages = {452-457},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.82},
  crossref = {conf/vlsid/2015},
  author = {Srinath R. Naidu}
}
@inproceedings{conf/vlsid/SadeghiEF06,
  title = {Using Level Restoring Method for Dual Supply Voltage},
  pages = {601-605},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.165},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.165},
  author = {K. Sadeghi and M. Emadi and F. Farbiz}
}
@inproceedings{conf/vlsid/PandeyB07,
  title = {Architecture for Variable-Length Combined FFT, DCT, and MWT Transform Hardware for a Multi-ModeWireless System},
  pages = {121-126},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.43},
  author = {Rohit Pandey and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/MedirattaSD04,
  title = {An Area-Efficient Router for the Data-Intensive Architecture (DIVA) System},
  pages = {863-868},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261039},
  author = {Sumit D. Mediratta and Jeff Sondeen and Jeffrey T. Draper}
}
@inproceedings{conf/vlsid/RajaAB03,
  title = {Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program},
  pages = {527-532},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183188},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183188},
  author = {Tezaswi Raja and Vishwani D. Agrawal and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/ShuklaKPLGJVS15,
  title = {Noninvasive Cuffless Blood Pressure Measurement by Vascular Transit Time},
  pages = {535-540},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.96},
  crossref = {conf/vlsid/2015},
  author = {Satya Narayan Shukla and Karan Kakwani and Amit Patra and Bipin Kumar Lahkar and Vivek Kumar Gupta and Alwar Jayakrishna and Puneet Vashisht and Induja Sreekanth}
}
@inproceedings{conf/vlsid/Kahng99,
  title = {Mini-Tutorial: IC Layout and Manufacturability: Critical Links and Design Flow Implications},
  pages = {100-105},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745132},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745132},
  author = {Andrew B. Kahng}
}
@inproceedings{conf/vlsid/VenkatramanB05,
  title = {Impact of Process Variations on Multi-Level Signaling for On-Chip Interconnects},
  pages = {362-367},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.108},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.108},
  author = {Vishak Venkatraman and Wayne Burleson}
}
@inproceedings{conf/vlsid/DevanathanBP15,
  title = {New Methods for Simulation Speed-up and Test Qualification with Analog Fault Simulation},
  pages = {363-368},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.67},
  crossref = {conf/vlsid/2015},
  author = {V. R. Devanathan and Lakshmanan Balasubramanian and Rubin A. Parekhji}
}
@inproceedings{conf/vlsid/SedghiKAFN08,
  title = {An NoC Test Strategy Based on Flooding with Power, Test Time and Coverage Considerations},
  pages = {409-414},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.111},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.111},
  crossref = {conf/vlsid/2008},
  author = {Mahshid Sedghi and Elnaz Koopahi and Armin Alaghi and Mahmood Fathy and Zainalabedin Navabi}
}
@inproceedings{conf/vlsid/MandalV96,
  title = {Design of high performance two stage CMOS cascode op-amps with stable biasing},
  pages = {234-237},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489491},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489491},
  author = {Pradip Mandal and V. Visvanathan}
}
@inproceedings{conf/vlsid/MerchantMMVMCSG15,
  title = {Micro-architectural Enhancements in Distributed Memory CGRAs for LU and QR Factorizations},
  pages = {153-158},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.31},
  crossref = {conf/vlsid/2015},
  author = {Farhad Merchant and Arka Maity and Mahesh Mahadurkar and Kapil Vatwani and Ishan Munje and Madhava Krishna C and Nalesh Sivanandan and Nandhini Gopalan and Soumyendu Raha and S. K. Nandy and Ranjani Narayan}
}
@inproceedings{conf/vlsid/Garimell08,
  title = {Highly Linear Wide Dynamic Swing CMOS Transconductance Multiplier Using Source-Degeneration V-I Converters},
  pages = {300-304},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.91},
  crossref = {conf/vlsid/2008},
  author = {Sri Raga Sudha Garimell}
}
@inproceedings{conf/vlsid/RajanSS97,
  title = {Industrial Strength Formal Verification Techniques for Hardware Designs},
  pages = {208-212},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568077},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568077},
  author = {S. P. Rajan and Natarajan Shankar and Mandayam K. Srivas}
}
@inproceedings{conf/vlsid/FarbizFES04,
  title = {Sizing Consideration for Leakage Control Transistor},
  pages = {639-641},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260992},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260992},
  author = {F. Farbiz and M. Farazian and M. Emadi and K. Sadeghi}
}
@inproceedings{conf/vlsid/LacovaraV06,
  title = {Design of Embedded Systems with Novel Applications},
  pages = {21-22},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.66},
  author = {Robert C. Lacovara and Dhadesugoor R. Vaman}
}
@inproceedings{conf/vlsid/AsciaC98,
  title = {A Framework for a Parallel Architecture Dedicated to Soft Computing},
  pages = {318-321},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646625},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646625},
  author = {Giuseppe Ascia and Vincenzo Catania}
}
@inproceedings{conf/vlsid/KishorePPSV95,
  title = {A new methodology for the design of low-cost fail safe circuits and networks},
  pages = {355-358},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512138},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512138},
  author = {B. Ravi Kishore and Rubin A. Parekhji and Sandeep Pagey and Sunil D. Sherlekar and G. Venkatesh}
}
@inproceedings{conf/vlsid/AroraCPK10,
  title = {Instruction Selection in ASIP Synthesis Using Functional Matching},
  pages = {146-151},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.68},
  crossref = {conf/vlsid/2010},
  author = {Nidhi Arora and Kiran Chandramohan and Nagaraju Pothineni and Anshul Kumar}
}
@inproceedings{conf/vlsid/DuttaB11,
  title = {Low Offset, Low Noise, Variable Gain Interfacing Circuit with a Novel Scheme for Sensor Sensitivity and Offset Compensation for MEMS Based, Wheatstone Bridge Type, Resistive Smart Sensor},
  pages = {322-327},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.39},
  crossref = {conf/vlsid/2011},
  author = {Anupam Dutta and T. K. Bhattacharyya}
}
@inproceedings{conf/vlsid/MehendaleP95,
  title = {AATMA: an algorithm for technology mapping for antifuse-based FPGAs},
  pages = {69-74},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512080},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512080},
  author = {Mahesh Mehendale and M. K. Ram Prasad}
}
@inproceedings{conf/vlsid/PaikRS93,
  title = {Heuristics for the Placement of Flip-Flops in Partial Scan Designs and the Placement of Signal Boosters in Lossy Circuits},
  pages = {45-50},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669636},
  author = {Doowon Paik and Sudhakar M. Reddy and Sartaj Sahni}
}
@inproceedings{conf/vlsid/ChaddhaV96,
  title = {A low power video encoder with power, memory and bandwidth scalability},
  pages = {358-363},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489635},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489635},
  author = {Navin Chaddha and Mohan Vishwanath}
}
@inproceedings{conf/vlsid/MurotiyaG15,
  title = {Design of High Speed Ternary Full Adder and Three-Input XOR Circuits Using CNTFETs},
  pages = {292-297},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.56},
  crossref = {conf/vlsid/2015},
  author = {Sneh Lata Murotiya and Anu Gupta}
}
@inproceedings{conf/vlsid/WadekarPR98,
  title = {Freedom: Statistical Behavioral Estimation of System Energy and Power},
  pages = {30-36},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646574},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646574},
  author = {Suhrid A. Wadekar and Alice C. Parker and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/BiswasSJ96,
  title = {Cubical CAMP for minimization of Boolean functions},
  pages = {264-269},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489608},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489608},
  author = {Nripendra N. Biswas and C. Srikanth and James Jacob}
}
@inproceedings{conf/vlsid/VenkataramanT12,
  title = {Tutorial T3: DFM, DFT, Silicon Debug and Diagnosis - The Loop to Ensure Product Yield},
  pages = {16-17},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.30},
  crossref = {conf/vlsid/2012},
  author = {Srikanth Venkataraman and Nagesh Tamarapalli}
}
@inproceedings{conf/vlsid/AtienzaS12,
  title = {Tutorial T7A: New Modeling Methodologies for Thermal Analysis of 3D ICs and Advanced Cooling Technologies of the Future},
  pages = {25-26},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.34},
  crossref = {conf/vlsid/2012},
  author = {David Atienza and Arvind Sridhar}
}
@inproceedings{conf/vlsid/DabholkarC98,
  title = {Computing Stress Tests for Gate Oxide Shorts},
  pages = {378-391},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646637},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646637},
  author = {Vinay Dabholkar and Sreejit Chakravarty}
}
@inproceedings{conf/vlsid/JayalakshmiVKRK95,
  title = {A highly testable ASIC for telephone signaling},
  pages = {183-},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512101},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512101},
  author = {P. Jayalakshmi and S. Vidya and S. Krishnakumar and K. Ravisankar and P. Kumar}
}
@inproceedings{conf/vlsid/Drechsler97,
  title = {Pseudo Kronecker Expressions for Symmetric Functions},
  pages = {511-513},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568188},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568188},
  author = {Rolf Drechsler}
}
@inproceedings{conf/vlsid/SainiTMBSS04,
  title = {Design of an Application Specific Instruction Set Processor for Parametric Speech Synthesis},
  pages = {773-775},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261025},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261025},
  author = {Ravi Saini and Pramod Tanwar and A. S. Mandal and S. C. Bose and Raj Singh and Chandra Shekhar}
}
@inproceedings{conf/vlsid/MukherjeeSPMGS97,
  title = {A 2.5 V 10 bit SAR ADC},
  pages = {525-526},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568196},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568196},
  author = {Subhashish Mukherjee and C. Srinivasan and Vivek Pawar and Sumeet Mathur and Kiran Godbole and Eric Soenen}
}
@inproceedings{conf/vlsid/ZhangKRJ13,
  title = {Energy-efficient and Secure Sensor Data Transmission Using Encompression},
  pages = {31-36},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.158},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.158},
  crossref = {conf/vlsid/2013},
  author = {Meng Zhang and Mehran Mozaffari Kermani and Anand Raghunathan and Niraj K. Jha}
}
@inproceedings{conf/vlsid/ApostolacosLMVTK09,
  title = {Design, Implementation and Validation of an Open Source IP-PBX/VoIP Gateway SoC},
  pages = {261-266},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.47},
  crossref = {conf/vlsid/2009},
  author = {Spyros Apostolacos and George Lykakis and Apostolos Meliones and Vassilis Vlagoulis and Emmanuel Touloupis and George E. Konstantoulakis}
}
@inproceedings{conf/vlsid/RaghuramanWT05,
  title = {A Novel Approach to Minimizing Reconfiguration Cost for LUT-Based FPGAs},
  pages = {673-676},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.25},
  author = {Krishna Prasad Raghuraman and Haibo Wang and Spyros Tragoudas}
}
@inproceedings{conf/vlsid/NagendraOI96,
  title = {Design tradeoffs in high speed multipliers and FIR filters},
  pages = {29-32},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489449},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489449},
  author = {Chetana Nagendra and Robert Michael Owens and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/KranthiSK15,
  title = {Recessed MOSFET in 28 nm FDSOI for Better Breakdown Characteristics},
  pages = {282-285},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.54},
  crossref = {conf/vlsid/2015},
  author = {N. K. Kranthi and Radhakrishnan Sithanandam and Rama Komaragiri}
}
@inproceedings{conf/vlsid/KamdarGJM01,
  title = {IBM's Blue Logic Design Methodology-Circuits and Physical Design},
  pages = {11-12},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2001.10013},
  author = {Ruchira Kamdar and Seetharam Gundurao and Rajiv V. Joshi and N. S. Murty}
}
@inproceedings{conf/vlsid/SinghB14,
  title = {Output Impedance as Figure of Merit to Predict Transient Performance for Embedded Linear Voltage Regulators},
  pages = {516-521},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.96},
  crossref = {conf/vlsid/2014},
  author = {Saurabh Kumar Singh and Nitin Bansal}
}
@inproceedings{conf/vlsid/KhocheSV92,
  title = {A Behavioral Fault Simulator For Ideal},
  pages = {137-143},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658035},
  crossref = {conf/vlsid/1992},
  author = {Ajay Khoche and Sunil D. Sherlekar and G. Venkatesh}
}
@inproceedings{conf/vlsid/LakshmananTK07,
  title = {Towards Generic On-the-Fly Reconfigurable Sensor Electronics for Embedded System- First Measurement Results of Reconfigurable Folded},
  pages = {379-384},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.159},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.159},
  author = {Senthil Kumar Lakshmanan and Peter Tawdross and Andreas König}
}
@inproceedings{conf/vlsid/SahuGLSC10,
  title = {An L-band Fractional-N Synthesizer with Noise-Less Active Capacitor Scaling},
  pages = {241-245},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.12},
  crossref = {conf/vlsid/2010},
  author = {Debapriya Sahu and Saravana Ganeshan and Ashish Lachhwani and Rittu Sachdev and B. G. Chandrashekar}
}
@inproceedings{conf/vlsid/SonKJLOP13,
  title = {A Fully Integrated CMOS Class-E Power Amplifier for Reconfigurable Transmitters with WCDMA/WiMAX Applications},
  pages = {169-172},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.183},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.183},
  crossref = {conf/vlsid/2013},
  author = {Hyuksu Son and Woo Young Kim and Joo Young Jang and Hae Jin Lee and Inn Yeal Oh and Chul Soon Park}
}
@inproceedings{conf/vlsid/WangNKB12,
  title = {SCARE: Side-Channel Analysis Based Reverse Engineering for Post-Silicon Validation},
  pages = {304-309},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.88},
  crossref = {conf/vlsid/2012},
  author = {Xinmu Wang and Seetharam Narasimhan and Aswin Raghav Krishna and Swarup Bhunia}
}
@inproceedings{conf/vlsid/KrishnanK09,
  title = {Simultaneous Peak Temperature and Average Power Minimization during Behavioral Synthesis},
  pages = {419-424},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.78},
  crossref = {conf/vlsid/2009},
  author = {Vyas Krishnan and Srinivas Katkoori}
}
@inproceedings{conf/vlsid/KhanATE06,
  title = {Area and Power Efficient VLSI Architecture for Computing Pseudo Inverse of Channel Matrix in a MIMO Wireless System},
  pages = {734-737},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.49},
  author = {Zahid Khan and Tughrul Arslan and John S. Thompson and Ahmet T. Erdogan}
}
@inproceedings{conf/vlsid/SubrahmanyaMKM04,
  title = {A Bus Encoding Technique for Power and Cross-talk Minimization},
  pages = {443-448},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260962},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260962},
  author = {P. Subrahmanya and R. Manimegalai and V. Kamakoti and Madhu Mutyam}
}
@inproceedings{conf/vlsid/NairH99,
  title = {Compact, Ultra Low Power, Programmable Continuous-Time Filter Banks for Feedback Cancellation in Hearing Aid},
  pages = {55-60},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745124},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745124},
  author = {Kavita Nair and Ramesh Harjani}
}
@inproceedings{conf/vlsid/GhasemiN05,
  title = {An Effective VHDL-AMS Simulation Algorithm with Event Partitioning},
  pages = {762-767},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.48},
  author = {Hamid Reza Ghasemi and Zainalabedin Navabi}
}
@inproceedings{conf/vlsid/MohammadSY00,
  title = {Testing Flash Memories},
  pages = {406-411},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812641},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812641},
  author = {Mohammad Gh. Mohammad and Kewal K. Saluja and Alex S. Yap}
}
@inproceedings{conf/vlsid/BericSPMHP04,
  title = {A 27 mW 1.1 mm2 Motion Estimator for Picture-Rate Up-converter},
  pages = {1083-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261073},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261073},
  author = {Aleksandar Beric and Ramanathan Sethuraman and Harm Peters and Jef L. van Meerbergen and Gerard de Haan and Carlos A. Alba Pinto}
}
@inproceedings{conf/vlsid/DasguptaA15,
  title = {Tutorial T6: FinFET Device Circuit Co-design: Issues and Challenges},
  pages = {12-13},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.114},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.114},
  crossref = {conf/vlsid/2015},
  author = {Sudeb Dasgupta and Bulusu Anand}
}
@inproceedings{conf/vlsid/YashwanteJ02,
  title = {IEEE 1394a_2000 Physical Layer ASIC},
  pages = {795-800},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.995030},
  author = {Ranjit Yashwante and Bhalchandra Jahagirdar}
}
@inproceedings{conf/vlsid/Rajendran13,
  title = {Embedded tutorial - Can silicon machines match the efficiency of the human brain?},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.151},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.151},
  crossref = {conf/vlsid/2013},
  author = {Bipin Rajendran}
}
@inproceedings{conf/vlsid/GarimellaSKMN03,
  title = {VLSI Implementation of Online Digital Watermarking Technique with Difference Encoding for 8-Bit Gray Scale Images},
  pages = {283-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183151},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183151},
  author = {Annajirao Garimella and M. V. V. Satyanarayana and R. Satish Kumar and P. S. Murugesh and U. C. Niranjan}
}
@inproceedings{conf/vlsid/SarkarRM10,
  title = {A Non Quasi-static Small Signal Model for Long Channel Symmetric DG MOSFET},
  pages = {21-26},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.28},
  crossref = {conf/vlsid/2010},
  author = {Sudipta Sarkar and Ananda S. Roy and Santanu Mahapatra}
}
@inproceedings{conf/vlsid/Qureshi13,
  title = {Embedded tutorial - Emerging memory technologies: What it means for computer system designers},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.152},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.152},
  crossref = {conf/vlsid/2013},
  author = {Moinuddin K. Qureshi}
}
@inproceedings{conf/vlsid/KhanAE05,
  title = {A Novel Bus Encoding Scheme from Energy and Crosstalk Efficiency Perspective for AMBA Based Generic SoC Systems},
  pages = {751-756},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.26},
  author = {Zahid Khan and Tughrul Arslan and Ahmet T. Erdogan}
}
@inproceedings{conf/vlsid/Horowitz07,
  title = {Scaling, Power and the Future of CMOS},
  pages = {23},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.140},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.140},
  author = {Mark Horowitz}
}
@inproceedings{conf/vlsid/AlamGCS08,
  title = {Single Chip Encryptor/Decryptor Core Implementation of AES Algorithm},
  pages = {693-698},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.82},
  crossref = {conf/vlsid/2008},
  author = {Monjur Alam and Santosh Ghosh and Dipanwita Roy Chowdhury and Indranil Sengupta}
}
@inproceedings{conf/vlsid/ChoiPR02,
  title = {Dynamic Noise Analysis with Capacitive and Inductive Coupling},
  pages = {65-70},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994887},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994887},
  author = {Seung Hoon Choi and Bipul Chandra Paul and Kaushik Roy}
}
@inproceedings{conf/vlsid/SharmaH01,
  title = {Combination of Structural and State Analysis for Partial Scan},
  pages = {134-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902652},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902652},
  author = {Sameer Sharma and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/GuptaA00,
  title = {Fast Error Diagnosis for Combinational Verification},
  pages = {442-448},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812647},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812647},
  author = {Aarti Gupta and Pranav Ashar}
}
@inproceedings{conf/vlsid/BhojwaniM03,
  title = {Interfacing Cores with On-chip Packet-Switched Networks},
  pages = {382-387},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183166},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183166},
  author = {Praveen Bhojwani and Rabi N. Mahapatra}
}
@inproceedings{conf/vlsid/WangPB12,
  title = {Width-Aware Fine-Grained Dynamic Supply Gating: A Design Methodology for Low-Power Datapath and Memory},
  pages = {340-345},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.94},
  crossref = {conf/vlsid/2012},
  author = {Lei Wang and Somnath Paul and Swarup Bhunia}
}
@inproceedings{conf/vlsid/PomeranzR04,
  title = {On Interconnecting Circuits with Multiple Scan Chains for Improved Test Data Compression},
  pages = {741-744},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261016},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261016},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/GunnamCY07,
  title = {A Parallel VLSI Architecture for Layered Decoding for Array LDPC Codes},
  pages = {738-743},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.19},
  author = {Kiran K. Gunnam and Gwan S. Choi and Mark B. Yeary}
}
@inproceedings{conf/vlsid/HoskoteMAF94,
  title = {Verification of Circuits Described in VHDL through Extraction of Design Intent},
  pages = {417-420},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282730},
  author = {Yatin Vasant Hoskote and John Moondanos and Jacob A. Abraham and Donald S. Fussell}
}
@inproceedings{conf/vlsid/JungP08,
  title = {Continuous Frequency Adjustment Technique Based on Dynamic Workload Prediction},
  pages = {249-254},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.98},
  crossref = {conf/vlsid/2008},
  author = {Hwisung Jung and Massoud Pedram}
}
@inproceedings{conf/vlsid/PatraPK07,
  title = {On-chip implementation of a multi-output voltage regulator based on single inductor Buck Converter topology},
  pages = {935-940},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.119},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.119},
  author = {Pradipta Patra and Amit Patra and Debaprasad Kastha}
}
@inproceedings{conf/vlsid/SarkarB94,
  title = {An Object Oriented Environment for Modeling and Synthesis of Hardware Circuits},
  pages = {407-412},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282728},
  author = {Santonu Sarkar and Anupam Basu}
}
@inproceedings{conf/vlsid/SalihundamKJHYKEVB12,
  title = {A Reconfigurable On-die Traffic Generator in 45nm CMOS for a 48 iA-32 Core Network-on-Chip},
  pages = {292-297},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.86},
  crossref = {conf/vlsid/2012},
  author = {Praveen Salihundam and Mohammed Asadullah Khan and Shailendra Jain and Yatin Hoskote and Satish Yada and Shasi Kumar and Vasantha Erraguntla and Sriram R. Vangal and Nitin Borkar}
}
@inproceedings{conf/vlsid/Chakraverty04,
  title = {Cosynthesis of multiprocessor architectures with high availability},
  pages = {927-932},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261050},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261050},
  author = {S. Chakraverty}
}
@inproceedings{conf/vlsid/JiangTIS02,
  title = {Topological Analysis for Leakage Prediction of Digital Circuits},
  pages = {39-44},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994882},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994882},
  author = {Wenjie Jiang and Vivek Tiwari and Erik de la Iglesia and Amit Sinha}
}
@inproceedings{conf/vlsid/Chattopadhyay14,
  title = {Tutorial T7A: Techniques for Network-on-Chip (NoC) Design and Test},
  pages = {16-17},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.123},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.123},
  crossref = {conf/vlsid/2014},
  author = {Santanu Chattopadhyay}
}
@inproceedings{conf/vlsid/X06g,
  title = {VLSI Design 2006 Conference Awards},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.168},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.168},
  author = {}
}
@inproceedings{conf/vlsid/NarayanR99,
  title = {Analyzing Forced Oscillators with Multiple Time Scales},
  pages = {621-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745274},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745274},
  author = {Onuttom Narayan and Jaijeet S. Roychowdhury}
}
@inproceedings{conf/vlsid/NandiBC94,
  title = {A CAD Tool for Design of On-Chip Store & Generate Scheme},
  pages = {169-174},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282678},
  author = {S. Nandi and Vamsi Boppana and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/MehendaleRSV98,
  title = {Coefficient Transformations for Area-Efficient Implementation of Multiplier-less FIR Filters},
  pages = {110-115},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646587},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646587},
  author = {Mahesh Mehendale and Somdipta Basu Roy and Sunil D. Sherlekar and G. Venkatesh}
}
@inproceedings{conf/vlsid/ChakrabortyDRDB99,
  title = {Synthesis of Symmetric Functions for Path-Delay Fault Testability},
  pages = {512-517},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745206},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745206},
  author = {Susanta Chakraborty and Sandip Das and Debesh K. Das and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/LekatsasHJC06,
  title = {Using Shiftable Content Addressable Memories to Double Memory Capacity on Embedded Systems},
  pages = {639-644},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.166},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.166},
  author = {Haris Lekatsas and Jörg Henkel and Venkata Jakkula and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/AggarwalK13,
  title = {Efficient Window-Architecture Design Using Completely Scaling-Free CORDIC Pipeline},
  pages = {60-65},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.163},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.163},
  crossref = {conf/vlsid/2013},
  author = {Supriya Aggarwal and Kavita Khare}
}
@inproceedings{conf/vlsid/Kantipudi06,
  title = {On the Size and Generation of Minimal N-Detection Tests},
  pages = {425-430},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.125},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.125},
  author = {Kalyana R. Kantipudi}
}
@inproceedings{conf/vlsid/VishweshwaraVUA09,
  title = {An Approach to Measure the Performance Impact of Dynamic Voltage Fluctuations Using Static Timing Analysis},
  pages = {519-524},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.45},
  crossref = {conf/vlsid/2009},
  author = {Ramamurthy Vishweshwara and Ramakrishnan Venkatraman and H. Udayakumar and N. V. Arvind}
}
@inproceedings{conf/vlsid/DasguptaCS00,
  title = {An ASIC for Cellular Automata Based Message Authentication},
  pages = {538-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812663},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812663},
  author = {Prabir Dasgupta and Santanu Chattopadhyay and Indranil Sengupta}
}
@inproceedings{conf/vlsid/JanakiMRS92,
  title = {An Efficient Method For Characterization Of ASIC Compilers},
  pages = {356-357},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658085},
  crossref = {conf/vlsid/1992},
  author = {S. S. Janaki and C. Sudha Madhuri and T. S. Raghuram and Soumitra De Sirkar}
}
@inproceedings{conf/vlsid/KumarMPR03,
  title = {Application of Look-up Table Approach to High-K Gate Dielectric MOS Transistor circuits},
  pages = {128-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183126},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183126},
  author = {D. Vinay Kumar and Nihar R. Mohapatra and Mahesh B. Patil and V. Ramgopal Rao}
}
@inproceedings{conf/vlsid/ArjomandS10,
  title = {Voltage-Frequency Planning for Thermal-Aware, Low-Power Design of Regular 3-D NoCs},
  pages = {57-62},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.56},
  crossref = {conf/vlsid/2010},
  author = {Mohammad Arjomand and Hamid Sarbazi-Azad}
}
@proceedings{conf/vlsid/1995,
  title = {8th International Conference on VLSI Design (VLSI Design 1995), 4-7 January 1995, New Delhi, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {1995},
  isbn = {0-8186-6905-5},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=3858},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1995/6905/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/DickJ00,
  title = {COWLS: Hardware-Software Co-Synthesis of Distributed Wireless Low-Power Embedded Client-Server Systems},
  pages = {114-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812594},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812594},
  author = {Robert P. Dick and Niraj K. Jha}
}
@inproceedings{conf/vlsid/GarimellaSF12a,
  title = {Pole-Zero Analysis of Low-Dropout (LDO) Regulators: A Tutorial Overview},
  pages = {131-136},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.59},
  crossref = {conf/vlsid/2012},
  author = {Annajirao Garimella and Punith R. Surkanti and Paul M. Furth}
}
@inproceedings{conf/vlsid/ShenoyBCK01,
  title = {Efficient Synthesis of Array Intensive Computations onto FPGA Based Accelerators},
  pages = {305-310},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902677},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902677},
  author = {U. Nagaraj Shenoy and Prithviraj Banerjee and Alok N. Choudhary and Mahmut T. Kandemir}
}
@inproceedings{conf/vlsid/MaityRM05,
  title = {On-Chip Voltage Regulator with Improved Transient Response},
  pages = {522-527},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.130},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.130},
  author = {Ashis Maity and R. G. Raghavendra and Pradip Mandal}
}
@inproceedings{conf/vlsid/RavikumarGJ98,
  title = {Synthesis of Testable RTL Designs},
  pages = {187-192},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646600},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646600},
  author = {C. P. Ravikumar and Sumit Gupta and Akshay Jajoo}
}
@inproceedings{conf/vlsid/GopalB14,
  title = {Trimless, PVT Insensitive Voltage Reference Using Compensation of Beta and Thermal Voltage},
  pages = {528-533},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.98},
  crossref = {conf/vlsid/2014},
  author = {Hande Vinayak Gopal and Maryam Shojaei Baghini}
}
@inproceedings{conf/vlsid/BoppanaVB08,
  title = {Implementing the Best Processor Cores},
  pages = {17-18},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.137},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.137},
  crossref = {conf/vlsid/2008},
  author = {Vamsi Boppana and Rahoul Varma and S. Balajee}
}
@inproceedings{conf/vlsid/PatelK10,
  title = {Exploring Use of NoC for Reconfigurable Video Coding},
  pages = {134-139},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.80},
  crossref = {conf/vlsid/2010},
  author = {Alpesh Patel and Hemangee K. Kapoor}
}
@inproceedings{conf/vlsid/KarSM14,
  title = {Global Routing Using Monotone Staircases with Minimal Bends},
  pages = {369-374},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.70},
  crossref = {conf/vlsid/2014},
  author = {Bapi Kar and Susmita Sur-Kolay and Chittaranjan A. Mandal}
}
@inproceedings{conf/vlsid/TangRM14,
  title = {Inserting Placeholder Slack to Improve Run-Time Scheduling of Non-preemptible Real-Time Tasks in Heterogeneous Systems},
  pages = {168-173},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.36},
  crossref = {conf/vlsid/2014},
  author = {Hsiang-Kuo Tang and Parmesh Ramanathan and Katherine Morrow}
}
@inproceedings{conf/vlsid/GhoshNP94,
  title = {TWTXBB: A Low Latency, High Throughput Multiplier Architecture Using a New 4 --> 2 Compressor},
  pages = {77-82},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282660},
  author = {Debabrata Ghosh and S. K. Nandy and K. Parthasarathy}
}
@inproceedings{conf/vlsid/SamelGBM96,
  title = {Designing Systems On Silicon: A Digital Spread Spectrum Pager},
  pages = {311-312},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489617},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489617},
  author = {S. Samel and Bert Gyselinckx and Ivo Bolsens and Hugo De Man}
}
@inproceedings{conf/vlsid/PasrichaPKD08,
  title = {Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures},
  pages = {363-370},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.14},
  crossref = {conf/vlsid/2008},
  author = {Sudeep Pasricha and Young-Hwan Park and Fadi J. Kurdahi and Nikil Dutt}
}
@inproceedings{conf/vlsid/LahiriT13,
  title = {A 140µA 34ppm/°C 30MHz Clock Oscillator in 28nm CMOS Bulk Process},
  pages = {173-178},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.184},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.184},
  crossref = {conf/vlsid/2013},
  author = {Abhirup Lahiri and Anurag Tiwari}
}
@inproceedings{conf/vlsid/AhmedBKRS15,
  title = {Thermal Extension of the Total Bandwidth Server},
  pages = {47-52},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.13},
  crossref = {conf/vlsid/2015},
  author = {Rehan Ahmed and Ayoosh Bansal and Bhuvana Kakunoori and Parameswaran Ramanathan and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/KathailAGC07,
  title = {Tutorial T8A: Automated Application Engine Synthesis from C Algorithms},
  pages = {12},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.173},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.173},
  author = {Vinod Kathail and Shail Aditya and Craig Gleason and Nagesh Chatekar}
}
@inproceedings{conf/vlsid/VariyamHC99,
  title = {Diagnostic Test Pattern Generation for Analog Circuits Using Hierarchical Models},
  pages = {518-523},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1999.10000},
  author = {Sudip Chakrabarti and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/SchliebuschHNBM02,
  title = {Architecture Implementation Using the Machine Description Language LISA},
  pages = {239-244},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994928},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994928},
  author = {Oliver Schliebusch and Andreas Hoffmann and Achim Nohl and Gunnar Braun and Heinrich Meyr}
}
@inproceedings{conf/vlsid/BericSMH05,
  title = {Memory-Centric Motion Estimator},
  pages = {816-819},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.117},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.117},
  author = {Aleksandar Beric and Ramanathan Sethuraman and Jef L. van Meerbergen and Gerard de Haan}
}
@inproceedings{conf/vlsid/JengC93,
  title = {Rate-Optimal DSP Synthesis by Pipeline and Minimum Undolding},
  pages = {148-153},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669668},
  author = {Lih-Gwo Jeng and Liang-Gee Chen}
}
@inproceedings{conf/vlsid/PomeranzR00,
  title = {On Synchronizing Sequences and Unspecified Values in Output Responses of Synchronous Sequential Circuits},
  pages = {392-397},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812639},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812639},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/TiwariMWL96,
  title = {Instruction Level Power Analysis and Optimization of Software},
  pages = {326-328},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489624},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489624},
  author = {Vivek Tiwari and Sharad Malik and Andrew Wolfe and Mike Tien-Chien Lee}
}
@inproceedings{conf/vlsid/BaranwalSSRD15,
  title = {Reliability Enhancement of SoCs Based on Dynamic Memory Access Profiling in Conjunction with PVT Monitoring},
  pages = {541-546},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.97},
  crossref = {conf/vlsid/2015},
  author = {Deepak Baranwal and Digvijay Singh and Khanusiya Soyeb and Sidhartha Sankar Rout and Sujay Deb}
}
@inproceedings{conf/vlsid/LuPRR12,
  title = {Low-Overhead Maximum Power Point Tracking for Micro-Scale Solar Energy Harvesting Systems},
  pages = {215-220},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.73},
  crossref = {conf/vlsid/2012},
  author = {Chao Lu and Sang Phill Park and Vijay Raghunathan and Kaushik Roy}
}
@inproceedings{conf/vlsid/AsciaCP02,
  title = {A Framework for Design Space Exploration of Parameterized VLSI Systems},
  pages = {245-250},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994930},
  author = {Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi}
}
@inproceedings{conf/vlsid/Srinivas04,
  title = {Building Giga-Transistor [Enterprise] Microprocessors},
  pages = {801-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261030},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261030},
  author = {Raman Srinivas}
}
@inproceedings{conf/vlsid/WuR99,
  title = {A Diagnostic Fault Simulator for Fast Diagnosis of Bridge Faults},
  pages = {498-505},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745204},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745204},
  author = {Jue Wu and Elizabeth M. Rudnick}
}
@inproceedings{conf/vlsid/Sinanoglu12,
  title = {Eliminating Performance Penalty of Scan},
  pages = {346-351},
  year = {2012},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.95},
  crossref = {conf/vlsid/2012},
  author = {Ozgur Sinanoglu}
}
@inproceedings{conf/vlsid/SanthanakrishnanT09,
  title = {EDA Made-in-India: Fact or Fiction?},
  pages = {18},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.108},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.108},
  crossref = {conf/vlsid/2009},
  author = {Raman Santhanakrishnan and Yatin Trivedi}
}
@inproceedings{conf/vlsid/BhatiaJ93,
  title = {Synthesis of Sequential Circuits for Robust Path Delay Fault Testability},
  pages = {275-280},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669696},
  author = {Sandeep Bhatia and Niraj K. Jha}
}
@inproceedings{conf/vlsid/SatyanarayanaCS04,
  title = {Low Power Combinational Circuit Synthesis targeting Multiplexer based FPGAs},
  pages = {79-84},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260906},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260906},
  author = {D. Satyanarayana and Santanu Chattopadhyay and Jakki Sasidhar}
}
@inproceedings{conf/vlsid/BeckerK93,
  title = {FAST-SC: Fast Fault Simulation in Synchronous Sequential Circuits},
  pages = {128-131},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669662},
  author = {Bernd Becker and Rolf Krieger}
}
@inproceedings{conf/vlsid/0002G15,
  title = {Scaling the UVM_REG Model towards Automation and Simplicity of Use},
  pages = {164-169},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.33},
  crossref = {conf/vlsid/2015},
  author = {Abhishek Jain 0002 and Richa Gupta}
}
@inproceedings{conf/vlsid/CherngC03,
  title = {An Efficient Multi-Level Partitioning Algorithm for VLSI Circuits},
  pages = {70-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183117},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183117},
  author = {Jong-Sheng Cherng and Sao-Jie Chen}
}
@inproceedings{conf/vlsid/KolsonDN94,
  title = {Ultra Fine-Grain Template-Driven Synthesis},
  pages = {25-28},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282651},
  author = {David J. Kolson and Nikil D. Dutt and Alexandru Nicolau}
}
@inproceedings{conf/vlsid/NayakWM05,
  title = {System in a Package Design of a RF Front End System Using Application Specific Reduced Order Models},
  pages = {878-881},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.159},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.159},
  author = {Ghanshyam Nayak and Clyde Washburn and P. R. Mukund}
}
@inproceedings{conf/vlsid/MinXHJ04,
  title = {Partial Tag Comparison: A New Technology for Power-Efficient Set-Associative Cache Designs},
  pages = {183-188},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260922},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260922},
  author = {Rui Min and Zhiyong Xu and Yiming Hu and Wen-Ben Jone}
}
@inproceedings{conf/vlsid/ChakrabortyB11,
  title = {Development of a Micro-mechanical Logic Inverter for Low Frequency MEMS Sensor Interfacing},
  pages = {201-207},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.26},
  crossref = {conf/vlsid/2011},
  author = {Subha Chakraborty and T. K. Bhattacharyya}
}
@inproceedings{conf/vlsid/MeixnerN14,
  title = {Statistical Modeling of Glitching Effects in Estimation of Dynamic Power Consumption},
  pages = {415-420},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.78},
  crossref = {conf/vlsid/2014},
  author = {Michael Meixner and Tobias G. Noll}
}
@inproceedings{conf/vlsid/GuC08,
  title = {Power Management of Interactive 3D Games Using Frame Structures},
  pages = {679-684},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.102},
  crossref = {conf/vlsid/2008},
  author = {Yan Gu 0003 and Samarjit Chakraborty}
}
@inproceedings{conf/vlsid/BalakrishnanC96,
  title = {Sequential Circuits with combinational Test Generation Complexity},
  pages = {111-117},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489468},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489468},
  author = {Arun Balakrishnan and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/KodakaraMDSL07,
  title = {Model Based Test Generation for Microprocessor Architecture Validation},
  pages = {465-472},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.108},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.108},
  author = {Sreekumar V. Kodakara and Deepak Mathaikutty and Ajit Dingankar and Sandeep K. Shukla and David J. Lilja}
}
@inproceedings{conf/vlsid/DasHJN95,
  title = {An improved output compaction technique for built-in self-test in VLSI circuits},
  pages = {403-407},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512147},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512147},
  author = {Sunil R. Das and H. T. Ho and Wen-Ben Jone and Amiya R. Nayak}
}
@inproceedings{conf/vlsid/AhnS94,
  title = {Flipping Modules to Improve Circuit Performance and Routability},
  pages = {127-132},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282670},
  author = {Keumog Ahn and Sartaj Sahni}
}
@inproceedings{conf/vlsid/ReddyM06,
  title = {Accurate Substrate Noise Analysis Based on Library Module Characterization},
  pages = {355-362},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.30},
  author = {Subodh M. Reddy and Rajeev Murgai}
}
@inproceedings{conf/vlsid/GanesanV01,
  title = {Library Binding for High-Level Synthesis of Analog Systems},
  pages = {261-268},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902671},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902671},
  author = {Sree Ganesan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/NarasimhamurthyP11,
  title = {Performance Comparison of Thin-Film Transistors Fabricated Using Different Purity Semiconducting Nanotubes},
  pages = {208-213},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.59},
  crossref = {conf/vlsid/2011},
  author = {K. C. Narasimhamurthy and Roy P. Paily}
}
@inproceedings{conf/vlsid/DangPMF15,
  title = {Mode-Division-Multiplexed Photonic Router for High Performance Network-on-Chip},
  pages = {111-116},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.24},
  crossref = {conf/vlsid/2015},
  author = {Dharanidhar Dang and Biplab Patra and Rabi N. Mahapatra and Martin Fiers}
}
@inproceedings{conf/vlsid/KhareHd00,
  title = {Cost Trade-Offs in System On Chip Designs},
  pages = {178-184},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812606},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812606},
  author = {Jitendra Khare and Hans T. Heineken and M. d'Abreu}
}
@inproceedings{conf/vlsid/RichardsonNPVXDD06,
  title = {A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks},
  pages = {657-664},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.10},
  author = {Thomas D. Richardson and Chrysostomos Nicopoulos and Dongkook Park and Narayanan Vijaykrishnan and Yuan Xie 0001 and Chita R. Das and Vijay Degalahal}
}
@inproceedings{conf/vlsid/SrinivasaiahB02,
  title = {Implant Dose Sensitivity of 0.1µm CMOS Inverter Delay},
  pages = {225-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994925},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994925},
  author = {H. C. Srinivasaiah and Navakanta Bhat}
}
@inproceedings{conf/vlsid/GoldbergS00,
  title = {Timing Analysis with Implicitly Specified False Paths},
  pages = {518-522},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812660},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812660},
  author = {Eugene Goldberg and Alexander Saldanha}
}
@inproceedings{conf/vlsid/SumnersBA00,
  title = {Automatic Validation Test Generation Using Extracted Control Models},
  pages = {312-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812627},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812627},
  author = {Robert W. Sumners and Jayanta Bhadra and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/ShekharM92,
  title = {Design of an Efficient ASIC for the Control of Microwave Ovens},
  pages = {293-296},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658065},
  crossref = {conf/vlsid/1992},
  author = {Chandra Shekhar and A. S. Mandal}
}
@inproceedings{conf/vlsid/Yodaiken04,
  title = {New frontiers for embedded computing},
  pages = {249-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260932},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260932},
  author = {Victor Yodaiken}
}
@inproceedings{conf/vlsid/Narayon99,
  title = {Recent Advances in BDD Based Representations for Boolean Functions: A Survey},
  pages = {408-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745190},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745190},
  author = {Amit Narayon}
}
@inproceedings{conf/vlsid/ParthasarathySSG10,
  title = {Design Considerations for BEOL MIM Capacitor Modeling in RF CMOS Processes},
  pages = {188-193},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.63},
  crossref = {conf/vlsid/2010},
  author = {Shyam Parthasarathy and Balaji Swaminathan and Ananth Sundaram and Robert A. Groves}
}
@inproceedings{conf/vlsid/KatariaBHS09,
  title = {Metric Based Multi-Timescale Control for Reducing Power in Embedded Systems},
  pages = {407-412},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.16},
  crossref = {conf/vlsid/2009},
  author = {Nitin Kataria and Forrest Brewer and João Pedro Hespanha and Timothy Sherwood}
}
@inproceedings{conf/vlsid/PattanamCMJAGP12,
  title = {Panel Discussion: SoC Realization - A Bridge to New Horizons or a Bridge to Nowhere?},
  pages = {38},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.42},
  crossref = {conf/vlsid/2012},
  author = {Sathyam K. Pattanam and P. P. Chakrabarti and Mahesh Mahendale and Srikanth Jadcherla and Seer Akademi and Vikas Gautham and Raju Bala Showry Pudota}
}
@inproceedings{conf/vlsid/SimonBN95,
  title = {Retiming of synchronous circuits with variable topology},
  pages = {130-134},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512091},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512091},
  author = {Sven Simon and Ralf Bucher and Josef A. Nossek}
}
@inproceedings{conf/vlsid/MajhiA98,
  title = {Mixed-Signal Test},
  pages = {285-288},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646619},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646619},
  author = {Ananta K. Majhi and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/PandeCMP14,
  title = {Architecture for Blocking Detection in Wireless Video Source Authentication},
  pages = {294-299},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.57},
  crossref = {conf/vlsid/2014},
  author = {Amit Pande and Shaxun Chen and Prasant Mohapatra and Gaurav Pande}
}
@inproceedings{conf/vlsid/MandalJBKM11,
  title = {An Automated Approach for Minimum Jitter Buffered H-Tree Construction},
  pages = {76-81},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.69},
  crossref = {conf/vlsid/2011},
  author = {Ayan Mandal and Nikhil Jayakumar and Kalyana C. Bollapalli and Sunil P. Khatri and Rabi N. Mahapatra}
}
@inproceedings{conf/vlsid/Kumar99,
  title = {Invited Talk: Practical Use of Formal Verification - Where are we? Where do we go?},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1999/0013/00/pvlsid1999001932-abs.html},
  author = {Ramayya Kumar}
}
@inproceedings{conf/vlsid/DasB03a,
  title = {Ultra Low-Leakage Power Strategies for Sub-1 V VLSI: Novel Circuit Styles and Design Methodologies for Partially Depleted Silicon-On-Insulator (PD-SOI) CMOS Technology},
  pages = {291-296},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183152},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183152},
  author = {Koushik K. Das and Richard B. Brown}
}
@inproceedings{conf/vlsid/MukhopadhyayBWDBB04,
  title = {Katha-Mala: A Voice Output Communication Aid for the Children with Severe Speech and Multiple Disorders (SSMI)},
  pages = {951-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261053},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261053},
  author = {Arijit Mukhopadhyay and Saptarshi Biswas and Pratik Worah and Ramasish Das and Susmit Biswas and Anupam Basu}
}
@inproceedings{conf/vlsid/GeorgeAAS15,
  title = {Robot Navigation Using Neuro-electronic Hybrid Systems},
  pages = {93-98},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.21},
  crossref = {conf/vlsid/2015},
  author = {Jude Baby George and Grace Mathew Abraham and Bharadwaj Amrutur and Sujit Kumar Sikdar}
}
@inproceedings{conf/vlsid/FatimaR09,
  title = {A New Hardware Routing Accelerator for Multi-Terminal Nets},
  pages = {393-398},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.44},
  crossref = {conf/vlsid/2009},
  author = {Kaleem Fatima and Rameshwar Rao}
}
@inproceedings{conf/vlsid/PandaJVSS13,
  title = {Power Supply Efficiency Aware Server Allocation in Data Centers},
  pages = {233-238},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.193},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.193},
  crossref = {conf/vlsid/2013},
  author = {Preeti Ranjan Panda and Manoj Jain and Anubha Verma and Dipankar Sarma and Vaidyanathan Srinivasan}
}
@inproceedings{conf/vlsid/DasV09,
  title = {Fuzzy Logic Based Guidance to Graph Grammar Framework for Automated Analog Circuit Design},
  pages = {445-450},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.79},
  crossref = {conf/vlsid/2009},
  author = {Angan Das and Ranga Vemuri}
}
@inproceedings{conf/vlsid/RamakrishnanB06,
  title = {A Wide-Range, High-Resolution, Compact CMOS, Time to Digital Converter},
  pages = {197-202},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.28},
  author = {V. Ramakrishnan and Poras T. Balsara}
}
@inproceedings{conf/vlsid/TaklaBK94,
  title = {Early Exploration of the Multi-Dimensional VLSI Design Space},
  pages = {413-416},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282729},
  author = {Mourad B. Takla and Donald W. Bouldin and Daniel B. Koch}
}
@inproceedings{conf/vlsid/Goodenough08,
  title = {Design Automation Standards: The IP Providers Perspective},
  pages = {730},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.140},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.140},
  crossref = {conf/vlsid/2008},
  author = {John Goodenough}
}
@inproceedings{conf/vlsid/PrabhuJR15,
  title = {FPGA Based Scalable Fixed Point QRD Core Using Dynamic Partial Reconfiguration},
  pages = {345-350},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.64},
  crossref = {conf/vlsid/2015},
  author = {Gayathri R. Prabhu and Bibin Johnson and J. Sheeba Rani}
}
@inproceedings{conf/vlsid/RamanathanMV93,
  title = {A Methodology for Generating Application Specific Tree Multipliers},
  pages = {176-179},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669673},
  author = {S. Ramanathan and Nibedita Mohanty and V. Visvanathan}
}
@inproceedings{conf/vlsid/Scheffer13,
  title = {Keynote talk: Deciphering the brain, cousin to the chip},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.132},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.132},
  crossref = {conf/vlsid/2013},
  author = {Lou Scheffer}
}
@inproceedings{conf/vlsid/MbarekPAF13,
  title = {Power-Aware Wrappers for Transaction-Level Virtual Prototypes: A Black Box Based Approach},
  pages = {239-244},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.194},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.194},
  crossref = {conf/vlsid/2013},
  author = {Ons Mbarek and Alain Pegatoquet and Michel Auguin and Houssem Eddine Fathallah}
}
@inproceedings{conf/vlsid/AlsharqawiE06,
  title = {Clockless Pipelining for Coarse Grain Datapaths},
  pages = {749-753},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.60},
  author = {Abdelhalim Alsharqawi and Abdel Ejnioui}
}
@inproceedings{conf/vlsid/RamamoorthyMM10,
  title = {High Speed Serial Link Transmitter for 10Gig Ethernet Applications},
  pages = {246-251},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.51},
  crossref = {conf/vlsid/2010},
  author = {Navin K. Ramamoorthy and Jayabharath Reddy M and Vishwanath Muniyappa}
}
@inproceedings{conf/vlsid/HollisM06,
  title = {An Asynchronous Interconnect Architecture for Device Security Enhancement},
  pages = {209-215},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.40},
  author = {Simon Hollis and Simon W. Moore}
}
@inproceedings{conf/vlsid/MinBCESWC01,
  title = {Low-Power Wireless Sensor Networks},
  pages = {205-210},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902661},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902661},
  author = {Rex Min and Manish Bhardwaj and Seong-Hwan Cho and Eugene Shih and Amit Sinha and Alice Wang and Anantha Chandrakasan}
}
@inproceedings{conf/vlsid/DhanwadaNV99,
  title = {Component Characterization and Constraint Transformation Based on Directed Intervals for Analog Synthesis},
  pages = {589-596},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745219},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745219},
  author = {Nagu R. Dhanwada and Adrián Núñez-Aldana and Ranga Vemuri}
}
@inproceedings{conf/vlsid/KokradyRC08,
  title = {Memory Yield Improvement through Multiple Test Sequences and Application-Aware Fault Models},
  pages = {169-174},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.115},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.115},
  crossref = {conf/vlsid/2008},
  author = {Aman Kokrady and C. P. Ravikumar and Nitin Chandrachoodan}
}
@inproceedings{conf/vlsid/MinPP11,
  title = {Realizing Cycle Accurate Processor Memory Simulation via Interface Abstraction},
  pages = {141-146},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.36},
  crossref = {conf/vlsid/2011},
  author = {Su Myat Min and Jorgen Peddersen and Sri Parameswaran}
}
@inproceedings{conf/vlsid/SirsiA09,
  title = {Exploring the Limits of Port Reduction in Centralized Register Files},
  pages = {535-540},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.29},
  crossref = {conf/vlsid/2009},
  author = {Sandeep Sirsi and Aneesh Aggarwal}
}
@inproceedings{conf/vlsid/VivekaKA07,
  title = {Low Power Pipelined TCAM Employing Mismatch Dependent Power Allocation Technique},
  pages = {638-646},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.99},
  author = {K. R. Viveka and Abhilasha Kawle and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/Chandrakasan96,
  title = {Ultra low power digital signal processing},
  pages = {352-357},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489634},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489634},
  author = {Anantha Chandrakasan}
}
@inproceedings{conf/vlsid/KalbarczykPLI99,
  title = {An Approach to Evaluating the Effects of Realistic Faults in Digital Circuits},
  pages = {260-265},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745158},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745158},
  author = {Zbigniew Kalbarczyk and Janak H. Patel and Myeong S. Lee and Ravishankar K. Iyer}
}
@inproceedings{conf/vlsid/JainSR05,
  title = {SoC Design Methodology: A Practical Approach},
  pages = {10-11},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.151},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.151},
  author = {Atul Jain and Anindya Saha and Jagdish Rao}
}
@inproceedings{conf/vlsid/YadavalliPR95,
  title = {MUSTC-Testing: Multi-Stage-Combinational Test scheduling at the Register-Transfer Level},
  pages = {110-115},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512087},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512087},
  author = {Sitaran Yadavalli and Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/KhareJ13,
  title = {Prospects of Near-Threshold Voltage Design for Green Computing},
  pages = {120-124},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.174},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.174},
  crossref = {conf/vlsid/2013},
  author = {Surhud Khare and Shailendra Jain}
}
@inproceedings{conf/vlsid/Chatterjee94,
  title = {Gigachip Technology and the Signal Processing Revolution},
  pages = {4},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  author = {Pallab K. Chatterjee}
}
@inproceedings{conf/vlsid/Chatterjee98,
  title = {Keynote Address: The Networked Society - Enabled by DSP Solutions},
  pages = {298-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1998.10002},
  author = {Pallab K. Chatterjee}
}
@inproceedings{conf/vlsid/KumarM07,
  title = {Optimum Supply Voltages for Minimization of Leakage Currents in SRAM in Stand-by Mode},
  pages = {627-631},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.123},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.123},
  author = {Lava P. Kumar and Baquer Mazhari}
}
@inproceedings{conf/vlsid/DebnathT06,
  title = {Design Challenges for High Performance Nano-Technology},
  pages = {12-13},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.64},
  author = {Goutam Debnath and Paul J. Thadikaran}
}
@inproceedings{conf/vlsid/GiaconiaMRS07,
  title = {Area and Power Efficient Synthesis of DPA-Resistant Cryptographic S-Boxes},
  pages = {731-737},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.44},
  author = {Matteo Giaconia and Marco Macchetti and Francesco Regazzoni and Kai Schramm}
}
@inproceedings{conf/vlsid/JaekelJB96,
  title = {Multilevel Factorization Technique for Pass Transistor Logic},
  pages = {339-340},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489630},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489630},
  author = {Arunita Jaekel and Graham A. Jullien and Subir Bandyopadhyay}
}
@inproceedings{conf/vlsid/ChengR15,
  title = {Embedded Tutorial ET2: Volume Diagnosis for Yield Improvement},
  pages = {21-23},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.119},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.119},
  crossref = {conf/vlsid/2015},
  author = {Wu-Tung Cheng and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/Nagaraj06,
  title = {Interconnect Process Variations: Theory and Practice},
  pages = {11},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.108},
  author = {N. S. Nagaraj}
}
@inproceedings{conf/vlsid/SundaresanM05,
  title = {An Accurate Energy and Thermal Model for Global Signal Buses},
  pages = {685-690},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.45},
  author = {Krishnan Sundaresan and Nihar R. Mahapatra}
}
@inproceedings{conf/vlsid/RajsumanP93,
  title = {Coverage of Bridging Faults by Random Testing in IDDQ Test Environment},
  pages = {136-139},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669664},
  author = {Rochit Rajsuman and D. A. Penry}
}
@inproceedings{conf/vlsid/PatilSBK13,
  title = {Impact of Clock-Gating on Power Distribution Network Using Wavelet Analysis},
  pages = {80-85},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.167},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.167},
  crossref = {conf/vlsid/2013},
  author = {Vinay C. Patil and Sudarshan Srinivasan and Wayne P. Burleson and Sandip Kundu}
}
@inproceedings{conf/vlsid/DuttSGM12,
  title = {Tutorial T6: Variability-resistant Software and Hardware for Nano-Scale Computing},
  pages = {22-24},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.33},
  crossref = {conf/vlsid/2012},
  author = {Nikil Dutt and Mani B. Srivastava and Rajesh Gupta and Subhasish Mitra}
}
@inproceedings{conf/vlsid/JayaprakashM07,
  title = {Partitioned Hybrid Encoding to Minimize On-Chip Energy Dissipation ofWide Microprocessor Buses},
  pages = {127-134},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.126},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.126},
  author = {Sharath Jayaprakash and Nihar R. Mahapatra}
}
@inproceedings{conf/vlsid/NagelR00,
  title = {Computer-aided Design of RF Communication Systems: Techniques and Challenges},
  pages = {6},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812573},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812573},
  author = {Laurence Nagel and Jaijeet S. Roychowdhury}
}
@inproceedings{conf/vlsid/BanikGB06,
  title = {A Low Power 1.8 V 4-Bit 400-MHz Flash ADC in 0.18µ Digital CMOS},
  pages = {69-74},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.13},
  author = {Subhadeep Banik and Daibashish Gangopadhyay and T. K. Bhattacharyya}
}
@inproceedings{conf/vlsid/KamathSC11,
  title = {4×2Gbps Source-Synchronous Transmitter in 45nm CMOS},
  pages = {1-5},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.33},
  crossref = {conf/vlsid/2011},
  author = {Anant S. Kamath and Vikas Sinha and Sujoy Chakravarty}
}
@inproceedings{conf/vlsid/ShaikhKH00,
  title = {Manufacturability and Testability Oriented Synthesis},
  pages = {185-191},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812607},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812607},
  author = {Saghir A. Shaikh and Jitendra Khare and Hans T. Heineken}
}
@inproceedings{conf/vlsid/JayaseelanM09,
  title = {Temperature Aware Scheduling for Embedded Processors},
  pages = {541-546},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.42},
  crossref = {conf/vlsid/2009},
  author = {Ramkumar Jayaseelan and Tulika Mitra}
}
@inproceedings{conf/vlsid/BobbaHS99,
  title = {Analytical Expressions for Power Dissipation of Macro-blocks in DSP Architectures},
  pages = {358-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745182},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745182},
  author = {Sudhakar Bobba and Ibrahim N. Hajj and Naresh R. Shanbhag}
}
@inproceedings{conf/vlsid/ONilsJ99,
  title = {Synthesis of DMA Controllers from Architecture Independent Descriptions of HW/SW Communication Protocols},
  pages = {138-145},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745138},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745138},
  author = {Mattias O'Nils and Axel Jantsch}
}
@inproceedings{conf/vlsid/RoyKR07,
  title = {A Compiler Based Leakage Reduction Technique by Power-Gating Functional Units in Embedded Microprocessors},
  pages = {215-220},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.10},
  author = {Soumyaroop Roy and Srinivas Katkoori and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/ShirasgaonkarVDNKW14,
  title = {An Adaptive Body-Biased Clock Generation System in 28nm CMOS},
  pages = {580-583},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.107},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.107},
  crossref = {conf/vlsid/2014},
  author = {Makarand Shirasgaonkar and Roxanne Vu and Deborah Dressler and Nhat Nguyen and Kambiz Kaviani and Yueyong Wang}
}
@inproceedings{conf/vlsid/QiangSA06,
  title = {Checking Nested Properties Using Bounded Model Checking and Sequential ATPG},
  pages = {225-230},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.58},
  author = {Qiang Qiang and Daniel G. Saab and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/BoniM96,
  title = {Low-Power, Low-Voltage BiCMOS Comparators for Approximately 200MHz, 8bit Operation},
  pages = {94-98},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489464},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489464},
  author = {Andrea Boni and Carlo Morandi}
}
@inproceedings{conf/vlsid/CharyB06a,
  title = {Analog Macromodeling for Combined Resistive Vias, Resistive Bridges, and Capacitive Crosstalk Delay Faults},
  pages = {818-823},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.47},
  author = {Shweta Chary and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/PrabhakaranB98,
  title = {Simultaneous Scheduling, Binding and Floorplanning in High-level Synthesis},
  pages = {428-434},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646645},
  author = {Pradeep Prabhakaran and Prithviraj Banerjee}
}
@inproceedings{conf/vlsid/ShahookarKMR93,
  title = {Genetic Beam Search for Gate Matrix Layout},
  pages = {208-213},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669679},
  author = {Khushro Shahookar and W. Khamisani and Pinaki Mazumder and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/AgrawalNS96,
  title = {Multi-way partitioning of VLSI circuits},
  pages = {393-399},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489641},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489641},
  author = {Prathima Agrawal and B. Narendran and Narayanan Shivakumar}
}
@inproceedings{conf/vlsid/AlfredssonAO07,
  title = {Small Fan-in Floating-Gate Circuits with Application to an Improved Adder Structure},
  pages = {314-317},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.143},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.143},
  author = {Jon Alfredsson and Snorre Aunet and Bengt Oelmann}
}
@inproceedings{conf/vlsid/SingamalaBVVAE14,
  title = {Design of AFE and PWM Drive for Lithium-Ion Battery Management System for HEV/EV System},
  pages = {186-191},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.39},
  crossref = {conf/vlsid/2014},
  author = {Sudhakar Singamala and Mandfed Brandl and Sandeep Vernekar and Veereshbabu Vulligadala and Ravikumar Adusumalli and Vijay Ele}
}
@inproceedings{conf/vlsid/DuttaUB06,
  title = {Design of Low-Voltage Low-Power Continuous-Time Filter for Hearing Aid Application Using CMOS Current Conveyor Based Translinear Loop},
  pages = {587-592},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.68},
  author = {Debashis Dutta and Ritesh Ujjwal and Swapna Banerjee}
}
@inproceedings{conf/vlsid/BatterywalaD05,
  title = {Variance Reduction in Monte Carlo Capacitance Extraction},
  pages = {85-90},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.169},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.169},
  author = {Shabbir H. Batterywala and Madhav P. Desai}
}
@inproceedings{conf/vlsid/Bannur92,
  title = {A Designer's Perspective on VLSI Tools and Methodology},
  pages = {315-319},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658069},
  crossref = {conf/vlsid/1992},
  author = {Jaisimha Bannur}
}
@inproceedings{conf/vlsid/SanderJ99,
  title = {Formal System Design Based on the Synchrony Hypothesis, Functional Models and Skeletons},
  pages = {318-323},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745170},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745170},
  author = {Ingo Sander and Axel Jantsch}
}
@inproceedings{conf/vlsid/BanerjeeCR96,
  title = {Synchronous Test Generation Model for Asynchronous Circuits},
  pages = {178-185},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489481},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489481},
  author = {Savita Banerjee and Srimat T. Chakradhar and Rabindra K. Roy}
}
@inproceedings{conf/vlsid/PothineniKP08,
  title = {Exhaustive Enumeration of Legal Custom Instructions for Extensible Processors},
  pages = {261-266},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.93},
  crossref = {conf/vlsid/2008},
  author = {Nagaraju Pothineni and Anshul Kumar and Kolin Paul}
}
@inproceedings{conf/vlsid/HeckHSMBC15,
  title = {Analysis and Optimization of Programmable Delay Elements for 2-Phase Bundled-Data Circuits},
  pages = {321-326},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.60},
  crossref = {conf/vlsid/2015},
  author = {Guilherme Heck and Leandro S. Heck and Ajay Singhvi and Matheus T. Moreira and Peter A. Beerel and Ney Laert Vilar Calazans}
}
@proceedings{conf/vlsid/2013,
  title = {26th International Conference on VLSI Design and 12th International Conference on Embedded Systems, Pune, India, January 5-10, 2013},
  publisher = {IEEE Computer Society},
  year = {2013},
  isbn = {978-1-4673-4639-9},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6472449},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2013/4889/00/index.html},
  booktitle = {VLSI Design},
  author = {}
}
@inproceedings{conf/vlsid/DaiB03,
  title = {Routability Prediction for Field Programmable Gate Arrays with a Routing Hierarchy},
  pages = {85-90},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183119},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183119},
  author = {Zhibin Dai and Dilip K. Banerji}
}
@inproceedings{conf/vlsid/ChengC02,
  title = {Prioritized Prime Implicant Patterns Puzzle for Novel Logic Synthesis and Optimization},
  pages = {155-159},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994909},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994909},
  author = {Kuo-Hsing Cheng and Shun-Wen Cheng}
}
@inproceedings{conf/vlsid/RitheCGWDGBC11,
  title = {Cell Library Characterization at Low Voltage Using Non-linear Operating Point Analysis of Local Variations},
  pages = {112-117},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.43},
  crossref = {conf/vlsid/2011},
  author = {Rahul Rithe and Sharon Chou and Jie Gu and Alice Wang and Satyendra Datla and Gordon Gammie and Dennis Buss and Anantha Chandrakasan}
}
@inproceedings{conf/vlsid/RudnickP95,
  title = {A genetic approach to test application time reduction for full scan and partial scan circuits},
  pages = {288-293},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512126},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512126},
  author = {Elizabeth M. Rudnick and Janak H. Patel}
}
@inproceedings{conf/vlsid/RamasamyVA08,
  title = {VLSI Implementation of a Digitally Tunable Gm-C Filter with Double CMOS Pair},
  pages = {317-322},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.39},
  crossref = {conf/vlsid/2008},
  author = {S. Ramasamy and B. Venkataramani and K. Anbugeetha}
}
@inproceedings{conf/vlsid/LienigT94,
  title = {A New Genetic Algorithm for the Channel Routing Problem},
  pages = {133-136},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282671},
  author = {Jens Lienig and Krishnaiyan Thulasiraman}
}
@inproceedings{conf/vlsid/NairV15,
  title = {DFT Technique for Quick Characterization of Flash Offset in Pipeline ADCs},
  pages = {375-380},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.69},
  crossref = {conf/vlsid/2015},
  author = {Pradeep Nair and Nagarajan Viswanathan}
}
@inproceedings{conf/vlsid/BhanjaR02,
  title = {Switching Activity Estimation of Large Circuits using Multiple Bayesian Networks},
  pages = {187-192},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994917},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994917},
  author = {Sanjukta Bhanja and N. Ranganathan}
}
@inproceedings{conf/vlsid/ArrawatiaDKBK12,
  title = {An Integrated CMOS RF Energy Harvester with Differential Microstrip Antenna and On-Chip Charger},
  pages = {209-214},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.72},
  crossref = {conf/vlsid/2012},
  author = {Mahima Arrawatia and Varish Diddi and Harsha Kochar and Maryam Shojaei Baghini and Girish Kumar}
}
@inproceedings{conf/vlsid/ObergIEJH96,
  title = {A Rule-Based Approach for Improving Allocation of Filter Structures in HLS},
  pages = {133-139},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489472},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489472},
  author = {Johnny Öberg and Jouni Isoaho and Peeter Ellervee and Axel Jantsch and Ahmed Hemani}
}
@inproceedings{conf/vlsid/MisraMSC92,
  title = {Synthesis of Self-Testable Sequential Logic Using Programmable Cellular Automata},
  pages = {193-198},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658046},
  crossref = {conf/vlsid/1992},
  author = {Susanta Misra and Biswadip Mitra and S. Sengupta and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/RanadeBC96,
  title = {VLSI Implementation of Artificial Neural Network Based Digital Multiplier and Adder},
  pages = {318-319},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489620},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489620},
  author = {Ranjeet Ranade and Sanjay Bhandari and A. N. Chandorkar}
}
@inproceedings{conf/vlsid/NaseerBK94,
  title = {FAST: FPGA Targeted RTL Structure Synthesis Technique},
  pages = {21-24},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282636},
  author = {A. R. Naseer and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/BoppanaGMJF00,
  title = {Hierarchical Error Diagnosis Targeting RTL Circuits},
  pages = {436-441},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812646},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812646},
  author = {Vamsi Boppana and Indradeep Ghosh and Rajarshi Mukherjee and Jawahar Jain and Masahiro Fujita}
}
@inproceedings{conf/vlsid/MenezesKGRKAP03,
  title = {Optimization of 1.8V I/O circuits for performance, reliability at the 100nm technology node},
  pages = {122-127},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183125},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183125},
  author = {Vinod Menezes and C. B. Keshav and Sushil Gupta and M. Roopashree and S. Krishnan and A. Amerasekera and G. Palau}
}
@inproceedings{conf/vlsid/PomeranzR99,
  title = {VERSE: A Vector Replacement Procedure for Improving Test Compaction in Synchronous Sequential Circuits},
  pages = {250-255},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745156},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745156},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/WangRM11,
  title = {A General Algorithm for Energy-Aware Dynamic Reconfiguration in Multitasking Systems},
  pages = {334-339},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.17},
  crossref = {conf/vlsid/2011},
  author = {Weixun Wang and Sanjay Ranka and Prabhat Mishra}
}
@inproceedings{conf/vlsid/PrasadM04,
  title = {A CMOS Beta Multiplier Voltage Reference with Improved Temperature Performance and Silicon Tunability},
  pages = {551-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260977},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260977},
  author = {S. S. Prasad and Pradip Mandal}
}
@inproceedings{conf/vlsid/VireenVSV09,
  title = {Built in Self Test Based Design of Wave-Pipelined Circuits in ASICs},
  pages = {473-478},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.46},
  crossref = {conf/vlsid/2009},
  author = {V. Vireen and N. Venugopalachary and G. Seetharaman and B. Venkataramani}
}
@inproceedings{conf/vlsid/PoornaiahM96,
  title = {A novel VLSI concurrent dual multiplier-dual adder architecture for image and video coding applications},
  pages = {69-72},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489458},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489458},
  author = {D. V. Poornaiah and P. V. Ananda Mohan}
}
@inproceedings{conf/vlsid/ChakrabortyM01,
  title = {Complexity Of Minimum-Delay Gate Resizing},
  pages = {425-430},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902695},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902695},
  author = {Supratik Chakraborty and Rajeev Murgai}
}
@inproceedings{conf/vlsid/MishraBR15,
  title = {Tutorial T2: Validation and Debug of Security and Trust Issues in Embedded Systems},
  pages = {3-5},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.110},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.110},
  crossref = {conf/vlsid/2015},
  author = {Prabhat Mishra and Swarup Bhunia and Srivaths Ravi}
}
@inproceedings{conf/vlsid/BhattacharyyaGND95,
  title = {PLA based synthesis and testing of hazard free logic},
  pages = {121-124},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512089},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512089},
  author = {U. K. Bhattacharyya and I. Sen Gupta and S. Shyama Nath and P. Dutta}
}
@inproceedings{conf/vlsid/PatkarBCN97,
  title = {A New Partitioning Strategy Based on Supermodular Functions},
  pages = {32-37},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567957},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567957},
  author = {Sachin B. Patkar and Shabbir H. Batterywala and M. Chandramouli and H. Narayanan}
}
@inproceedings{conf/vlsid/KaliannanP13,
  title = {Implementation of a Charge Redistribution Based 2-D DCT Architecture for Wireless Capsule Endoscopy},
  pages = {153-157},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.180},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.180},
  crossref = {conf/vlsid/2013},
  author = {Bhuvanan Kaliannan and Vijaya Sankara Rao Pasupureddi}
}
@inproceedings{conf/vlsid/SillGT05,
  title = {Reducing Leakage with Mixed-V_th (MVT)},
  pages = {874-877},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.147},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.147},
  author = {Frank Sill and Frank Grassert and Dirk Timmermann}
}
@inproceedings{conf/vlsid/WangA08,
  title = {Single Event Upset: An Embedded Tutorial},
  pages = {429-434},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.28},
  crossref = {conf/vlsid/2008},
  author = {Fan Wang and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/GhoshPB12,
  title = {Energy-Efficient Application Mapping in FPGA through Computation in Embedded Memory Blocks},
  pages = {424-429},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.108},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.108},
  crossref = {conf/vlsid/2012},
  author = {Anandaroop Ghosh and Somnath Paul and Swarup Bhunia}
}
@inproceedings{conf/vlsid/SureshCH00,
  title = {Synthesizable RAM-Alternative to Low Configuration Compiler Memory for Die Area Reduction},
  pages = {512-517},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812659},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812659},
  author = {B. Suresh and Biswadeep Chaterjee and R. Harinath}
}
@inproceedings{conf/vlsid/BhatC99,
  title = {Heuristic Technology Mapper For Lut Based Fpgas},
  pages = {390-393},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745187},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745187},
  author = {Chitrasena Bhat and Niranjan N. Chiplunkar}
}
@inproceedings{conf/vlsid/KlassM92,
  title = {Use of CMOS Technology in Wave Pipelining},
  pages = {303-308},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658067},
  crossref = {conf/vlsid/1992},
  author = {Fabian Klass and J. M. Mulder}
}
@inproceedings{conf/vlsid/GuptaDGN03,
  title = {SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations},
  pages = {461-466},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183177},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183177},
  author = {Sumit Gupta and Nikil D. Dutt and Rajesh K. Gupta and Alexandru Nicolau}
}
@inproceedings{conf/vlsid/IyerJCH06,
  title = {Testing High-Speed IO Links Using On-Die Circuitry},
  pages = {807-810},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.159},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.159},
  author = {Priya Iyer and Shailendra Jain and Bryan Casper and Jason Howard}
}
@inproceedings{conf/vlsid/KudvaNRRKAS15,
  title = {Towards a Real-Time Campus-Scale Water Balance Monitoring System},
  pages = {87-92},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.20},
  crossref = {conf/vlsid/2015},
  author = {Vignesh D. Kudva and Prashanth Nayak and Alok Rawat and Anjana G. Ry and K. R. Sheetal Kumar and Bharadwaj Amrutur and Mohan Kumar M. Sy}
}
@inproceedings{conf/vlsid/Lin97,
  title = {Shift Switching with Domino Logic: Asynchronous VLSI Comparator Schemes},
  pages = {520-522},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568193},
  author = {Ron Lin}
}
@inproceedings{conf/vlsid/IrickXVI05,
  title = {A Nanosensor Array-Based VLSI Gas Discriminator},
  pages = {241-246},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.22},
  author = {Kevin M. Irick and Wei Xu and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/Yakovlev93,
  title = {Synthesis of Hazard-free Asynchronous Circuits from Generalized Signal-Transition Graphs},
  pages = {21-24},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669629},
  author = {Alexandre Yakovlev}
}
@inproceedings{conf/vlsid/OkobiahMKG12,
  title = {Kriging-Assisted Ultra-Fast Simulated-Annealing Optimization of a Clamped Bitline Sense Amplifier},
  pages = {310-315},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.89},
  crossref = {conf/vlsid/2012},
  author = {Oghenekarho Okobiah and Saraju P. Mohanty and Elias Kougianos and Oleg Garitselov}
}
@inproceedings{conf/vlsid/ChauhanDC99,
  title = {Exploiting Isomorphism for Compaction and Faster Simulation of Binary Decision Diagrams},
  pages = {324-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745173},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745173},
  author = {Pankaj Chauhan and Pallab Dasgupta and P. P. Chakrabarti}
}
@inproceedings{conf/vlsid/BansalKKMCR08,
  title = {Optimal Dual-VT Design in Sub-100 Nanometer PDSOI and Double-Gate Technologies},
  pages = {125-130},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.50},
  crossref = {conf/vlsid/2008},
  author = {Aditya Bansal and Jae-Joon Kim and Keunwoo Kim and Saibal Mukhopadhyay and Ching-Te Chuang and Kaushik Roy}
}
@inproceedings{conf/vlsid/SurendraNS01,
  title = {ReDeEm_RTL: A Software Tool for Customizing Soft Cells for Embedded Applications},
  pages = {85-90},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902644},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902644},
  author = {G. Surendra and S. K. Nandy and Paul Sathya}
}
@inproceedings{conf/vlsid/RejimonB06,
  title = {Wide Limited Switch Dynamic Logic Circuit Implementations},
  pages = {94-99},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.171},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.171},
  author = {Thara Rejimon and Sanjukta Bhanja}
}
@inproceedings{conf/vlsid/SardarB14,
  title = {Hardware Implementation of Real-Time, High Performance, RCE-NN Based Face Recognition System},
  pages = {174-179},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.37},
  crossref = {conf/vlsid/2014},
  author = {Santu Sardar and K. Ananda Babu}
}
@inproceedings{conf/vlsid/AdigaASSFS10,
  title = {On Minimization of Test Application Time for RAS},
  pages = {393-398},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.61},
  crossref = {conf/vlsid/2010},
  author = {Raghavendra Adiga and Gandhi Arpit and Virendra Singh and Kewal K. Saluja and Hideo Fujiwara and Adit D. Singh}
}
@inproceedings{conf/vlsid/GhoshFB10,
  title = {Analog Circuit Design Methodologies to Improve Negative-Bias Temperature Instability Degradation},
  pages = {369-374},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.69},
  crossref = {conf/vlsid/2010},
  author = {Amlan Ghosh and Rob Franklin and Richard B. Brown}
}
@inproceedings{conf/vlsid/Fujiwara00,
  title = {A New Definition and a New Class of Sequential Circuits with Combinational Test Generation Complexity},
  pages = {288-293},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812623},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812623},
  author = {Hideo Fujiwara}
}
@inproceedings{conf/vlsid/ChakrabortyA95,
  title = {Robust testing for stuck-at faults},
  pages = {42-46},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512075},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512075},
  author = {Tapan J. Chakraborty and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/Joshi12,
  title = {Tutorial T8A: Designing Silicon-Photonic Communication Networks for Manycore Systems},
  pages = {28},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.36},
  crossref = {conf/vlsid/2012},
  author = {Ajay Joshi}
}
@inproceedings{conf/vlsid/DaveJ98,
  title = {COHRA: Hardware-Software Co-Synthesis of Hierarchical Distributed Embedded System Architectures},
  pages = {347-354},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646631},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646631},
  author = {Bharat P. Dave and Niraj K. Jha}
}
@inproceedings{conf/vlsid/DebnathDF95,
  title = {The Pentium processor-90/100, microarchitecture and low power circuit design},
  pages = {185-190},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512103},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512103},
  author = {Goutam Debnath and K. Debnath and R. Fernando}
}
@inproceedings{conf/vlsid/KhouriJ00,
  title = {Clock Selection for Performance Optimization of Control-Flow Intensive Behaviors},
  pages = {523-529},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812661},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812661},
  author = {Kamal S. Khouri and Niraj K. Jha}
}
@inproceedings{conf/vlsid/ArvindRAS04,
  title = {Path Based Approach for Crosstalk Delay Analysis},
  pages = {727-730},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261013},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261013},
  author = {N. V. Arvind and K. A. Rajagopal and H. S. Ajith and Das Suparna}
}
@inproceedings{conf/vlsid/YadavalliK01,
  title = {On Fault-Simulation Through Embedded Memories On Large Industrial Designs},
  pages = {117-121},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902649},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902649},
  author = {Sitaram Yadavalli and Sandip Kundu}
}
@inproceedings{conf/vlsid/SiddabathuniB99,
  title = {Simulation and Modeling of a Multicast ATM Switch},
  pages = {242-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745155},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745155},
  author = {Ajoy C. Siddabathuni and M. Balakrishnan}
}
@inproceedings{conf/vlsid/BeheraSN13,
  title = {A Wide Range CMOS VCO for PLL Applications},
  pages = {163-168},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.182},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.182},
  crossref = {conf/vlsid/2013},
  author = {Amiya Prasad Behera and Subhasis Sasmal and Prajit Nandi}
}
@inproceedings{conf/vlsid/DasT99,
  title = {A Low Cost Approach for Detecting, Locating, and Avoiding Interconnect Faults in FPGA-Based Reconfigurable Systems},
  pages = {266-269},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745159},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745159},
  author = {Debaleena Das and Nur A. Touba}
}
@inproceedings{conf/vlsid/MohammadS08,
  title = {Testing Flash Memories for Tunnel Oxide Defects},
  pages = {157-162},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.41},
  crossref = {conf/vlsid/2008},
  author = {Mohammad Gh. Mohammad and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/VenkatramanNR98,
  title = {A Low Power Video Frequency Continuous Time Filter},
  pages = {140-144},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646592},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646592},
  author = {Srinivasan Venkatraman and Srikanth Natarajan and K. Radhakrishna Rao}
}
@inproceedings{conf/vlsid/AsciaCF97,
  title = {Design of a VLSI Hardware PET Decoder},
  pages = {253-256},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568085},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568085},
  author = {Giuseppe Ascia and Vincenzo Catania and Giuseppe Ficili}
}
@inproceedings{conf/vlsid/KajitaniTAN00,
  title = {Partition, Packing and Clock Distribution-A New Paradigm of Physical Design},
  pages = {11},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812577},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812577},
  author = {Yoji Kajitani and Atsushi Takahashi 0001 and Kengo R. Azegami and Shigetoshi Nakatake}
}
@inproceedings{conf/vlsid/PereiraPMRJ98,
  title = {Design of a Measurement and Interface Integrated Circuit for Characterization of Switched Current Memory Cells},
  pages = {240-243},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646610},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646610},
  author = {Adriano M. Pereira and Tales Cleber Pimenta and Robson L. Moreno and Edgar Charry R. and Alberto M. Jorge}
}
@inproceedings{conf/vlsid/KhanB06,
  title = {Aliasing Analysis of Spectral Statistical Response Compaction Techniques},
  pages = {801-806},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.33},
  author = {Omar I. Khan and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/ChauhanKGBDI07,
  title = {A New Charge based Compact Model for Lateral Asymmetric MOSFET and its application to High Voltage MOSFET Modeling},
  pages = {177-182},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.15},
  author = {Yogesh Singh Chauhan and François Krummenacher and Renaud Gillon and Benoit Bakeroot and Michel J. Declercq and Adrian M. Ionescu}
}
@inproceedings{conf/vlsid/SrikantamRS00,
  title = {CREAM: Combined Register and Module Assignment with Floorplanning for Low Power Datapath Synthesis},
  pages = {228-233},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812613},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812613},
  author = {Vamsi K. Srikantam and N. Ranganathan and Srikanth Srinivasan}
}
@inproceedings{conf/vlsid/ShuklaLPMYT14,
  title = {Application of Test-View Modeling to Hierarchical ATPG},
  pages = {110-115},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.26},
  crossref = {conf/vlsid/2014},
  author = {Rahul Shukla and Phong Loi and Ken Pham and Arie Margulis and Kathy Yang and Nagesh Tamarapalli}
}
@inproceedings{conf/vlsid/Beyne07,
  title = {Tutorial T7A: Advanced IC Packaging},
  pages = {10},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.171},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.171},
  author = {Eric Beyne}
}
@inproceedings{conf/vlsid/Bergeron05,
  title = {Modeling Usable and Reusable Transactors in System Verilog},
  pages = {36-},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.120},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.120},
  author = {Janick Bergeron}
}
@inproceedings{conf/vlsid/AlupoaeiK02,
  title = {Net Clustering Based Macrocell Placement},
  pages = {399-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994954},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994954},
  author = {Stelian Alupoaei and Srinivas Katkoori}
}
@inproceedings{conf/vlsid/PomeranzR09,
  title = {The Effect of Filling the Unspecified Values of a Test Set on the Test Set Quality},
  pages = {215-220},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.11},
  crossref = {conf/vlsid/2009},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/Rabaey98,
  title = {Invited Address: Hybrid Reconfigurable Processors - The Road to Low-Power Consumption},
  pages = {300-303},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646622},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646622},
  author = {Jan M. Rabaey}
}
@inproceedings{conf/vlsid/KumarKS95,
  title = {Formal synthesis of circuits with a simple handshake protocol},
  pages = {255-259},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512119},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512119},
  author = {Ramayya Kumar and Thomas Kropf and Klaus Schneider 0001}
}
@inproceedings{conf/vlsid/GuyotMHMV95,
  title = {Comparison of the layout synthesis of radix-2 and pseudo-radix-4 dividers},
  pages = {386-391},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512144},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512144},
  author = {Alain Guyot and Luis A. Montalvo and A. Houelle and Habib Mehrez and Nicolas Vaucher}
}
@inproceedings{conf/vlsid/GhoshHD15,
  title = {RELSPEC: A Framework for Early Reliability Refinement of Embedded Applications},
  pages = {41-46},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.12},
  crossref = {conf/vlsid/2015},
  author = {Saurav Kumar Ghosh and Aritra Hazra and Soumyajit Dey}
}
@inproceedings{conf/vlsid/PotlapallyHRLC01,
  title = {Accurate Power Macro-modeling Techniques for Complex RTL Circuits},
  pages = {235-241},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902666},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902666},
  author = {Nachiketh R. Potlapally and Michael S. Hsiao and Anand Raghunathan and Ganesh Lakshminarayana and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/BamjiA94,
  title = {GLOVE: A Graph-Based Layout Verifier},
  pages = {215-220},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282688},
  author = {Cyrus Bamji and Jonathan Allen}
}
@inproceedings{conf/vlsid/LeiW08,
  title = {Efficient Linear Macromodeling via Discrete-Time Time-Domain Vector Fitting},
  pages = {469-474},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.12},
  crossref = {conf/vlsid/2008},
  author = {Chi-Un Lei and Ngai Wong}
}
@inproceedings{conf/vlsid/ChattopadhyayMC96,
  title = {Cellular automata based architecture of a database query processor},
  pages = {320-321},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489621},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489621},
  author = {Santanu Chattopadhyay and S. Mitra and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/VenkataramanH07,
  title = {A Placement Methodology for Robust Clocking},
  pages = {881-886},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.20},
  author = {Ganesh Venkataraman and Jiang Hu}
}
@inproceedings{conf/vlsid/AgrawalAS92,
  title = {A New Method for Generating Tests for Delay Faults in Non-Scan Circuits},
  pages = {4-11},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658013},
  crossref = {conf/vlsid/1992},
  author = {Prathima Agrawal and Vishwani D. Agrawal and Sharad C. Seth}
}
@inproceedings{conf/vlsid/DhanasekaranB08,
  title = {Fault Tolerant Dynamic Antenna Array in Smart Antenna System Using Evolved Virtual Reconfigurable Circuit},
  pages = {77-83},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.32},
  crossref = {conf/vlsid/2008},
  author = {D. Dhanasekaran and K. Boopathy Bagan}
}
@inproceedings{conf/vlsid/DrechslerFK06,
  title = {An Integrated Approach for Combining BDD and SAT Provers},
  pages = {237-242},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.44},
  author = {Rolf Drechsler and Görschwin Fey and Sebastian Kinder}
}
@inproceedings{conf/vlsid/MahaleMGNBN15,
  title = {Hardware Solution for Real-Time Face Recognition},
  pages = {81-86},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.19},
  crossref = {conf/vlsid/2015},
  author = {Gopinath Mahale and Hamsika Mahale and Arnav Goel and S. K. Nandy and S. Bhattacharya and Ranjani Narayan}
}
@inproceedings{conf/vlsid/MillicanRS14,
  title = {CryptIP: An Approach for Encrypting Intellectual Property Cores with Simulation Capabilities},
  pages = {92-97},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.23},
  crossref = {conf/vlsid/2014},
  author = {Spencer K. Millican and Parameswaran Ramanathan and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/SridharanM07,
  title = {Analysis of RealTime Embedded Applications in the Presence of a Stochastic Fault Model},
  pages = {83-88},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.36},
  author = {Ranjani Sridharan and Rabi N. Mahapatra}
}
@inproceedings{conf/vlsid/ChongS92,
  title = {Minimizing Total Wire Length By Flipping Modules},
  pages = {25-30},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658016},
  crossref = {conf/vlsid/1992},
  author = {Kyunrak Chong and Sartaj Sahni}
}
@inproceedings{conf/vlsid/ChakrabortyA96,
  title = {Design for high-speed testability of stuck-at faults},
  pages = {53-56},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489454},
  author = {Tapan J. Chakraborty and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/VisvanathanR95,
  title = {A modular systolic architecture for delayed least mean squares adaptive filtering},
  pages = {332-337},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512134},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512134},
  author = {V. Visvanathan and S. Ramanathan}
}
@inproceedings{conf/vlsid/PrabhakarSH11,
  title = {Trace Buffer-Based Silicon Debug with Lossless Compression},
  pages = {358-363},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.31},
  crossref = {conf/vlsid/2011},
  author = {Sandesh Prabhakar and Rajamani Sethuram and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/MeduryCAS05,
  title = {Structural Fault Diagnosis in Charge-Pump Based Phase-Locked Loops},
  pages = {842-845},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.153},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.153},
  author = {AdityaSankar Medury and Ingvar Carlson and Atila Alvandpour and John Stensby}
}
@inproceedings{conf/vlsid/LiGL04,
  title = {Design and Implementation of a Parallel Verilog Simulator: PVSim},
  pages = {329-334},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260944},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260944},
  author = {Tun Li and Yang Guo and Sikun Li}
}
@inproceedings{conf/vlsid/NalluriGP07,
  title = {Customization of Register File Banking Architecture for Low Power},
  pages = {239-244},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.58},
  author = {Rakesh Nalluri and Rohan Garg and Preeti Ranjan Panda}
}
@inproceedings{conf/vlsid/WadhwaSG06,
  title = {Zero Steady State Current Power on Reset Circuit with Brown-Out Detector},
  pages = {631-636},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.172},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.172},
  author = {Sanjay Kumar Wadhwa and G. K. Siddhartha and Anand Gaurav}
}
@inproceedings{conf/vlsid/HamidaK94,
  title = {Multiple Fault Testing in Analog Circuits},
  pages = {61-66},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282657},
  author = {Naim Ben Hamida and Bozena Kaminska}
}
@inproceedings{conf/vlsid/WilsonMGB93,
  title = {An Integrated and Accelerated ILP Solution for Scheduling, Module Allocation, and Binding in Datapath Synthesis},
  pages = {192-197},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669676},
  author = {Thomas Charles Wilson and Nilanjan Mukherjee and Manoj K. Garg and Dilip K. Banerji}
}
@inproceedings{conf/vlsid/SoininenJFPKK03,
  title = {Extending Platform-Based Design to Network on Chip Systems},
  pages = {401-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183169},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183169},
  author = {Juha-Pekka Soininen and Axel Jantsch and Martti Forsell and Antti Pelkonen and Jari Kreku and Shashi Kumar}
}
@inproceedings{conf/vlsid/HsiungC03,
  title = {Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems},
  pages = {249-254},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183145},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183145},
  author = {Pao-Ann Hsiung and Shu-Yu Cheng}
}
@inproceedings{conf/vlsid/MamidipakaDK03,
  title = {A Methodology for Accurate Modeling of Energy Dissipation in Array Structures},
  pages = {320-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183157},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183157},
  author = {Mahesh Mamidipaka and Nikil D. Dutt and Kamal S. Khouri}
}
@inproceedings{conf/vlsid/DasB96a,
  title = {Does retiming affect redundancy in sequential circuits?},
  pages = {260-263},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489607},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489607},
  author = {Debesh Kumar Das and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/SrinivasanCJAJ99,
  title = {Formal Verification of a Snoop-Based Cache Coherence Protocol Using Symbolic Model Checking},
  pages = {288-293},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745162},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745162},
  author = {Srivatsan Srinivasan and Parminder Singh Chhabra and Praveen Kumar Jaini and Adnan Aziz and Lizy Kurian John}
}
@inproceedings{conf/vlsid/DebnathKJ07,
  title = {Calibration Based Methods for Substrate Modeling and Noise Analysis for Mixed-Signal SoCsc},
  pages = {887-892},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.48},
  author = {Sankar P. Debnath and Ganesh P. Kumar 0002 and Sukumar Jairam}
}
@inproceedings{conf/vlsid/JainSK10,
  title = {A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories},
  pages = {117-121},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.17},
  crossref = {conf/vlsid/2010},
  author = {Sanjeev K. Jain and Krishna Srivastva and Sanjiv Kainth}
}
@inproceedings{conf/vlsid/BradleyV95,
  title = {Transformations for functional verification of synthesized designs},
  pages = {243-248},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512117},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512117},
  author = {William L. Bradley and Ranga Vemuri}
}
@inproceedings{conf/vlsid/LienigJA02,
  title = {Electromigration Avoidance in Analog Circuits: Two Methodologies for Current-Driven Routing},
  pages = {372-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994950},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994950},
  author = {Jens Lienig and Goeran Jerke and Thorsten Adler}
}
@inproceedings{conf/vlsid/Shanker92,
  title = {DEFLAN- A delay estimator for floorplanner},
  pages = {372-373},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658092},
  crossref = {conf/vlsid/1992},
  author = {R. Shanker}
}
@inproceedings{conf/vlsid/DuttCBNT15,
  title = {A High-Performance Energy-Efficient Hybrid Redundant MAC for Error-Resilient Applications},
  pages = {351-356},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.65},
  crossref = {conf/vlsid/2015},
  author = {Sunil Dutt and Anshu Chauhan and Rahul Bhadoriya and Sukumar Nandi and Gaurav Trivedi}
}
@inproceedings{conf/vlsid/NagarM04,
  title = {A New Approach To Topology Selection For Cell-Level Analog Circuits},
  pages = {619-622},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260987},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260987},
  author = {S. Nagar and Baquer Mazhari}
}
@inproceedings{conf/vlsid/Murgai04,
  title = {Net Buffering in the Presence of Multiple Timing Views},
  pages = {721-726},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261012},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261012},
  author = {Rajeev Murgai}
}
@inproceedings{conf/vlsid/BandyopadhyayVBZ94,
  title = {LATCHSIM - A Lath-Up Simulator in VLSI CAD Environment for CMOS and BiCMOS Circuits},
  pages = {339-342},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282715},
  author = {A. Bandyopadhyay and P. R. Verma and A. B. Bhattacharyya and M. J. Zarabi}
}
@inproceedings{conf/vlsid/ChakrabartiJ96,
  title = {An Efficient Test Generation Technique for Sequential Circuits with Repetitive Sub-Circuits},
  pages = {174-177},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489480},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489480},
  author = {Dhruva R. Chakrabarti and Ajai Jain}
}
@inproceedings{conf/vlsid/MaHDCCG02,
  title = {Stairway Compaction using Corner Block List and Its Applications with Rectilinear Blocks},
  pages = {387-392},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994952},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994952},
  author = {Yuchun Ma and Xianlong Hong and Sheqin Dong and Yici Cai and Chung-Kuan Cheng and Jun Gu}
}
@inproceedings{conf/vlsid/RaviRC04,
  title = {Tamper Resistance Mechanisms for Secure, Embedded Systems},
  pages = {605-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260985},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260985},
  author = {Srivaths Ravi and Anand Raghunathan and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/VedulaTA04,
  title = {Program Slicing for ATPG-Based Property Checking},
  pages = {591-596},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260983},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260983},
  author = {Vivekananda M. Vedula and Whitney J. Townsend and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/MacchiaruloC99,
  title = {Functional Decomposition through Structural Analysis of Decision Diagrams - the Binary and Multiple-Valued Cases},
  pages = {218-},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745151},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745151},
  author = {Luca Macchiarulo and Pierluigi Civera}
}
@inproceedings{conf/vlsid/Tiwari07,
  title = {Nanoelectronics Device Technologies: CMOS, Beyond and the Mysterious Case of Ockham's Razor},
  pages = {24-25},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.114},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.114},
  author = {Sandip Tiwari}
}
@inproceedings{conf/vlsid/YangV07,
  title = {Efficient Symbolic Sensitivity based Parasitic-Inclusive Optimization in Layout Aware Analog Circuit Synthesis},
  pages = {201-206},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.72},
  author = {Huiying Yang and Ranga Vemuri}
}
@inproceedings{conf/vlsid/Chen02,
  title = {Probabilistic Analysis of Rectilinear Steiner Trees},
  pages = {484-488},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994967},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994967},
  author = {Chunhong Chen}
}
@inproceedings{conf/vlsid/JamoussiK94,
  title = {Data Path Testability Evaluation via Functional Testability Measures},
  pages = {301-306},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282707},
  author = {Mohamed Jamoussi and Bozena Kaminska}
}
@inproceedings{conf/vlsid/BanerjeeSS09,
  title = {Floorplanning for Partial Reconfiguration in FPGAs},
  pages = {125-130},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.36},
  crossref = {conf/vlsid/2009},
  author = {Pritha Banerjee and Megha Sangtani and Susmita Sur-Kolay}
}
@inproceedings{conf/vlsid/MayerS00,
  title = {A Versatile BIST Technique Combining Test Registers and Accumulators},
  pages = {412-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812642},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812642},
  author = {Frank Mayer and Albrecht P. Stroele}
}
@inproceedings{conf/vlsid/ChakrabortyRV06,
  title = {Symbolic Time-Domain Behavioral and Performance Modeling of Linear Analog Circuits Using an Efficient Symbolic Newton-Iteration Algorithm for Pole Extraction},
  pages = {689-694},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.153},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.153},
  author = {Ritochit Chakraborty and Mukesh Ranjan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/EnokimotoWMHKW13,
  title = {On Guaranteeing Capture Safety in At-Speed Scan Testing with Broadcast-Scan-Based Test Compression},
  pages = {279-284},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.201},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.201},
  crossref = {conf/vlsid/2013},
  author = {Kazunari Enokimoto and Xiaoqing Wen and Kohei Miyase and Jiun-Lang Huang and Seiji Kajihara and Laung-Terng Wang}
}
@inproceedings{conf/vlsid/JoshiKK10,
  title = {FinFET SRAM Design},
  pages = {440-445},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.88},
  crossref = {conf/vlsid/2010},
  author = {Rajiv V. Joshi and Keunwoo Kim and Rouwaida Kanj}
}
@inproceedings{conf/vlsid/BiswasS97,
  title = {Design of t-UED/AUED Codes from Berger's AUED Code},
  pages = {364-369},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568154},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568154},
  author = {Gosta Pada Biswas and Idranil Sen Gupta}
}
@inproceedings{conf/vlsid/RastogiCSK07,
  title = {An Efficient Technique for Leakage Current Estimation in Sub 65nm Scaled CMOS Circuits Based on Loading Effect},
  pages = {583-588},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.32},
  author = {Ashesh Rastogi and Wei Chen and Alodeep Sanyal and Sandip Kundu}
}
@inproceedings{conf/vlsid/MandalDPS06,
  title = {A Wide-Band Lumped Element Compact CAD Model of Si-Based Planar Spiral Inductor for RFIC Design},
  pages = {619-624},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.27},
  author = {Sushanta K. Mandal and Arijit De and Amit Patra and Shamik Sural}
}
@proceedings{conf/vlsid/2014,
  title = {2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, Mumbai, India, January 5-9, 2014},
  publisher = {IEEE Computer Society},
  year = {2014},
  isbn = {978-1-4799-2513-1},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6732243},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2014/2513/00/index.html},
  booktitle = {VLSI Design},
  author = {}
}
@inproceedings{conf/vlsid/ChatterjeeKPM05,
  title = {Test Methodologies in the Deep Submicron Era - Analog, Mixed-Signal, and RF},
  pages = {12-13},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.161},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.161},
  author = {Abhijit Chatterjee and Ali Keshavarzi and Amit Patra and Siddhartha Mukhopadhyay}
}
@inproceedings{conf/vlsid/SharadRM11,
  title = {A New Double Data Rate(DDR) Dual-Mode Duobinary Transmitter Architecture},
  pages = {12-17},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.52},
  crossref = {conf/vlsid/2011},
  author = {Mrigank Sharad and P. Vijaya Sankara Rao and Pradip Mandal}
}
@inproceedings{conf/vlsid/DasB03,
  title = {A Memory Efficient 3-D DWT Architecture},
  pages = {208-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183138},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183138},
  author = {Bipul Das and Swapna Banerjee}
}
@inproceedings{conf/vlsid/ChaudhuriW94,
  title = {ILP-Based Scheduling with Time and Resource Constraints in High Level Synthesis},
  pages = {17-20},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282637},
  author = {Samit Chaudhuri and Robert A. Walker}
}
@inproceedings{conf/vlsid/TrivediDN07,
  title = {Parallelization of DC Analysis through Multiport Decomposition},
  pages = {863-868},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.125},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.125},
  author = {Gaurav Trivedi and Madhav P. Desai and H. Narayanan}
}
@inproceedings{conf/vlsid/GhoshDH12,
  title = {An Energy Efficient Oscillator Frequency Calibration Methodology Using Fraction Phase Computation},
  pages = {85-91},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.51},
  crossref = {conf/vlsid/2012},
  author = {Amitava Ghosh and Isha Das and Achintya Halder}
}
@inproceedings{conf/vlsid/MitraC15,
  title = {Optimized Logarithmic Barrel Shifter in Reversible Logic Synthesis},
  pages = {441-446},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.80},
  crossref = {conf/vlsid/2015},
  author = {Sajib Kumar Mitra and Ahsan Raja Chowdhury}
}
@inproceedings{conf/vlsid/Siddappa92,
  title = {Design Considerations for a Flat Panel Controller},
  pages = {366-367},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658089},
  crossref = {conf/vlsid/1992},
  author = {Mahesh Siddappa}
}
@inproceedings{conf/vlsid/DasGJN96,
  title = {Syndrome signature in output compaction for VLSI BIST},
  pages = {337-338},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489629},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489629},
  author = {Sunil R. Das and Nishith Goel and Wen-Ben Jone and Amiya R. Nayak}
}
@inproceedings{conf/vlsid/SuriM06,
  title = {Threshold Trimming Based Design of a CMOS Programmable Operational Amplifier},
  pages = {717-720},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.162},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.162},
  author = {Roopak Suri and C. M. Markan}
}
@inproceedings{conf/vlsid/WangM10,
  title = {Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Real-Time Systems},
  pages = {357-362},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.22},
  crossref = {conf/vlsid/2010},
  author = {Weixun Wang and Prabhat Mishra}
}
@inproceedings{conf/vlsid/HasanPA10,
  title = {Test Pattern Generation and Compaction for Crosstalk Induced Glitches and Delay Faults},
  pages = {345-350},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.30},
  crossref = {conf/vlsid/2010},
  author = {Shehzad Hasan and Ajoy Kumar Palit and Walter Anheier}
}
@inproceedings{conf/vlsid/RazdanKL99,
  title = {Verification of Systems-on-Chip Designs},
  pages = {609},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1999/0013/00/00130609.pdf},
  author = {Rahul Razdan and Apurva Kalia and Manu Lauria}
}
@inproceedings{conf/vlsid/GuptaP99,
  title = {Exact Output Response Computation of RC Interconnects under Polynomial Input Waveforms},
  pages = {160-163},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745142},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745142},
  author = {Satrajit Gupta and Lalit M. Patnaik}
}
@inproceedings{conf/vlsid/NaseemMBHBS95,
  title = {CVD-diamond substrates for multi-chip modules (MCMs)},
  pages = {194-},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512107},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512107},
  author = {Hameed A. Naseem and Ajay P. Malshe and Rajan A. Beera and M. Shahid Haque and William D. Brown and Len W. Schaper}
}
@inproceedings{conf/vlsid/MazorBMB07,
  title = {Fault Models and Device Yield of a Large Population of Room Temperature Operation Single-Electron Transistors},
  pages = {657-664},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.183},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.183},
  author = {Daniel Mazor and Michael L. Bushnell and David J. Mulligan and Richard J. Blaikie}
}
@inproceedings{conf/vlsid/JainBK05,
  title = {Integrated On-Chip Storage Evaluation in ASIP Synthesis},
  pages = {274-279},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.112},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.112},
  author = {Manoj Kumar Jain and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/KannanRKS13,
  title = {Sneak-path Testing of Memristor-based Memories},
  pages = {386-391},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.219},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.219},
  crossref = {conf/vlsid/2013},
  author = {Sachhidh Kannan and Jeyavijayan Rajendran and Ramesh Karri and Ozgur Sinanoglu}
}
@inproceedings{conf/vlsid/Balakrishnan07,
  title = {Efficient Scan-Based BIST Using Multiple LFSRs and Dictionary Coding},
  pages = {345-350},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.71},
  author = {Kedarnath J. Balakrishnan}
}
@inproceedings{conf/vlsid/NithinBPM13,
  title = {Two-Path Quadrature Cascaded Band-Pass Sigma-Delta Modulators},
  pages = {221-226},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.191},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.191},
  crossref = {conf/vlsid/2013},
  author = {Kumar Y. B. Nithin and Edoardo Bonizzoni and Amit Patra and Franco Maloberti}
}
@inproceedings{conf/vlsid/RudnickP97,
  title = {Overcoming the Serial Logic Simulation Bottleneck in Parallel Fault Simulation},
  pages = {495-503},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568183},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568183},
  author = {Elizabeth M. Rudnick and Janak H. Patel}
}
@inproceedings{conf/vlsid/Sahu02,
  title = {A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment},
  pages = {360-365},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994948},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994948},
  author = {Debapriya Sahu}
}
@inproceedings{conf/vlsid/PlosilaS99a,
  title = {Design of Synchronous Action Systems},
  pages = {578-583},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812670},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812670},
  author = {Juha Plosila and Tiberiu Seceleanu}
}
@proceedings{conf/vlsid/2015,
  title = {28th International Conference on VLSI Design, VLSID 2015, Bangalore, India, January 3-7, 2015},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2015},
  isbn = {978-1-4799-6658-5},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7031475},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2015/6658/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/HalderC06,
  title = {Low-Cost Production Testing of Wireless Transmitters},
  pages = {437-442},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.113},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.113},
  author = {Achintya Halder and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/GopalaiahSP04,
  title = {Design of Low Voltage Low Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing},
  pages = {57-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260903},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260903},
  author = {S. V. Gopalaiah and A. P. Shivaprasad and Sukanta K. Panigrahi}
}
@inproceedings{conf/vlsid/MongaC14,
  title = {An Adaptive Inductorless Continuous Time Equalizer for Gigabit Links in 0.13 um CMOS},
  pages = {450-454},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.84},
  crossref = {conf/vlsid/2014},
  author = {Sushrant Monga and Shouri Chatterjee}
}
@inproceedings{conf/vlsid/DevanathanRK07,
  title = {Reducing SoC Test Time and Test Power in Hierarchical Scan Test : Scan Architecture and Algorithms},
  pages = {351-356},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.136},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.136},
  author = {V. R. Devanathan and C. P. Ravikumar and V. Kamakoti}
}
@inproceedings{conf/vlsid/TiwariMCJ07,
  title = {Tutorial T4B: Formal Assertion-Based Verification in Industrial Setting},
  pages = {7},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.169},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.169},
  author = {Praveen Tiwari and Raj S. Mitra and Manu Chopra and Alok Jain}
}
@inproceedings{conf/vlsid/MohanC94,
  title = {A New Approach to Synthesis of PLA-Based FSM's},
  pages = {373-378},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282722},
  author = {Chunduri Rama Mohan and Partha Pratim Chakrabarti}
}
@inproceedings{conf/vlsid/RaviRC03a,
  title = {Efficient RTL Power Estimation for Large Designs},
  pages = {431-439},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183173},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183173},
  author = {Srivaths Ravi and Anand Raghunathan and Srimat T. Chakradhar}
}
@inproceedings{conf/vlsid/Naganathan08,
  title = {Standards in EDA: An Introduction},
  pages = {727},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.138},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.138},
  crossref = {conf/vlsid/2008},
  author = {Nagi Naganathan}
}
@inproceedings{conf/vlsid/DasguptaSNB96,
  title = {Geometric bipartitioning problem and its applications to VLSI},
  pages = {400-405},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489642},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489642},
  author = {Parthasarathi Dasgupta and Anup K. Sen and Subhas C. Nandy and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/Saini00,
  title = {Computing and Communication in the New Millennium},
  pages = {15},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2000.10012},
  author = {Avtar Saini}
}
@inproceedings{conf/vlsid/LisaB15,
  title = {Design of a Compact Reversible Carry Look-Ahead Adder Using Dynamic Programming},
  pages = {238-243},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.46},
  crossref = {conf/vlsid/2015},
  author = {Nusrat Jahan Lisa and Hafiz Md. Hasan Babu}
}
@inproceedings{conf/vlsid/Das00a,
  title = {Trends in Communication Technology and its Impact on Semiconductor},
  pages = {362-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812633},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812633},
  author = {Santanu Das}
}
@inproceedings{conf/vlsid/MukherjeePB08,
  title = {Chaos-Modulated Ramp IC for EMI Reduction in PWM Buck Converters- Design and Analysis of Critical Issues},
  pages = {305-310},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.58},
  crossref = {conf/vlsid/2008},
  author = {Rupam Mukherjee and Amit Patra and Soumitro Banerjee}
}
@inproceedings{conf/vlsid/MurthyRS99,
  title = {Parallel Implementation of 2D-Discrete Cosine Transform Using EPLDs},
  pages = {336-339},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745178},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745178},
  author = {D. V. R. Murthy and S. Ramachandran and S. Srinivasan 0001}
}
@inproceedings{conf/vlsid/JainNFS97,
  title = {Formal Verification of Combinational Circuit},
  pages = {218-225},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568079},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568079},
  author = {Jawahar Jain and Amit Narayan and Masahiro Fujita and Alberto L. Sangiovanni-Vincentelli}
}
@inproceedings{conf/vlsid/SinghGSN15,
  title = {On-the-Fly Donut Formation in Compiled Memory},
  pages = {159-163},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.32},
  crossref = {conf/vlsid/2015},
  author = {Darvinder Singh and Isha Garg and Vineet Sachan and Prasanna Nalawar}
}
@inproceedings{conf/vlsid/NallaGMBK14,
  title = {Effective Liveness Verification Using a Transformation-Based Framework},
  pages = {74-79},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.20},
  crossref = {conf/vlsid/2014},
  author = {Pradeep Kumar Nalla and Raj Kumar Gajavelly and Hari Mony and Jason Baumgartner and Robert Kanzelman}
}
@inproceedings{conf/vlsid/VerkilaBA08,
  title = {A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read},
  pages = {560-565},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.89},
  crossref = {conf/vlsid/2008},
  author = {Satish Anand Verkila and Siva Kumar Bondada and Bharadwaj S. Amrutur}
}
@inproceedings{conf/vlsid/AklB08a,
  title = {Self-Sleep Buffer for Distributed MTCMOS Design},
  pages = {673-678},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.24},
  crossref = {conf/vlsid/2008},
  author = {Charbel J. Akl and Magdy A. Bayoumi}
}
@inproceedings{conf/vlsid/MerchantCGNNG14,
  title = {Efficient QR Decomposition Using Low Complexity Column-wise Givens Rotation (CGR)},
  pages = {258-263},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.51},
  crossref = {conf/vlsid/2014},
  author = {Farhad Merchant and Anupam Chattopadhyay and Ganesh Garga and S. K. Nandy and Ranjani Narayan and Nandhini Gopalan}
}
@inproceedings{conf/vlsid/KalpanaG05,
  title = {A Novel Specification Based Test Pattern Generation Using Genetic Algorithm and Wavelets},
  pages = {504-507},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.28},
  author = {P. Kalpana and K. Gunavathi}
}
@inproceedings{conf/vlsid/PandaPSSSS15,
  title = {Power Optimization Techniques for DDR3 SDRAM},
  pages = {310-315},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.59},
  crossref = {conf/vlsid/2015},
  author = {Preeti Ranjan Panda and Vishal Patel and Praxal Shah and Namita Sharma and Vaidyanathan Srinivasan and Dipankar Sarma}
}
@inproceedings{conf/vlsid/XuMB01,
  title = {Modeling of Nonuniform Interconnects by Using Differential Quadrature Method},
  pages = {327-332},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902680},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902680},
  author = {Qinwei Xu and Pinaki Mazumder and Mayukh Bhattacharya}
}
@inproceedings{conf/vlsid/JoshiKZMCP05,
  title = {Direct Temperature Measurement for VLSI Circuits and 3-D Modeling of Self-Heating in Sub-0.13 mum SOI Technologies},
  pages = {697-702},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.82},
  author = {Rajiv V. Joshi and S. S. Kang and N. Zamdmar and A. Mocuta and Ching-Te Chuang and J. A. Pascual-Gutiérrez}
}
@inproceedings{conf/vlsid/KarR99,
  title = {TECHMIG: A Layout Tool for Technology Migration},
  pages = {615-620},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745224},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745224},
  author = {Pradip K. Kar and Subir K. Roy}
}
@inproceedings{conf/vlsid/ChatterjeeRd93,
  title = {Greedy Hardware Optimization for Linear Digital Systems Using Number Splitting},
  pages = {154-159},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669669},
  author = {Abhijit Chatterjee and Rabindra K. Roy and Manuel A. d'Abreu}
}
@inproceedings{conf/vlsid/ReddySVS14,
  title = {A Novel Low Power Error Detection Logic for Inexact Leading Zero Anticipator in Floating Point Units},
  pages = {128-132},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.29},
  crossref = {conf/vlsid/2014},
  author = {B. Naveen Kumar Reddy and M. Chandra Sekhar and Sreehari Veeramachaneni and M. B. Srinivas}
}
@inproceedings{conf/vlsid/Zhongliang03,
  title = {Bridging Fault Detections for Testable Realizations of Logic Functions},
  pages = {423-},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183172},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183172},
  author = {Pan Zhongliang}
}
@inproceedings{conf/vlsid/HanYA13,
  title = {Dynamic Trace Signal Selection for Post-Silicon Validation},
  pages = {302-307},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.205},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.205},
  crossref = {conf/vlsid/2013},
  author = {Kihyuk Han and Joon-Sung Yang and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/GuptaK06,
  title = {Efficient Design and Analysis of Robust Power Distribution Meshes},
  pages = {337-342},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.79},
  author = {Puneet Gupta and Andrew B. Kahng}
}
@inproceedings{conf/vlsid/DekaDC99,
  title = {An Efficiently Checkable Subset of TCTL for Formal Verification of Transition Systems with Delays},
  pages = {294-299},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745163},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745163},
  author = {Jatindra Kumar Deka and Pallab Dasgupta and P. P. Chakrabarti}
}
@inproceedings{conf/vlsid/SienickiBP94,
  title = {Graphical Methodology Language for CAD Frameworks},
  pages = {401-406},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282727},
  author = {James Sienicki and Michael L. Bushnell and Sandip Parikh}
}
@inproceedings{conf/vlsid/WatanabeY08,
  title = {An Acceleration and Optimization Method for Optical Reconfiguration},
  pages = {607-612},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.26},
  crossref = {conf/vlsid/2008},
  author = {Minoru Watanabe and Naoki Yamaguchi}
}
@inproceedings{conf/vlsid/AbdullaRK96,
  title = {A Novel BIST Architecture With Built-in Self Check},
  pages = {57-60},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489455},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489455},
  author = {Mohammed Fadle Abdulla and C. P. Ravikumar and Anshul Kumar}
}
@inproceedings{conf/vlsid/PramanickR93,
  title = {On Unified Delay Fault Testing},
  pages = {265-268},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669694},
  author = {Ankan K. Pramanick and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/NarayanKJFBS96,
  title = {A study of composition schemes for mixed apply/compose based construction of ROBDDs},
  pages = {249-253},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489494},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489494},
  author = {Amit Narayan and Sunil P. Khatri and Jawahar Jain and Masahiro Fujita and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@inproceedings{conf/vlsid/SirkarTMRMMB92,
  title = {Design Migration Across Technology - Making It Work},
  pages = {68-72},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658023},
  crossref = {conf/vlsid/1992},
  author = {Soumitra De Sirkar and Raghuram S. Tupuri and C. Sudha Madhuri and G. Rajagopalan and Kalpesh D. Mehta and C. G. Madhukar and Giridhar Bajpe}
}
@inproceedings{conf/vlsid/ZhouYY06,
  title = {A Pipelined Switched-Current Chaotic System for the High-Speed Truly Random Number Generation in Crypto Processor},
  pages = {216-221},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.21},
  author = {Tong Zhou and Mingyan Yu and Yizheng Ye}
}
@inproceedings{conf/vlsid/BhatiaRK94,
  title = {Hierarchical Reconfiguration of VLSI/WSI Arrays},
  pages = {349-352},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282717},
  author = {Dinesh Bhatia and Ramesh Rajagopalan and Srinivas Katkoori}
}
@inproceedings{conf/vlsid/HartonoJBS05,
  title = {Automatic Device Layout Generation for Analog Layout Retargeting},
  pages = {457-462},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.60},
  author = {Roy Hartono and Nuttorn Jangkrajarng and Sambuddha Bhattacharya and C.-J. Richard Shi}
}
@inproceedings{conf/vlsid/ChakravartyG95,
  title = {Voting model based diagnosis of bridging faults in combinational circuits},
  pages = {338-342},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512135},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512135},
  author = {Sreejit Chakravarty and Yiming Gong}
}
@inproceedings{conf/vlsid/GoelKP07,
  title = {Power Reduction in VLIW Processor with Compiler Driven Bypass Network},
  pages = {233-238},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.127},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.127},
  author = {Neeraj Goel and Anshul Kumar and Preeti Ranjan Panda}
}
@inproceedings{conf/vlsid/TennantEAT06,
  title = {A Novel Architecture Using the Decorrelating Transform for Low Power Adaptive Filters},
  pages = {263-268},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.20},
  author = {Mark P. Tennant and Ahmet T. Erdogan and Tughrul Arslan and John S. Thompson}
}
@inproceedings{conf/vlsid/SravaniR15,
  title = {Design of 3D Antennas for 24 GHz ISM Band Applications},
  pages = {470-474},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.85},
  crossref = {conf/vlsid/2015},
  author = {Putluru Sravani and Madhav Rao}
}
@inproceedings{conf/vlsid/SindiaSA10,
  title = {Parametric Fault Diagnosis of Nonlinear Analog Circuits Using Polynomial Coefficients},
  pages = {288-293},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.81},
  crossref = {conf/vlsid/2010},
  author = {Suraj Sindia and Virendra Singh and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/Sarkar00,
  title = {Status Condition Analysis during Data Path Verification of Sequential Circuits},
  pages = {70-75},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812587},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812587},
  author = {Dipankar Sarkar}
}
@inproceedings{conf/vlsid/KrishnanGEK03,
  title = {Design of a 2D DCT/IDCT application specific VLIW processor supporting scaled and sub-sampled blocks},
  pages = {177-182},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183133},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183133},
  author = {Rohini Krishnan and Om Prakash Gangwal and Jos T. J. van Eijndhoven and Anshul Kumar}
}
@inproceedings{conf/vlsid/DusaKRR15,
  title = {Integrated 16-Channel Transmit and Receive Beamforming ASIC for Ultrasound Imaging},
  pages = {215-220},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.42},
  crossref = {conf/vlsid/2015},
  author = {Chandrashekar Dusa and Samiyuktha Kalalii and P. Rajalakshmi and Omkeshwar Rao}
}
@inproceedings{conf/vlsid/SahooGR14,
  title = {An ABCD Parameter Based Modeling and Analysis of Crosstalk Induced Effects in Multiwalled Carbon Nanotube Bundle Interconnects},
  pages = {433-438},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.81},
  crossref = {conf/vlsid/2014},
  author = {Manodipan Sahoo and Prasun Ghosal and Hafizur Rahaman}
}
@inproceedings{conf/vlsid/Satyanarayana92,
  title = {Structured Construction of VLSI Circuits Using Adjacency Lists},
  pages = {374-375},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658093},
  crossref = {conf/vlsid/1992},
  author = {M. V. V. Satyanarayana}
}
@inproceedings{conf/vlsid/DandaMS95,
  title = {Optimal algorithms for planar over-the-cell routing in the presence of obstacles},
  pages = {3-7},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512068},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512068},
  author = {Srinivasa R. Danda and Sreekrishna Madhwapathy and Naveed A. Sherwani}
}
@inproceedings{conf/vlsid/CiuplysL04,
  title = {On Maximum Current Estimation in CMOS Digital Circuits},
  pages = {658-661},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260997},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260997},
  author = {Dainius Ciuplys and Per Larsson-Edefors}
}
@inproceedings{conf/vlsid/ChandrasekarSMR04,
  title = {An Efficient Approach to Crosstalk Noise Analysis at Multiple Operating Modes},
  pages = {709-712},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261009},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261009},
  author = {Sreeram Chandrasekar and Sachin Shrivastava and Ajoy Mandal and Sornavalli Ramanathan}
}
@inproceedings{conf/vlsid/KhanSTWM06,
  title = {Techniques for On-Chip Process Voltage and Temperature Detection and Compensation},
  pages = {581-586},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.155},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.155},
  author = {Qadeer Ahmad Khan and G. K. Siddhartha and Divya Tripathi and Sanjay Kumar Wadhwa and Kulbhushan Misri}
}
@inproceedings{conf/vlsid/DamodaranAAVGGHCBBTBRMPMOTGOMFRNWHPS12,
  title = {A 1.25GHz 0.8W C66x DSP Core in 40nm CMOS},
  pages = {286-291},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.85},
  crossref = {conf/vlsid/2012},
  author = {Raguram Damodaran and Timothy Anderson and Sanjive Agarwala and Rama Venkatasubramanian and Michael Gill and Dhileep Gopalakrishnan and Anthony M. Hill and Abhijeet Chachad and Dheera Balasubramanian and Naveen Bhoria and Jonathan Tran and Duc Bui and Mujibur Rahman and Shriram Moharil and Matthew Pierson and Steven Mullinnix and Hung Ong and David Thompson and Krishna Gurram and Oluleye Olorode and Nuruddin Mahmood and Jose Flores and Arjun Rajagopal and Soujanya Narnur and Daniel Wu and Alan Hales and Kyle Peavy and Robert Sussman}
}
@inproceedings{conf/vlsid/ChandrasekarH05,
  title = {Q-PREZ: QBF Evaluation Using Partition, Resolution and Elimination with ZBDDs},
  pages = {189-194},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.144},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.144},
  author = {Kameshwar Chandrasekar and Michael S. Hsiao}
}
@inproceedings{conf/vlsid/SundareswaranBD99,
  title = {A Three-Tier Assertion Technique for Spice Verification of Transistor Level Timing Analysis},
  pages = {175-180},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745145},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745145},
  author = {Savithri Sundareswaran and David Blaauw and Abhijit Dharchoudhury}
}
@inproceedings{conf/vlsid/ChattarajD12,
  title = {Random Access Analog Memory (RA2M) for Video Signal Application},
  pages = {39-44},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.43},
  crossref = {conf/vlsid/2012},
  author = {Nilanjan Chattaraj and Anindya Sundar Dhar}
}
@inproceedings{conf/vlsid/SastryRB93,
  title = {Hardware Algorithms for Polygon Matching},
  pages = {41-44},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669635},
  author = {Raghu Sastry and N. Ranganathan and Horst Bunke}
}
@inproceedings{conf/vlsid/BhattacharyaDG00,
  title = {Zero-Aliasing Space Compression using a Single Periodic Output and its Application to Testing of Embedded Cores},
  pages = {382-391},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812637},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812637},
  author = {Bhargab B. Bhattacharya and Alexej Dmitriev and Michael Gössel}
}
@inproceedings{conf/vlsid/PengAG02,
  title = {Automatic Model Refinement for Fast Architecture Exploration},
  pages = {332-337},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994944},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994944},
  author = {Junyu Peng and Samar Abdi and Daniel Gajski}
}
@inproceedings{conf/vlsid/SubramanyamPRS95,
  title = {CODAC-a characterization system for digital and analog circuits},
  pages = {193-},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512106},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512106},
  author = {Nagaraj Subramanyam and K. G. Praveen and Ramesh Ramani and D. Suryanarayana}
}
@inproceedings{conf/vlsid/MehendaleSV98a,
  title = {Extensions to Programmable DSP architectures for Reduced Power Dissipation},
  pages = {37-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646575},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646575},
  author = {Mahesh Mehendale and Sunil D. Sherlekar and G. Venkatesh}
}
@inproceedings{conf/vlsid/MukherjeeDPM13,
  title = {Formal Verification of Hardware / Software Power Management Strategies},
  pages = {326-331},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.209},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.209},
  crossref = {conf/vlsid/2013},
  author = {Rajdeep Mukherjee and Pallab Dasgupta and Ajit Pal and Subhankar Mukherjee}
}
@inproceedings{conf/vlsid/DasCD06,
  title = {Instruction-Set-Extension Exploration Using Decomposable Heuristic Search},
  pages = {293-298},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.106},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.106},
  author = {Samik Das and P. P. Chakrabarti and Pallab Dasgupta}
}
@inproceedings{conf/vlsid/TangPP12,
  title = {A Rapid Methodology for Multi-mode Communication Circuit Generation},
  pages = {203-208},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.71},
  crossref = {conf/vlsid/2012},
  author = {Liang Tang and Jorgen Peddersen and Sri Parameswaran}
}
@inproceedings{conf/vlsid/BamjiV98,
  title = {Incremental Autojogging using Range Spaces},
  pages = {265-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646615},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646615},
  author = {Cyrus Bamji and Ravi Varadarajan}
}
@inproceedings{conf/vlsid/Ravikumar92,
  title = {Solving Physical Design Problems on a Vector Machine},
  pages = {109-116},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658030},
  crossref = {conf/vlsid/1992},
  author = {C. P. Ravikumar}
}
@inproceedings{conf/vlsid/SebastianRJ96,
  title = {VLSI/WSI Designs for Folded Cube-Connected Cycles Architectures},
  pages = {276-279},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489610},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489610},
  author = {M. P. Sebastian and P. S. Nagendra Rao and Lawrence Jenkins}
}
@inproceedings{conf/vlsid/XuM02,
  title = {Rational ABCD Modeling of High-Speed Interconnects},
  pages = {147-},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994907},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994907},
  author = {Qinwei Xu and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/Mazumdar97,
  title = {Parallel VLSI-Routing Models for Polymorphic Processors Array},
  pages = {10-14},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567953},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567953},
  author = {P. Mazumdar}
}
@inproceedings{conf/vlsid/BhaleraoCP07,
  title = {A CMOS Low Voltage Charge Pump},
  pages = {941-946},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.9},
  author = {Shantanu A. Bhalerao and Abhishek V. Chaudhary and Rajendra M. Patrikar}
}
@inproceedings{conf/vlsid/NsBC01,
  title = {Crosstalk Noise Verification in Digital Designs with Interconnect Process Variations},
  pages = {365-370},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902686},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902686},
  author = {Nagaraj Ns and Poras T. Balsara and Cyrus D. Cantrell}
}
@inproceedings{conf/vlsid/Bhattacharyya05,
  title = {Compact MOSFET Models for Low Power Analog CMOS Design},
  pages = {15},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.66},
  author = {A. B. Bhattacharyya}
}
@inproceedings{conf/vlsid/RajskiMTR04,
  title = {Embedded Test for Low Cost Manufacturing},
  pages = {21-23},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260896},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260896},
  author = {Janusz Rajski and Nilanjan Mukherjee and Jerzy Tyszer and Thomas Rinderknecht}
}
@inproceedings{conf/vlsid/OrtizMG03,
  title = {Transition Activity Estimation for General Correlated Data Distributions},
  pages = {440-445},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183174},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183174},
  author = {Alberto García Ortiz and Tudor Murgan and Manfred Glesner}
}
@inproceedings{conf/vlsid/BaruaS97,
  title = {Architectures for Arithmetic over GF(2m)},
  pages = {465-469},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568178},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568178},
  author = {Rana Barua and Samik Sengupta}
}
@inproceedings{conf/vlsid/HeraguAB95,
  title = {Statistical methods for delay fault coverage analysis},
  pages = {166-170},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512098},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512098},
  author = {Keerthi Heragu and Vishwani D. Agrawal and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/RamanarayananMEKG08,
  title = {A 2.1GHz 6.5mW 64-bit Unified PopCount/BitScan Datapath Unit for 65nm High-Performance Microprocessor Execution Cores},
  pages = {273-278},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.75},
  crossref = {conf/vlsid/2008},
  author = {Rajaraman Ramanarayanan and Sanu Mathew and Vasantha Erraguntla and Ram Krishnamurthy and Shay Gueron}
}
@inproceedings{conf/vlsid/PenzoSS95,
  title = {VLSI design of systematic odd-weight-column byte error detecting SEC-DED codes},
  pages = {156-160},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512096},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512096},
  author = {Luca Penzo and Donatella Sciuto and Cristina Silvano}
}
@inproceedings{conf/vlsid/GuptaLSC04,
  title = {High-Speed Optoelectronics Receivers in SiGe},
  pages = {957-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261054},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261054},
  author = {Amit Gupta and Steven P. Levitan and Leo Selavo and Donald M. Chiarulli}
}
@inproceedings{conf/vlsid/RamanL09,
  title = {Cone Resynthesis ECO Methodology for Multi-Million Gate Designs},
  pages = {195-199},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.28},
  crossref = {conf/vlsid/2009},
  author = {Suresh Raman and Mike Lubyanitsky}
}
@inproceedings{conf/vlsid/Agrawal97,
  title = {Low-Power Design by Hazard Filtering},
  pages = {193-197},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568075},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568075},
  author = {Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/JeongKLA97,
  title = {A Scalable Memory System Design},
  pages = {257-260},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568086},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568086},
  author = {Gab Joong Jeong and Kyoung Hwan Kwon and Moon Key Lee and Seung Han An}
}
@inproceedings{conf/vlsid/LeleN01,
  title = {Architecture of Reconfigurable a Low Power Gigabit AT Switch},
  pages = {242-247},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902667},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902667},
  author = {Abhijit M. Lele and S. K. Nandy}
}
@inproceedings{conf/vlsid/MondalCD10,
  title = {Accelerating Synchronous Sequential Circuits Using an Adaptive Clock},
  pages = {176-181},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.40},
  crossref = {conf/vlsid/2010},
  author = {Arijit Mondal and Partha Pratim Chakrabarti and Pallab Dasgupta}
}
@inproceedings{conf/vlsid/MPM13,
  title = {Gain, NF and IIP3 Budgeting of LTE Receiver Front End},
  pages = {191-196},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.187},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.187},
  crossref = {conf/vlsid/2013},
  author = {Vinay M. M. and Roy Paily and Anil Mahanta}
}
@inproceedings{conf/vlsid/DharchoudhuriK97,
  title = {Analytical Fast Timing Simulation of MOS Circuits Driving RC Interconnects},
  pages = {111-117},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567971},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567971},
  author = {A. Dharchoudhuri and S. M. Kang}
}
@inproceedings{conf/vlsid/PhadoongsidhiS04,
  title = {Static Timing Analysis of Irreversible Crosstalk Noise Pulse Faults},
  pages = {437-442},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260961},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260961},
  author = {Marong Phadoongsidhi and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/Dehghani04,
  title = {A 2.5GHz CMOS Fully-Integrated \Delta\Sigma-Controlled Fractional-N Frequency Synthesizer},
  pages = {163-167},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260919},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260919},
  author = {Rasoul Dehghani}
}
@inproceedings{conf/vlsid/KimMCS02,
  title = {Modeling of Multi-Layered Power Distribution Planes Including Via Effects Using Transmission Matrix Method},
  pages = {59-64},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994886},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994886},
  author = {Joong-Ho Kim and Erdem Matoglu and Jinwoo Choi and Madhavan Swaminathan}
}
@inproceedings{conf/vlsid/NarasimhanSS06,
  title = {A Low-Power Asymmetric Source Driver Level Converter Based Current-Mode Signaling Scheme for Global Interconnects},
  pages = {491-494},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.16},
  author = {Ashok Narasimhan and Bhooma Srinivasaraghavan and Ramalingam Sridhar}
}
@inproceedings{conf/vlsid/HonkoteT10,
  title = {Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array},
  pages = {218-223},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.71},
  crossref = {conf/vlsid/2010},
  author = {Vinayak Honkote and Baris Taskin}
}
@inproceedings{conf/vlsid/BhingardePS93,
  title = {On Optimum Cell Models for Over-the-Cell Routing},
  pages = {94-99},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669647},
  author = {Siddharth Bhingarde and Anand Panyam and Naveed A. Sherwani}
}
@inproceedings{conf/vlsid/ChakrabortyR07,
  title = {Tutorial T8B: Performance Debugging of Complex Embedded Systems},
  pages = {13},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.174},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.174},
  author = {Samarjit Chakraborty and Abhik Roychoudhury}
}
@inproceedings{conf/vlsid/XuG10,
  title = {A Graph-Based I/O Pad Pre-placement Technique for Use with Analytic FPGA Placement Methods},
  pages = {63-68},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.20},
  crossref = {conf/vlsid/2010},
  author = {Ming Xu and Gary Gréwal}
}
@proceedings{conf/vlsid/2010,
  title = {VLSI Design 2010: 23rd International Conference on VLSI Design, 9th International Conference on Embedded Systems, Bangalore, India, 3-7 January 2010},
  isbn = {978-0-7695-3928-7},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2010},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5400049},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2010/3928/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/SkafG95,
  title = {SAGA: the first general-purpose on-line arithmetic co-processor},
  pages = {146-149},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512094},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512094},
  author = {Ali Skaf and Alain Guyot}
}
@inproceedings{conf/vlsid/GiriVNG94,
  title = {High Speed Digital Filtering on SRAM-Based FPGAs},
  pages = {229-232},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282691},
  author = {Abhijit Giri and V. Visvanathan and S. K. Nandy and S. K. Ghoshal}
}
@inproceedings{conf/vlsid/MehendaleSV97,
  title = {Area-Delay Tradeoff in Distributed Arithmetic Based Implementation of FIR Filters},
  pages = {124-129},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568063},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568063},
  author = {Mahesh Mehendale and Sunil D. Sherlekar and G. Venkatesh}
}
@inproceedings{conf/vlsid/SauerKCRB12,
  title = {Analysis of Reachable Sensitisable Paths in Sequential Circuits with SAT and Craig Interpolation},
  pages = {382-387},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.101},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.101},
  crossref = {conf/vlsid/2012},
  author = {Matthias Sauer and Stefan Kupferschmid and Alejandro Czutro and Sudhakar M. Reddy and Bernd Becker}
}
@inproceedings{conf/vlsid/JoneD98,
  title = {A Stochastic Method for Defect Level Analysis of Pseudorandom Testing},
  pages = {382-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646638},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646638},
  author = {Wen-Ben Jone and Sunil R. Das}
}
@inproceedings{conf/vlsid/FranklinS94,
  title = {An Algorithm to Test Reconfigured RAMs},
  pages = {359-364},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282719},
  author = {Manoj Franklin and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/TrivediDN06,
  title = {Fast DC Analysis and Its Application to Combinatorial Optimization Problems},
  pages = {695-700},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.89},
  author = {Gaurav Trivedi and Madhav P. Desai and H. Narayanan}
}
@inproceedings{conf/vlsid/DasJNC94,
  title = {On Probabilistic Testing of Large-Scale Sequential Circuits Using Circuit Decomposition},
  pages = {311-314},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282709},
  author = {Sunil R. Das and Wen-Ben Jone and Amiya Nayak and Ian Choi}
}
@inproceedings{conf/vlsid/SenBD12,
  title = {A Compact Temperature Sensor at 1.8µA per Hz Conversion Rate and 1.1 °C Accuracy for SOCs},
  pages = {179-184},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.67},
  crossref = {conf/vlsid/2012},
  author = {Subhajit Sen and Dan Babitch and Noshir Dubash}
}
@inproceedings{conf/vlsid/SinghCS04,
  title = {VLSI Architecture of Centroid Tracking Algorithms for Video Tracker},
  pages = {697-700},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261006},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261006},
  author = {Manvendra Singh and B. S. Chauhan and N. K. Sharma}
}
@inproceedings{conf/vlsid/BennettS08,
  title = {An Optimal Multi-Functional Unit Dynamic Instruction Selection Logic at Submicron Technologies},
  pages = {267-272},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.55},
  crossref = {conf/vlsid/2008},
  author = {Terrell Bennett and Rama Sangireddy}
}
@inproceedings{conf/vlsid/DevganN05,
  title = {Power Variability and Its Impact on Design},
  pages = {679-682},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.141},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.141},
  author = {Anirudh Devgan and Sani R. Nassif}
}
@inproceedings{conf/vlsid/Sevcik06,
  title = {Future FPGA Technologies, in Partnership with Universities},
  pages = {36},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.91},
  author = {Richard Sevcik}
}
@inproceedings{conf/vlsid/ChowdhuryCC93,
  title = {Synthesis of Self-Checking Sequential Machines Using Cellular Automata},
  pages = {107},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669652},
  author = {Dipanwita Roy Chowdhury and Supratik Chakraborty and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/ShamannaW93,
  title = {A Carry Select Adder with Conflict Free Bypass Circuit},
  pages = {363-366},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669712},
  author = {M. Shamanna and Sterling R. Whitaker}
}
@inproceedings{conf/vlsid/RoopSR00,
  title = {Automatic Component Matching Using Forced Simulation},
  pages = {64-69},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812586},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812586},
  author = {Partha S. Roop and Arcot Sowmya and S. Ramesh}
}
@inproceedings{conf/vlsid/MandalB07,
  title = {7.95mW 2.4GHz Fully-Integrated CMOS Integer N Frequency Synthesizer},
  pages = {156-164},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.5},
  author = {Debashis Mandal and T. K. Bhattacharyya}
}
@inproceedings{conf/vlsid/ChaudhuriB13,
  title = {Microelectromechanical Longitudinal Resonator for Frequency Reference Applications},
  pages = {374-379},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.217},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.217},
  crossref = {conf/vlsid/2013},
  author = {Ritesh Ray Chaudhuri and Tarun Kanti Bhattacharyya}
}
@inproceedings{conf/vlsid/RanganC05,
  title = {A Technique for Throughput and Register Optimization during Resource Constrained Pipelined Scheduling},
  pages = {564-569},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.35},
  author = {Nagendran Rangan and Karam S. Chatha}
}
@inproceedings{conf/vlsid/WangRJ04,
  title = {Profiling Driven Computation Reuse: An Embedded Software Synthesis Technique for Energy and Performance Optimization},
  pages = {267-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260935},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260935},
  author = {Weidong Wang and Anand Raghunathan and Niraj K. Jha}
}
@inproceedings{conf/vlsid/SunRRJ05,
  title = {Synthesis of Application-Specific Heterogeneous Multiprocessor Architectures Using Extensible Processors},
  pages = {551-556},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.155},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.155},
  author = {Fei Sun and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@inproceedings{conf/vlsid/WasonMW07,
  title = {An Efficient Uncertainty- and Skew-aware Methodology for Clock Tree Synthesis and Analysis},
  pages = {271-277},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.33},
  author = {Vineet Wason and Rajeev Murgai and William W. Walker}
}
@inproceedings{conf/vlsid/ZaretskyMDB06,
  title = {Dynamic Template Generation for Resource Sharing in Control and Data Flow Graphs},
  pages = {465-468},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.75},
  author = {David Zaretsky and Gaurav Mittal and Robert P. Dick and Prith Banerjee}
}
@inproceedings{conf/vlsid/ChatterjeeR94,
  title = {Synthesis of Low Power Linear DSP Circuits Using Activity Metrics},
  pages = {265-270},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282699},
  author = {Abhijit Chatterjee and Rabindra K. Roy}
}
@inproceedings{conf/vlsid/WolfKE02,
  title = {System-Level Design of Embedded Media Systems (Tutorial Abstract)},
  pages = {14-15},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994874},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994874},
  author = {Pieter van der Wolf and W. M. Kruijtzer and Jos T. J. van Eijndhoven}
}
@inproceedings{conf/vlsid/PrabhuHLG12,
  title = {A Novel SMT-Based Technique for LFSR Reseeding},
  pages = {394-399},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.103},
  crossref = {conf/vlsid/2012},
  author = {Sarvesh Prabhu and Michael S. Hsiao and Loganathan Lingappan and Vijay Gangaram}
}
@inproceedings{conf/vlsid/MitraC12,
  title = {Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis},
  pages = {334-339},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.93},
  crossref = {conf/vlsid/2012},
  author = {Sajib Kumar Mitra and Ahsan Raja Chowdhury}
}
@inproceedings{conf/vlsid/KrishnamacharyA03,
  title = {Effects of Multi-cycle Sensitization on Delay Tests},
  pages = {137-142},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183127},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183127},
  author = {Arun Krishnamachary and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/QinM14,
  title = {Scalable Test Generation by Interleaving Concrete and Symbolic Execution},
  pages = {104-109},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.25},
  crossref = {conf/vlsid/2014},
  author = {Xiaoke Qin and Prabhat Mishra}
}
@inproceedings{conf/vlsid/MathewRSJP08,
  title = {A Galois Field Based Logic Synthesis Approach with Testability},
  pages = {629-634},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.88},
  crossref = {conf/vlsid/2008},
  author = {Jimson Mathew and Hafizur Rahaman and Ashutosh Kumar Singh and Abusaleh M. Jabir and Dhiraj K. Pradhan}
}
@inproceedings{conf/vlsid/PandeyKSG14,
  title = {A Novel Architecture for FPGA Implementation of Otsu's Global Automatic Image Thresholding Algorithm},
  pages = {300-305},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.58},
  crossref = {conf/vlsid/2014},
  author = {Jai Gopal Pandey and Arindam Karmakar and Chandra Shekhar and S. Gurunarayanan}
}
@inproceedings{conf/vlsid/RaoJ98,
  title = {A Fast Two-level Logic Minimizer},
  pages = {528-533},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646660},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646660},
  author = {P. Srinivasa Rao and James Jacob}
}
@inproceedings{conf/vlsid/KrishnanG04,
  title = {Low Energy Switch Block For FPGAs},
  pages = {209-214},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260926},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260926},
  author = {Rohini Krishnan and José Pineda de Gyvez}
}
@inproceedings{conf/vlsid/PaulCC00,
  title = {Scalable Pipelined Micro-Architecture for Wavelet Transform},
  pages = {144-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812599},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812599},
  author = {Kolin Paul and Parimal Pal Chaudhuri and Dipanwita Roy Chowdhury}
}
@inproceedings{conf/vlsid/JiaV06,
  title = {CAD Tools for a Globally Asynchronous Locally Synchronous FPGA Architecture},
  pages = {251-256},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.54},
  author = {Xin Jia and Ranga Vemuri}
}
@inproceedings{conf/vlsid/AnuradhaV94,
  title = {A CORDIC Based Programmable DXT Processor Array},
  pages = {343-348},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282716},
  author = {V. K. Anuradha and V. Visvanathan}
}
@inproceedings{conf/vlsid/SalujaVSY08,
  title = {NBTI Degradation: A Problem or a Scare?},
  pages = {137-142},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.43},
  crossref = {conf/vlsid/2008},
  author = {Kewal K. Saluja and Shriram Vijayakumar and Warin Sootkaneung and Xaingning Yang}
}
@inproceedings{conf/vlsid/ChaudhuriCPS00,
  title = {Theory and Applications of Cellular Automata for VLSI Design and Testing},
  pages = {4},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812571},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812571},
  author = {Parimal Pal Chaudhuri and Dipanwita Roy Chowdhury and Kolin Paul and Biplab K. Sikdar}
}
@inproceedings{conf/vlsid/MukherjeeMGS13,
  title = {A Novel Scheme to Reset through Clock},
  pages = {76-79},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.166},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.166},
  crossref = {conf/vlsid/2013},
  author = {Sanku Mukherjee and M. Thrivikraman M. and Anil K. Goyal and Arul Sendhil}
}
@inproceedings{conf/vlsid/BouraouiGW93,
  title = {Design of an On-Line Euclidean Processor},
  pages = {37-40},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669632},
  author = {R. Bouraoui and Alain Guyot and G. Walker}
}
@inproceedings{conf/vlsid/AineCK06,
  title = {Improving the Performance of CAD Optimization Algorithms Using On-Line Meta-Level Control},
  pages = {683-688},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.105},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.105},
  author = {Sandip Aine and P. P. Chakrabarti and Rajeev Kumar}
}
@inproceedings{conf/vlsid/RoopSBB03,
  title = {A New Reactive Processor with Architectural Support for Control Dominated Embedded Systems},
  pages = {189-194},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183135},
  author = {Partha S. Roop and Zoran A. Salcic and Morteza Biglari-Abhari and Abbas Bigdeli}
}
@inproceedings{conf/vlsid/RajMRP97,
  title = {Effective Heuristics for Timing Driven Constructive Placement},
  pages = {38-45},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567958},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567958},
  author = {R. V. Raj and N. S. Murty and P. S. Nagendra Rao and Lalit M. Patnaik}
}
@inproceedings{conf/vlsid/AgrawalPM01,
  title = {High Level Synthesis Of Multi-Precision Data Flow Graphs},
  pages = {411-416},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902693},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902693},
  author = {Vikas Agrawal and Anand Pande and Mahesh Mehendale}
}
@inproceedings{conf/vlsid/KrishnamurthyBAA04,
  title = {Towards The Complete Elimination of Gate/Switch Level Simulations},
  pages = {115-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260913},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260913},
  author = {Narayanan Krishnamurthy and Jayanta Bhadra and Magdy S. Abadir and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/GrewalW97,
  title = {An Enhanced Genetic Solution for Scheduling, Module Allocation, and Binding in VLSI Design},
  pages = {51-56},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567960},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567960},
  author = {Gary William Grewal and Thomas Charles Wilson}
}
@inproceedings{conf/vlsid/SavithriVB00,
  title = {An Assertion Based Technique for Transistor Level Dynamic Power Estimation},
  pages = {34-37},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812581},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812581},
  author = {Savithri Sundareswaran and R. Venkatesan and S. Bhaskar}
}
@inproceedings{conf/vlsid/RanganathanMK92,
  title = {A CMOS VLSI Chip for Motion Detection},
  pages = {209-214},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658049},
  crossref = {conf/vlsid/1992},
  author = {N. Ranganathan and Rajiv Mehrotra and S. Kurji}
}
@inproceedings{conf/vlsid/GrewalWXB04,
  title = {Shrubbery: A New Algorithm for Quickly Growing High-Quality Steiner Trees},
  pages = {855-862},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261038},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261038},
  author = {Gary William Grewal and Thomas Charles Wilson and Ming Xu and Dilip K. Banerji}
}
@inproceedings{conf/vlsid/UtamaphethaiBS99,
  title = {Superscalar Processor Validation at the Microarchitecture Level},
  pages = {300-305},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745164},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745164},
  author = {Noppanunt Utamaphethai and R. D. (Shawn) Blanton and John Paul Shen}
}
@inproceedings{conf/vlsid/RajawatBK00,
  title = {nterface Synthesis: Issues and Approaches},
  pages = {92},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812590},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812590},
  author = {Arvind Rajawat and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/vlsid/Costello94,
  title = {On the Brink of a New Era in VLSI Design},
  pages = {3},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  author = {Joseph B. Costello}
}
@inproceedings{conf/vlsid/PaulDCNC99,
  title = {A VLSI Architecture for On-Line Image Decompression Using GF(28) Cellular Automata},
  pages = {532-537},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745209},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745209},
  author = {Kolin Paul and P. Dutta and Dipanwita Roy Chowdhury and Prasanta Kumar Nandi and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/ArsalanS05,
  title = {Charge-Recovery Power Clock Generators for Adiabatic Logic Circuits},
  pages = {171-174},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.64},
  author = {Muhammad Arsalan and Maitham Shams}
}
@inproceedings{conf/vlsid/ManikandanVA09,
  title = {FPGA Implementation of Support Vector Machine Based Isolated Digit Recognition System},
  pages = {347-352},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.23},
  crossref = {conf/vlsid/2009},
  author = {J. Manikandan and B. Venkataramani and V. Avanthi}
}
@inproceedings{conf/vlsid/MaheshwariYHL15,
  title = {A Design Approach for Compressor Based Approximate Multipliers},
  pages = {209-214},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.41},
  crossref = {conf/vlsid/2015},
  author = {Naman Maheshwari and Zhixi Yang and Jie Han and Fabrizio Lombardi}
}
@inproceedings{conf/vlsid/SaxenaPL99,
  title = {The Retiming of Single-Phase Clocked Circuits Containing Level-Sensitive Latches},
  pages = {402-407},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745189},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745189},
  author = {Prashant Saxena and Peichen Pan and C. L. Liu}
}
@inproceedings{conf/vlsid/NooshabadiMVN97,
  title = {Micropipeline Architecture for Multiplier-less FIR Filters},
  pages = {451-456},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568175},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568175},
  author = {Saeid Nooshabadi and Juan A. Montiel-Nelson and G. S. Visweswaran and D. Nagchoudhuri}
}
@inproceedings{conf/vlsid/KumarV11,
  title = {Variation-Conscious Formal Timing Verification in RTL},
  pages = {58-63},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.48},
  crossref = {conf/vlsid/2011},
  author = {Jayanand Asok Kumar and Shobha Vasudevan}
}
@inproceedings{conf/vlsid/PatelSMN04,
  title = {An Efficient Method to Generate Test Vectors for Combinational Cell Verification},
  pages = {769-772},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261023},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261023},
  author = {Nirav Patel and M. Srihari and Pooja Maheswari and G. N. Nandakumar}
}
@inproceedings{conf/vlsid/BasuMP13,
  title = {Observability-aware Directed Test Generation for Soft Errors and Crosstalk Faults},
  pages = {291-296},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.203},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.203},
  crossref = {conf/vlsid/2013},
  author = {Kanad Basu and Prabhat Mishra and Priyadarsan Patra}
}
@inproceedings{conf/vlsid/DaveAB05,
  title = {Using Contrapositive Law in an Implication Graph to Identify Logic Redundancies},
  pages = {723-729},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.166},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.166},
  author = {Kunal K. Dave and Vishwani D. Agrawal and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/MoraPRL06,
  title = {Partial Product Reduction Based on Look-Up Tables},
  pages = {399-404},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.130},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.130},
  author = {Higinio Mora Mora and Jerónimo Mora Pascual and José-Luis Sánchez-Romero and F. Pujol López}
}
@inproceedings{conf/vlsid/LahiriDR01,
  title = {Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures},
  pages = {29-35},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902636},
  author = {Kanishka Lahiri and Sujit Dey and Anand Raghunathan}
}
@inproceedings{conf/vlsid/SatheM07,
  title = {Modeling and Analysis of Noise Margin in SET Logic},
  pages = {207-214},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.109},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.109},
  author = {Chaitanya Sathe and Santanu Mahapatra}
}
@inproceedings{conf/vlsid/SomanBVSTP11,
  title = {Ensuring On-Die Power Supply Robustness in High-Performance Designs},
  pages = {220-225},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.62},
  crossref = {conf/vlsid/2011},
  author = {Sreekanth Soman and Amit Brahme and Ramakrishnan Venkatraman and Raashid Shaikh and Santhosh Thiyagaraja and Mahendrasing Patil}
}
@inproceedings{conf/vlsid/WadaMSF00,
  title = {Design for Strong Testability of RTL Data Paths to Provide Complete Fault Efficiency},
  pages = {300-305},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812625},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812625},
  author = {Hiroki Wada and Toshimitsu Masuzawa and Kewal K. Saluja and Hideo Fujiwara}
}
@inproceedings{conf/vlsid/VenkatanarayananB06,
  title = {An Area Efficient Mixed-Signal Test Architecture for Systems-on-a-Chip},
  pages = {161-168},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.39},
  author = {Hari Vijay Venkatanarayanan and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/YanLC06,
  title = {Dynamic Tree Reconstruction with Application to Timing-Constrained Congestion-Driven Global Routing},
  pages = {147-152},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.76},
  author = {Jin-Tai Yan and Chia-Fang Lee and Yen-Hsiang Chen}
}
@proceedings{conf/vlsid/1992,
  title = {Proceedings of the Fifth International Conference on VLSI Design, VLSI Design 1992, Bangalore, India, January 4-7, 1992},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {1992},
  isbn = {0-8186-2465-5},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5279},
  author = {}
}
@inproceedings{conf/vlsid/AgrawalSSY08,
  title = {Addressing the Challenges of Synchronization/Communication and Debugging Support in Hardware/Software Cosimulation},
  pages = {354-361},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.74},
  crossref = {conf/vlsid/2008},
  author = {Banit Agrawal and Timothy Sherwood and Chulho Shin and Simon Yoon}
}
@inproceedings{conf/vlsid/Amiri-KamalabadMF08,
  title = {A Power Efficient Approach to Fault-Tolerant Register File Design},
  pages = {21-26},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.53},
  crossref = {conf/vlsid/2008},
  author = {Mojtaba Amiri-Kamalabad and Seyed Ghassem Miremadi and Mahdi Fazeli}
}
@inproceedings{conf/vlsid/DuarteVIK01,
  title = {Formulation and Validation of an Energy Dissipation Model for the Clock Generation Circuitry and Distribution Networks},
  pages = {248-253},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902668},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902668},
  author = {David Duarte and Narayanan Vijaykrishnan and Mary Jane Irwin and Mahmut T. Kandemir}
}
@inproceedings{conf/vlsid/NairGD01,
  title = {An On-Chip Coupling Capacitance Measurement Technique},
  pages = {495-499},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902707},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902707},
  author = {Pratheep A. Nair and Anubhav Gupta and Madhav P. Desai}
}
@inproceedings{conf/vlsid/Eshraghian97,
  title = {Opto-VLSI Systems for Multimedia Computing},
  pages = {6-9},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567952},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567952},
  author = {Kamran Eshraghian}
}
@inproceedings{conf/vlsid/LavagnoDG02,
  title = {Specification, Modeling and Design Tools for System-on-Chip (Tutorial Abstract)},
  pages = {21-23},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994878},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994878},
  author = {Luciano Lavagno and Sujit Dey and Rajesh K. Gupta}
}
@inproceedings{conf/vlsid/HarjaniH01,
  title = {Tutorial: CMOS Analog Circuits for Wireless Communications},
  pages = {18},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  author = {Ramesh Harjani and Jackson Harvey}
}
@inproceedings{conf/vlsid/Roy09,
  title = {H-NMRU: A Low Area, High Performance Cache Replacement Policy for Embedded Processors},
  pages = {553-558},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.32},
  crossref = {conf/vlsid/2009},
  author = {Sourav Roy}
}
@inproceedings{conf/vlsid/PrasadLLNS10,
  title = {Post Assembly Timing Closure for Multi Million Gate Chips},
  pages = {75-80},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.79},
  crossref = {conf/vlsid/2010},
  author = {Shashank Prasad and Dongzi Liu and Oleg Levitsky and Dave Noice and Shailendra Srivastava}
}
@inproceedings{conf/vlsid/ViraraghavanDA08,
  title = {Voltage and Temperature Scalable Standard Cell Leakage Models Based on Stacks for Statistical Leakage Characterization},
  pages = {667-672},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.38},
  crossref = {conf/vlsid/2008},
  author = {Janakiraman Viraraghavan and Bishnu Prasad Das and Bharadwaj Amrutur}
}
@inproceedings{conf/vlsid/PomeranzR93,
  title = {On the Generation of Weights for Weighted Pseudo Random Testing},
  pages = {69-72},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669641},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@proceedings{conf/vlsid/1996,
  title = {9th International Conference on VLSI Design (VLSI Design 1996), 3-6 January 1996, Bangalore, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {1996},
  isbn = {0-8186-7228-5},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=3519},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1996/7228/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/BesteKT14,
  title = {Layout-Aware Delay Variation Optimization for CNTFET-Based Circuits},
  pages = {393-398},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.74},
  crossref = {conf/vlsid/2014},
  author = {Matthias Beste and Saman Kiamehr and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/vlsid/BrarBKMWB04,
  title = {OaSis: An Application Specific Operating System for an Embedded Environment},
  pages = {776-779},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261026},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261026},
  author = {Gurashish Singh Brar and Susmit Biswas and Sudipta Kundu and Arijit Mukhopadhyay and Pratik Worah and Anupam Basu}
}
@inproceedings{conf/vlsid/GrundyBH97,
  title = {Development of an Analogue Microprocessor},
  pages = {420-424},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568169},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568169},
  author = {D. L. Grundy and M. Bozic and John V. Hatfield}
}
@inproceedings{conf/vlsid/MattheakisS13,
  title = {Polynomial Complexity Asynchronous Control Circuit Synthesis of Concurrent Specifications Based on Burst-Mode FSM Decomposition},
  pages = {251-256},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.196},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.196},
  crossref = {conf/vlsid/2013},
  author = {Pavlos M. Mattheakis and Christos P. Sotiriou}
}
@inproceedings{conf/vlsid/SridharanC06,
  title = {Gate Delay Modeling with Multiple Input Switching for Static (Statistical) Timing Analysis},
  pages = {323-328},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.92},
  author = {Jayashree Sridharan and Tom Chen}
}
@inproceedings{conf/vlsid/PatankarJB99,
  title = {Formal Verification of an ARM Processor},
  pages = {282-287},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745161},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745161},
  author = {Vishnu A. Patankar and Alok Jain and Randal E. Bryant}
}
@inproceedings{conf/vlsid/XuCS07,
  title = {Defect-Aware Synthesis of Droplet-Based Microfluidic Biochips},
  pages = {647-652},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.60},
  author = {Tao Xu and Krishnendu Chakrabarty and Fei Su}
}
@inproceedings{conf/vlsid/SinghBD05,
  title = {Fully Integrated CMOS Frequency Synthesizer for ZigBee Applications},
  pages = {780-783},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.102},
  author = {Saurabh Kumar Singh and T. K. Bhattacharyya and Ashudeb Dutta}
}
@inproceedings{conf/vlsid/QinM14a,
  title = {TECS: Temperature- and Energy-Constrained Scheduling for Multicore Systems},
  pages = {216-221},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.44},
  crossref = {conf/vlsid/2014},
  author = {Xiaoke Qin and Prabhat Mishra}
}
@inproceedings{conf/vlsid/BelaniM97,
  title = {A General Reconfiguration Technique for Fault Tolerant Processor Architectures},
  pages = {360-363},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568153},
  author = {Eshwar Belani and Ravi Mittal}
}
@inproceedings{conf/vlsid/DasguptaMCS94,
  title = {Multiobjective Search in VLSI Design},
  pages = {395-400},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282726},
  author = {Pallab Dasgupta and Prasenjit Mitra and P. P. Chakrabarti and S. C. De Sarkar}
}
@inproceedings{conf/vlsid/PothineniKP08a,
  title = {A Novel Approach to Compute Spatial Reuse in the Design of Custom Instructions},
  pages = {348-353},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.63},
  crossref = {conf/vlsid/2008},
  author = {Nagaraju Pothineni and Anshul Kumar and Kolin Paul}
}
@proceedings{conf/vlsid/1997,
  title = {10th International Conference on VLSI Design (VLSI Design 1997), 4-7 January 1997, Hyderabad, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {1997},
  isbn = {0-8186-7755-4},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4286},
  url = {http://www.computer.org/csdl/proceedings/vlsid/1997/7755/00/index.html},
  author = {}
}
@inproceedings{conf/vlsid/BasuLM99,
  title = {Array Index Allocation under Register Constraints in DSP Programs},
  pages = {330-335},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745175},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745175},
  author = {Anupam Basu and Rainer Leupers and Peter Marwedel}
}
@inproceedings{conf/vlsid/SabadeW04,
  title = {Comparison of Effectiveness of Current Ratio and Delta-IDDQ Tests},
  pages = {889-894},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261043},
  author = {Sagar S. Sabade and D. M. H. Walker}
}
@inproceedings{conf/vlsid/Orton06,
  title = {Small, Smart, Intelligent and Interactive Handheld Devices},
  pages = {25},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.147},
  author = {David E. Orton}
}
@inproceedings{conf/vlsid/VoonDL92,
  title = {Quasi-Linear FSMS and their Application to the Generation of Deterministic and Pseudo-random Test Vectors},
  pages = {350-351},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658082},
  crossref = {conf/vlsid/1992},
  author = {Lew Fock Chong Lew Yan Voon and Christian Dufaza and Christian Landrault}
}
@inproceedings{conf/vlsid/BhatJ05,
  title = {Power Optimization in Current Mode Circuits},
  pages = {175-180},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.139},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.139},
  author = {M. S. Bhat and H. S. Jamadagni}
}
@inproceedings{conf/vlsid/MarikP04,
  title = {Energy-aware Logic Synthesis and Technology Mapping for MUX-based FPGAs},
  pages = {73-78},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260905},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260905},
  author = {Maitrali Marik and Ajit Pal}
}
@inproceedings{conf/vlsid/PandaRCK07,
  title = {Simulation Based Verification using Temporally Attributed Boolean Logic},
  pages = {57-62},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.141},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.141},
  author = {S. K. Panda and Arnab Roy 0001 and P. P. Chakrabarti and Rajeev Kumar}
}
@inproceedings{conf/vlsid/SubrayaKK95,
  title = {An HOL based framework for design of correct high level synthesizers},
  pages = {249-254},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512118},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512118},
  author = {B. M. Subraya and Anshul Kumar and Shashi Kumar}
}
@inproceedings{conf/vlsid/SinhaSD01,
  title = {Partitioning Routing Area into Zones with Distinct Pins},
  pages = {345-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902683},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902683},
  author = {Koushik Sinha and Susmita Sur-Kolay and Bhargab B. Bhattacharya and P. S. Dasgupta}
}
@inproceedings{conf/vlsid/GuptaK04a,
  title = {Intra-Bus Crosstalk Estimation Using Word-Level Statistics},
  pages = {449-454},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260963},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260963},
  author = {Suvodeep Gupta and Srinivas Katkoori}
}
@inproceedings{conf/vlsid/YoonCH97,
  title = {Optimal Design of Checksum-Based Checkers for Fault Detection in Linear Analog Circuits},
  pages = {393-397},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568161},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568161},
  author = {Heebyung Yoon and Abhijit Chatterjee and Joseph L. A. Hughes}
}
@inproceedings{conf/vlsid/MonthieSY13,
  title = {Impact of Power Supply Noise on Clock Jitter in High-Speed DDR Memory Interfaces},
  pages = {262-266},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.198},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.198},
  crossref = {conf/vlsid/2013},
  author = {Jim Monthie and Vineet Sreekumar and Ranjit Yashwante}
}
@proceedings{conf/vlsid/2004,
  title = {17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India},
  booktitle = {VLSI Design},
  publisher = {IEEE Computer Society},
  year = {2004},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8911},
  url = {http://www.computer.org/csdl/proceedings/vlsid/2004/2072/00/index.html},
  isbn = {0-7695-2072-3},
  author = {}
}
@inproceedings{conf/vlsid/MuttrejaMJ08,
  title = {Threshold Voltage Control through Multiple Supply Voltages for Power-Efficient FinFET Interconnects},
  pages = {220-227},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.117},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.117},
  crossref = {conf/vlsid/2008},
  author = {Anish Muttreja and Prateek Mishra and Niraj K. Jha}
}
@inproceedings{conf/vlsid/BhaduriSGG07,
  title = {Scalable techniques and tools for reliability analysis of large circuits},
  pages = {705-710},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.139},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.139},
  author = {Debayan Bhaduri and Sandeep K. Shukla and Paul S. Graham and Maya Gokhale}
}
@inproceedings{conf/vlsid/RodriguesKK14,
  title = {Performance and Power Benefits of Sharing Execution Units between a High Performance Core and a Low Power Core},
  pages = {204-209},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.42},
  crossref = {conf/vlsid/2014},
  author = {Rance Rodrigues and Israel Koren and Sandip Kundu}
}
@inproceedings{conf/vlsid/Singh15,
  title = {Embedded Tutorial ET1: Better-than-Worst-Case Timing Designs},
  pages = {19-20},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.118},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.118},
  crossref = {conf/vlsid/2015},
  author = {Adit D. Singh}
}
@inproceedings{conf/vlsid/BabuC05,
  title = {Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder},
  pages = {255-260},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.74},
  author = {Hafiz Md. Hasan Babu and Ahsan Raja Chowdhury}
}
@inproceedings{conf/vlsid/WatanabeK04,
  title = {An Optically Differential Reconfigurable Gate Array with a partial reconfiguration optical system and its power consumption estimation},
  pages = {735-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261015},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261015},
  author = {Minoru Watanabe and Fuminori Kobayashi}
}
@inproceedings{conf/vlsid/GonzalezM03,
  title = {Comparison of Bistable Circuits Based on Resonant-Tunneling Diodes},
  pages = {493-492},
  year = {2003},
  crossref = {conf/vlsid/2003},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2003.1183182},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183182},
  author = {Alejandro F. González and Pinaki Mazumder}
}
@inproceedings{conf/vlsid/AdhikariDGP12,
  title = {Tutorial T1: Design of Mixed-Signal Systems using SystemC AMS Extensions},
  pages = {11-12},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.28},
  crossref = {conf/vlsid/2012},
  author = {Sumit Adhikari and Markus Damm and Christoph Grimm 0001 and François Pêcheux}
}
@inproceedings{conf/vlsid/VenkataramaniA13,
  title = {Reducing Test Time of Power Constrained Test by Optimal Selection of Supply Voltage},
  pages = {273-278},
  year = {2013},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2013.200},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2013.200},
  crossref = {conf/vlsid/2013},
  author = {Praveen Venkataramani and Vishwani D. Agrawal}
}
@inproceedings{conf/vlsid/SriramK96,
  title = {Behavioral Modeling of an ATM Switch using SpecCharts},
  pages = {19-22},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489447},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489447},
  author = {A. Sriram and Fadi J. Kurdahi}
}
@inproceedings{conf/vlsid/DastidarC05,
  title = {A Verification System for Transient Response of Analog Circuits Using Model Checking},
  pages = {195-200},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.38},
  author = {Tathagato Rai Dastidar and P. P. Chakrabarti}
}
@inproceedings{conf/vlsid/PrabhakaranBCS99,
  title = {Simultaneous Scheduling, Binding and Floorplanning for Interconnect Power Optimization},
  pages = {423-427},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745192},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745192},
  author = {Pradeep Prabhakaran and Prithviraj Banerjee and Jim E. Crenshaw and Majid Sarrafzadeh}
}
@inproceedings{conf/vlsid/MarconWPP14,
  title = {Pre-mapping Algorithm for Heterogeneous MPSoCs},
  pages = {252-257},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.50},
  crossref = {conf/vlsid/2014},
  author = {César A. M. Marcon and Thais Webber and Leticia B. Poehls and Igor K. Pinotti}
}
@inproceedings{conf/vlsid/BabuICC04,
  title = {Synthesis of Full-Adder Circuit Using Reversible Logic},
  pages = {757-760},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261020},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261020},
  author = {Hafiz Md. Hasan Babu and Md. Rafiqul Islam 0001 and Syed Mostahed Ali Chowdhury and Ahsan Raja Chowdhury}
}
@inproceedings{conf/vlsid/Rajgopal96,
  title = {Challenges in Low Power Microprocessor Design},
  pages = {329-330},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489625},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489625},
  author = {Suresh Rajgopal}
}
@inproceedings{conf/vlsid/NandakumarPRK05,
  title = {Application of Douglas-Peucker Algorithm to Generate Compact but Accurate IBIS Models},
  pages = {757-761},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.56},
  author = {G. N. Nandakumar and Nirav Patel and Raghunatha Reddy and Makeshwar Kothandaraman}
}
@inproceedings{conf/vlsid/MohammadiSRCNRV15,
  title = {A Flexible Scalable Hardware Architecture for Radial Basis Function Neural Networks},
  pages = {505-510},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.91},
  crossref = {conf/vlsid/2015},
  author = {Mahnaz Mohammadi and Nitin Satpute and Rohit Ronge and Jayesh R. Chandiramani and S. K. Nandy and Aamir Raihan and Tanmay Verma and Ranjani Narayan and Sukumar Bhattacharya}
}
@inproceedings{conf/vlsid/Hemmady12,
  title = {Tutorial T7B: Optimally Addressing Verification Constraint Complexity for Effective Functional Convergence},
  pages = {27},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.35},
  crossref = {conf/vlsid/2012},
  author = {Shankar Hemmady}
}
@inproceedings{conf/vlsid/MitraC93,
  title = {A Scheme for Synthesizing Testable VLSI Designs with Minimum Area Overhead},
  pages = {112},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669657},
  author = {Biswadip Mitra and Parimal Pal Chaudhuri}
}
@inproceedings{conf/vlsid/SarkarCK06,
  title = {Frame Based Fair Multiprocessor Scheduler: A Fast Fair Algorithm for Real-Time Embedded Systems},
  pages = {677-682},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.90},
  author = {Arnab Sarkar and P. P. Chakrabarti and Rajeev Kumar}
}
@inproceedings{conf/vlsid/KannanGSDK08,
  title = {PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors},
  pages = {421-427},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.84},
  crossref = {conf/vlsid/2008},
  author = {Deepa Kannan and Aseem Gupta and Aviral Shrivastava and Nikil D. Dutt and Fadi J. Kurdahi}
}
@inproceedings{conf/vlsid/KhurshidM14,
  title = {A Hardware Intensive Approach for Efficient Implementation of Numerical Integration for FPGA Platforms},
  pages = {312-317},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.60},
  crossref = {conf/vlsid/2014},
  author = {Burhan Khurshid and Roohie Naaz Mir}
}
@inproceedings{conf/vlsid/KunduP11,
  title = {Improving Android Performance and Energy Efficiency},
  pages = {256-261},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.63},
  crossref = {conf/vlsid/2011},
  author = {Tapas Kumar Kundu and Kolin Paul}
}
@inproceedings{conf/vlsid/VenkatramanNR98a,
  title = {A New Tuning Scheme for Continuous Time Filters},
  pages = {150-154},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646594},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646594},
  author = {Srinivasan Venkatraman and Srikanth Natarajan and K. Radhakrishna Rao}
}
@inproceedings{conf/vlsid/BhaskarPCK05,
  title = {A Universal Random Test Generator for Functional Verification of Microprocessors and System-on-Chip},
  pages = {207-212},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.37},
  author = {K. Uday Bhaskar and M. Prasanth and G. Chandramouli and V. Kamakoti}
}
@inproceedings{conf/vlsid/AbdullaRK98a,
  title = {On-Chip Signature Checking for Embedded Memories},
  pages = {558-563},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646664},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646664},
  author = {Mohammed Fadle Abdulla and C. P. Ravikumar and Anshul Kumar}
}
@inproceedings{conf/vlsid/ChatterjeeKN96,
  title = {Low-cost DC built-in self-test of linear analog circuits using checksums},
  pages = {230-233},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489490},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489490},
  author = {Abhijit Chatterjee and Bruce C. Kim and Naveena Nagi}
}
@inproceedings{conf/vlsid/RavikumarDDHKK05,
  title = {A Framework for Distributed and Hierarchical Design-for-Test},
  pages = {497-503},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.11},
  author = {C. P. Ravikumar and R. Dandamudi and V. R. Devanathan and N. Haldar and K. Kiran and P. S. Vijay Kumar}
}
@inproceedings{conf/vlsid/BenmansourM04,
  title = {A Tuned Wideband LNA in 0.25?I`m IBM Process For RF Communication Applications},
  pages = {631-634},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260990},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260990},
  author = {M. Benmansour and P. R. Mukund}
}
@inproceedings{conf/vlsid/JonesCL07,
  title = {Dynamically Optimizing FPGA Applications by Monitoring Temperature and Workloads},
  pages = {391-400},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.68},
  author = {Phillip H. Jones and Young H. Cho and John W. Lockwood}
}
@inproceedings{conf/vlsid/Keitel-ShulzWCP01,
  title = {Embedded Memories in System Design: Technology, Application, Design and Tools},
  pages = {5-6},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2001.10005},
  author = {Doris Keitel-Schulz and Norbert Wehn and Francky Catthoor and Preeti Ranjan Panda}
}
@inproceedings{conf/vlsid/Meng98,
  title = {Invited Address: A Wireless Portable Video-On-Demand System},
  pages = {4-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646570},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646570},
  author = {Teresa H. Y. Meng}
}
@inproceedings{conf/vlsid/FujiwaraOINKY09,
  title = {A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection},
  pages = {295-300},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.54},
  crossref = {conf/vlsid/2009},
  author = {Hidehiro Fujiwara and Shunsuke Okumura and Yusuke Iguchi and Hiroki Noguchi and Hiroshi Kawaguchi and Masahiko Yoshimoto}
}
@inproceedings{conf/vlsid/VishwanathOI92,
  title = {ECube: An Efficient Architecture for Analyzing Time-Varying Spectra},
  pages = {221-226},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658051},
  crossref = {conf/vlsid/1992},
  author = {Mohan Vishwanath and Robert Michael Owens and Mary Jane Irwin}
}
@inproceedings{conf/vlsid/PomeranzR97a,
  title = {On Full Reset as a Design-For-Testability Technique},
  pages = {534-536},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568201},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568201},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/HeoPR97,
  title = {Rapid Synthesis of Multi-Chip Systems},
  pages = {62-68},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567962},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567962},
  author = {Dong-Hyun Heo and Alice C. Parker and C. P. Ravikumar}
}
@inproceedings{conf/vlsid/BrejG05,
  title = {A Quasi-Delay-Insensitive Method to Overcome Transistor Variation},
  pages = {368-373},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.30},
  author = {C. Brej and Jim D. Garside}
}
@inproceedings{conf/vlsid/ThapliyalR12,
  title = {Tutorial T2: Reversible Logic: Fundamentals and Applications in Ultra-Low Power, Fault Testing and Emerging Nanotechnologies, and Challenges in Future},
  pages = {13-15},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.29},
  crossref = {conf/vlsid/2012},
  author = {Himanshu Thapliyal and Nagarajan Ranganathan}
}
@inproceedings{conf/vlsid/MenonMJT94,
  title = {The Effect of Built-In Current Sensors (BICS) on Operational and Test Performance},
  pages = {187-190},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282682},
  author = {Sankaran M. Menon and Yashwant K. Malaiya and Anura P. Jayasumana and Carol Q. Tong}
}
@inproceedings{conf/vlsid/GhoshMPCM08,
  title = {A New Approach for Estimation of On-Resistance and Current Distribution in Power Array Layouts},
  pages = {331-336},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.87},
  crossref = {conf/vlsid/2008},
  author = {Jyotirmoy Ghosh and Siddhartha Mukhopadhyay and Amit Patra and Barry Culpepper and Tawen Mei}
}
@inproceedings{conf/vlsid/HanP02,
  title = {SWASAD: An ASIC Design for High Speed DNA Sequence Matching},
  pages = {541-546},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994975},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994975},
  author = {Tony Han and Sri Parameswaran}
}
@inproceedings{conf/vlsid/SethuramWCB07,
  title = {Zero Cost Test Point Insertion Technique for Structured ASICs},
  pages = {357-363},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.181},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.181},
  author = {Rajamani Sethuram and Seongmoon Wang and Srimat T. Chakradhar and Michael L. Bushnell}
}
@inproceedings{conf/vlsid/NandaDR97,
  title = {A New Methodology for the Design of Asynchronous Digital Circuits},
  pages = {342-347},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568101},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568101},
  author = {K. Nanda and S. K. Desai and S. K. Roy}
}
@inproceedings{conf/vlsid/YoshidaYIA02,
  title = {Logic Synthesis for AND-XOR-OR Type Sense-Amplifying PLA},
  pages = {166-171},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994912},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994912},
  author = {Hiroaki Yoshida and Hiroaki Yamaoka and Makoto Ikeda and Kunihiro Asada}
}
@inproceedings{conf/vlsid/ThackerBM99,
  title = {Timed Circuit Synthesis Using Implicit Methods},
  pages = {181-188},
  year = {1999},
  crossref = {conf/vlsid/1999},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1999.745146},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1999.745146},
  author = {Robert A. Thacker and Wendy Belluomini and Chris J. Myers}
}
@inproceedings{conf/vlsid/MillicanS14,
  title = {A Test Partitioning Technique for Scheduling Tests for Thermally Constrained 3D Integrated Circuits},
  pages = {20-25},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.11},
  crossref = {conf/vlsid/2014},
  author = {Spencer K. Millican and Kewal K. Saluja}
}
@inproceedings{conf/vlsid/ZhangHOKB11,
  title = {A Statistical Learning Based Modeling Approach and Its Application in Leakage Library Characterization},
  pages = {106-111},
  year = {2011},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2011.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2011.23},
  crossref = {conf/vlsid/2011},
  author = {M. Zhang and R. Haussler and Markus Olbrich and Harald Kinzelbach and Erich Barke}
}
@inproceedings{conf/vlsid/SherigarMKD98,
  title = {A Pipelined Parallel Processor to Implement MD4 Message Digest Algorithm on Xilinx FPGA},
  pages = {394-399},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646640},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646640},
  author = {M. Bhaskar Sherigar and A. S. Mahadevan and K. Senthil Kumar and Sumam David}
}
@inproceedings{conf/vlsid/GopiM95,
  title = {A VLSI architecture for the computation of NURBS patches},
  pages = {326-331},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512133},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512133},
  author = {Meenakshisundaram Gopi and Swami Manohar}
}
@inproceedings{conf/vlsid/MadathilRCMGBU00,
  title = {A Framework for Cost vs. Performance Tradeoffs in the Design of Digital Signal Processor Cores},
  pages = {468-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812651},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812651},
  author = {Karthikeyan Madathil and Jagdish C. Rao and Subash G. Chandar and Amitabh Menon and Avinash K. Gautam and Amit M. Brahme and H. Udayakumar}
}
@inproceedings{conf/vlsid/ViswanathVA09,
  title = {Dedicated Rewriting: Automatic Verification of Low Power Transformations in RTL},
  pages = {77-82},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.85},
  crossref = {conf/vlsid/2009},
  author = {Vinod Viswanath and Shobha Vasudevan and Jacob A. Abraham}
}
@inproceedings{conf/vlsid/DattaS08,
  title = {Formal Verification of a Public-Domain DDR2 Controller Design},
  pages = {475-480},
  year = {2008},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.2008.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.94},
  crossref = {conf/vlsid/2008},
  author = {Abhishek Datta and Vigyan Singhal}
}
@inproceedings{conf/vlsid/CuiSM02,
  title = {A Novel Method to Improve the Test Efficiency of VLSI Tests},
  pages = {499-504},
  year = {2002},
  crossref = {conf/vlsid/2002},
  booktitle = {VLSI Design},
  doi = {10.1109/ASPDAC.2002.994969},
  url = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994969},
  author = {Hailong Cui and Sharad C. Seth and Shashank K. Mehta}
}
@inproceedings{conf/vlsid/Mazumdar93,
  title = {A Multilayered Feed Forward Neural Network Suitable for VLSI Implementation},
  pages = {108},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669653},
  author = {Himanshu S. Mazumdar}
}
@inproceedings{conf/vlsid/Martin00,
  title = {Surviving the SOC Revolution: The Platform Approach to SOC Design},
  pages = {325-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2000.10015},
  author = {Grant Martin}
}
@inproceedings{conf/vlsid/Engibou96,
  title = {The New Electronics Industry},
  pages = {10},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.1996.10019},
  author = {Thomas J. Engibou}
}
@inproceedings{conf/vlsid/ZhangSB05,
  title = {On Finding Consecutive Test Vectors in a Random Sequence for Energy-Aware BIST Design},
  pages = {491-496},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.128},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.128},
  author = {Sheng Zhang and Sharad C. Seth and Bhargab B. Bhattacharya}
}
@inproceedings{conf/vlsid/KaliannanP14,
  title = {A Low Power CMOS Imager Based on Distributed Compressed Sensing},
  pages = {534-538},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.99},
  crossref = {conf/vlsid/2014},
  author = {Bhuvanan Kaliannan and Vijaya Sankara Rao Pasupureddi}
}
@inproceedings{conf/vlsid/ChakrabortyCMR06,
  title = {Handling Constraints in Multi-Objective GA for Embedded System Design},
  pages = {305-310},
  year = {2006},
  crossref = {conf/vlsid/2006},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2006.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.95},
  author = {Biman Chakraborty and Ting Chen and Tulika Mitra and Abhik Roychoudhury}
}
@inproceedings{conf/vlsid/DasS95,
  title = {Parallel algorithms for single row routing in narrow streets},
  pages = {13-18},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512070},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512070},
  author = {S. Das and Sanjeev Saxena}
}
@inproceedings{conf/vlsid/MishraC09,
  title = {Efficient Techniques for Directed Test Generation Using Incremental Satisfiability},
  pages = {65-70},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.72},
  crossref = {conf/vlsid/2009},
  author = {Prabhat Mishra and Mingsong Chen}
}
@inproceedings{conf/vlsid/LodhaGBB98,
  title = {Real Time Collision Detection and Avoidance: A Case Study for Design Space Exploration in HW-SW Codesign},
  pages = {97-},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646585},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646585},
  author = {Sandeep K. Lodha and Shashank Gupta and M. Balakrishnan and Subhashis Banerjee}
}
@inproceedings{conf/vlsid/AhujaZLS10,
  title = {A Methodology for Power Aware High-Level Synthesis of Co-processors from Software Algorithms},
  pages = {282-287},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.58},
  crossref = {conf/vlsid/2010},
  author = {Sumit Ahuja and Wei Zhang and Avinash Lakshminarayana and Sandeep K. Shukla}
}
@inproceedings{conf/vlsid/ChakradharGR97,
  title = {Deriving Signal Constraints to Accelerate Sequential Test Generation},
  pages = {488-494},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568182},
  author = {Srimat T. Chakradhar and Vijay Gangaram and Steven G. Rothweiler}
}
@inproceedings{conf/vlsid/AgarwalS94,
  title = {On the Synthesis of Gate Matrix Layout},
  pages = {203-206},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282685},
  author = {Reena Agarwal and Indranil Sengupta}
}
@inproceedings{conf/vlsid/ManoharSVB12,
  title = {Bidirectional Single-Supply Level Shifter with Wide Voltage Range for Efficient Power Management},
  pages = {125-130},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.58},
  crossref = {conf/vlsid/2012},
  author = {Sujan K. Manohar and Vinod K. Somasundar and Ramakrishnan Venkatasubramanian and Poras T. Balsara}
}
@inproceedings{conf/vlsid/KrishnakumarSRPG95,
  title = {A single chip, pipelined, cascadable, multichannel, signal processor},
  pages = {150-155},
  year = {1995},
  crossref = {conf/vlsid/1995},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1995.512095},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512095},
  author = {S. Krishnakumar and P. Suresh and S. Sadashiva Rao and M. P. Pareek and R. Gupta}
}
@inproceedings{conf/vlsid/IyerS07,
  title = {Tutorial T2: Organic Electronics: Technology, Devices, Circuits, and Applications},
  pages = {4},
  year = {2007},
  crossref = {conf/vlsid/2007},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2007.166},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.166},
  author = {S. Sundar Kumar Iyer and Vivek Subramanian}
}
@inproceedings{conf/vlsid/Vucurevich05,
  title = {65nm Omnibudsman},
  pages = {25},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.5},
  author = {Ted Vucurevich}
}
@inproceedings{conf/vlsid/JamoussiKM92,
  title = {A New Variable Testability Measure: a Concept for Data-Flow Testability Evaluation},
  pages = {239-244},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658054},
  crossref = {conf/vlsid/1992},
  author = {M. Jamoussi and B. Kaminaka and D. Mukhedkar}
}
@inproceedings{conf/vlsid/SundararamanGV01,
  title = {Application Specific Macro Based Synthesis},
  pages = {317-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902679},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902679},
  author = {Sujatha Sundararaman and Sriram Govindarajan and Ranga Vemuri}
}
@inproceedings{conf/vlsid/MerkelK15,
  title = {Comparison of Off-Chip Training Methods for Neuromemristive Systems},
  pages = {99-104},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.22},
  crossref = {conf/vlsid/2015},
  author = {Cory E. Merkel and Dhireesha Kudithipudi}
}
@inproceedings{conf/vlsid/Karatsu93,
  title = {On the History and Future Detecion of VLSI Design and CAD - Japanese Perspective},
  pages = {3-4},
  year = {1993},
  crossref = {conf/vlsid/1993},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1993.669621},
  author = {Osamu Karatsu}
}
@inproceedings{conf/vlsid/KadiyalaS15,
  title = {On-the-Fly Mapping for Synthesizing Dynamic Domino Circuits},
  pages = {458-463},
  year = {2015},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2015.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.83},
  crossref = {conf/vlsid/2015},
  author = {Sai Praveen Kadiyala and Debasis Samanta}
}
@inproceedings{conf/vlsid/MillbergNTKJ04,
  title = {The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip},
  pages = {693-696},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1261005},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261005},
  author = {Mikael Millberg and Erland Nilsson and Rikard Thid and Shashi Kumar and Axel Jantsch}
}
@inproceedings{conf/vlsid/GuptaNB12,
  title = {Self-Induced Supply Noise Reduction Technique in GBPS Rate Transmitters},
  pages = {92-95},
  year = {2012},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2012.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.52},
  crossref = {conf/vlsid/2012},
  author = {Nitin Gupta and Tapas Nandy and Phalguni Bala}
}
@inproceedings{conf/vlsid/RanaB92,
  title = {CPM Pole-Zero Computation Using The Generalized Eigenproblem Approach},
  pages = {277-280},
  year = {1992},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1992.658062},
  crossref = {conf/vlsid/1992},
  author = {Ram Singh Rana and A. B. Bhattacharyya}
}
@inproceedings{conf/vlsid/JainCCH98,
  title = {Simulation and Synthesis of VLSI Communication Systems},
  pages = {336-341},
  year = {1998},
  crossref = {conf/vlsid/1998},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1998.646629},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646629},
  author = {Rajeev Jain and Charles Chien and Etan G. Cohen and Leader Ho}
}
@inproceedings{conf/vlsid/RavikumarJD97,
  title = {Faster Fault Simulation Through Distributed Computing},
  pages = {482-487},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.568181},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.568181},
  author = {C. P. Ravikumar and Vikas Jain and Anurag Dod}
}
@inproceedings{conf/vlsid/ShahDS00,
  title = {Inductance Characterization of Small Interconnects Using Test-Signal Method},
  pages = {376-},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812636},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812636},
  author = {Jeegar Tilak Shah and Madhav P. Desai and Sugata Sanyal}
}
@inproceedings{conf/vlsid/BatterywalaN01,
  title = {Spectral Algorithm To Compute And Synthesize Reduced Order Passive Models For Arbitrary Rc Multiports},
  pages = {500-},
  year = {2001},
  crossref = {conf/vlsid/2001},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2001.902708},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902708},
  author = {Shabbir H. Batterywala and H. Narayanan}
}
@inproceedings{conf/vlsid/PomeranzR10a,
  title = {Identifying Tests for Logic Fault Models Involving Subsets of Lines without Fault Enumeration},
  pages = {39-44},
  year = {2010},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2010.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2010.16},
  crossref = {conf/vlsid/2010},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/SomaniCP05,
  title = {A Hierarchical Cost Tree Mutation Approach to Optimization of Analog Circuits},
  pages = {535-538},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.13},
  author = {Abhishek Somani and P. P. Chakrabarti and Amit Patra}
}
@inproceedings{conf/vlsid/CherubalC00,
  title = {An Efficient Hierarchical Fault Isolation Technique for Mixed-Signal Boards},
  pages = {550-555},
  year = {2000},
  crossref = {conf/vlsid/2000},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2000.812665},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812665},
  author = {Sasikumar Cherubal and Abhijit Chatterjee}
}
@inproceedings{conf/vlsid/RavikumarR96,
  title = {Genetic Algorithms for Scan Path Design},
  pages = {118-121},
  year = {1996},
  crossref = {conf/vlsid/1996},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1996.489469},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1996.489469},
  author = {C. P. Ravikumar and Rajamani Rajarajan}
}
@inproceedings{conf/vlsid/MolitorSW94,
  title = {Two-Layer Wiring with Pin Preassignments is Easier if the Power Supply Nets are Already Generated},
  pages = {149-154},
  year = {1994},
  crossref = {conf/vlsid/1994},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1994.282674},
  author = {Paul Molitor and Uwe Sparmann and Dorothea Wagner}
}
@inproceedings{conf/vlsid/Zhongliang04,
  title = {Neural Network Model for Testing Stuck-at and Delay Faults in Digital Circuit},
  pages = {499-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260970},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260970},
  author = {Pan Zhongliang}
}
@inproceedings{conf/vlsid/KajiharaKPR97,
  title = {A Method for Identifying Robust Dependent and Functionally Unsensitizable Paths},
  pages = {82-87},
  year = {1997},
  crossref = {conf/vlsid/1997},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.1997.567965},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567965},
  author = {Seiji Kajihara and Kozo Kinoshita and Irith Pomeranz and Sudhakar M. Reddy}
}
@inproceedings{conf/vlsid/BiegerHJKS04,
  title = {Rapid Prototyping for Configurable System-on-a-Chip Platforms: A Simulation Based Approach},
  pages = {577-},
  year = {2004},
  crossref = {conf/vlsid/2004},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2004.1260981},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260981},
  author = {Jens Bieger and Sorin A. Huss and Michael Jung and Stephan Klaus and Thomas Steininger}
}
@inproceedings{conf/vlsid/KaddiRS14,
  title = {Active Cooling Technique for Efficient Heat Mitigation in 3D-ICs},
  pages = {495-498},
  year = {2014},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSID.2014.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.92},
  crossref = {conf/vlsid/2014},
  author = {Pramod Kaddi and Basireddy Karunakar Reddy and Shiv Gobind Singh}
}
@inproceedings{conf/vlsid/GoelM05,
  title = {Gate Leakage and Its Reduction in Deep Submicron SRAM},
  pages = {606-611},
  year = {2005},
  crossref = {conf/vlsid/2005},
  booktitle = {VLSI Design},
  doi = {10.1109/ICVD.2005.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.103},
  author = {Ankur Goel and Baquer Mazhari}
}
@inproceedings{conf/vlsid/YotsuyanagiHTYAHTT09,
  title = {Fault Effect of Open Faults Considering Adjacent Signal Lines in a 90 nm IC},
  pages = {91-96},
  year = {2009},
  booktitle = {VLSI Design},
  doi = {10.1109/VLSI.Design.2009.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.60},
  crossref = {conf/vlsid/2009},
  author = {Hiroyuki Yotsuyanagi and Masaki Hashizume and Toshiyuki Tsutsumi and Koji Yamazaki and Takashi Aikyo and Yoshinobu Higami and Hiroshi Takahashi and Yuzo Takamatsu}
}
