43
0 /block1/conv1/Conv Conv outputAdjNodes 1 1 inputAdjNodes 0 img diagInfo 
1 /block1/gate/Relu Relu outputAdjNodes 1 2 inputAdjNodes 1 0 diagInfo 
2 /block1/conv2/Conv Conv outputAdjNodes 1 3 inputAdjNodes 1 1 diagInfo 
3 /block1/gate_1/Relu Relu outputAdjNodes 2 4 36 inputAdjNodes 1 2 diagInfo 
4 /pool2/MaxPool MaxPool outputAdjNodes 2 5 6 inputAdjNodes 1 3 diagInfo 
5 /block2/downsample/Conv Conv outputAdjNodes 1 9 inputAdjNodes 1 4 diagInfo 
6 /block2/conv1/Conv Conv outputAdjNodes 1 7 inputAdjNodes 1 4 diagInfo 
7 /block2/gate/Relu Relu outputAdjNodes 1 8 inputAdjNodes 1 6 diagInfo 
8 /block2/conv2/Conv Conv outputAdjNodes 1 9 inputAdjNodes 1 7 diagInfo 
9 /block2/Add Add outputAdjNodes 1 10 inputAdjNodes 2 8 5 diagInfo 
10 /block2/gate_1/Relu Relu outputAdjNodes 2 11 33 inputAdjNodes 1 9 diagInfo 
11 /pool4_1/MaxPool MaxPool outputAdjNodes 1 12 inputAdjNodes 1 10 diagInfo 
12 /pool4_2/MaxPool MaxPool outputAdjNodes 2 13 14 inputAdjNodes 1 11 diagInfo 
13 /block3/downsample/Conv Conv outputAdjNodes 1 17 inputAdjNodes 1 12 diagInfo 
14 /block3/conv1/Conv Conv outputAdjNodes 1 15 inputAdjNodes 1 12 diagInfo 
15 /block3/gate/Relu Relu outputAdjNodes 1 16 inputAdjNodes 1 14 diagInfo 
16 /block3/conv2/Conv Conv outputAdjNodes 1 17 inputAdjNodes 1 15 diagInfo 
17 /block3/Add Add outputAdjNodes 1 18 inputAdjNodes 2 16 13 diagInfo 
18 /block3/gate_1/Relu Relu outputAdjNodes 2 19 30 inputAdjNodes 1 17 diagInfo 
19 /pool4_1_1/MaxPool MaxPool outputAdjNodes 1 20 inputAdjNodes 1 18 diagInfo 
20 /pool4_2_1/MaxPool MaxPool outputAdjNodes 2 21 22 inputAdjNodes 1 19 diagInfo 
21 /block4/downsample/Conv Conv outputAdjNodes 1 25 inputAdjNodes 1 20 diagInfo 
22 /block4/conv1/Conv Conv outputAdjNodes 1 23 inputAdjNodes 1 20 diagInfo 
23 /block4/gate/Relu Relu outputAdjNodes 1 24 inputAdjNodes 1 22 diagInfo 
24 /block4/conv2/Conv Conv outputAdjNodes 1 25 inputAdjNodes 1 23 diagInfo 
25 /block4/Add Add outputAdjNodes 1 26 inputAdjNodes 2 24 21 diagInfo 
26 /block4/gate_1/Relu Relu outputAdjNodes 1 27 inputAdjNodes 1 25 diagInfo 
27 /conv4/Conv Conv outputAdjNodes 1 28 inputAdjNodes 1 26 diagInfo 
28 /gate_3/Relu Relu outputAdjNodes 1 29 inputAdjNodes 1 27 diagInfo 
29 /upsample32/Resize Resize outputAdjNodes 1 38 inputAdjNodes 1 28 diagInfo SUGGESTION -- [TIDL_ResizeLayer]  Resize kernel with non-power of 2 resize ratio is not optimal.
30 /conv3/Conv Conv outputAdjNodes 1 31 inputAdjNodes 1 18 diagInfo 
31 /gate_2/Relu Relu outputAdjNodes 1 32 inputAdjNodes 1 30 diagInfo 
32 /upsample8/Resize Resize outputAdjNodes 1 38 inputAdjNodes 1 31 diagInfo SUGGESTION -- [TIDL_ResizeLayer]  Resize kernel with non-power of 2 resize ratio is not optimal.
33 /conv2/Conv Conv outputAdjNodes 1 34 inputAdjNodes 1 10 diagInfo 
34 /gate_1/Relu Relu outputAdjNodes 1 35 inputAdjNodes 1 33 diagInfo 
35 /upsample2/Resize Resize outputAdjNodes 1 38 inputAdjNodes 1 34 diagInfo INFORMATION -- [TIDL_ResizeLayer]  Any resize ratio which is power of 2 and greater than 4 will be placed by combination of 4x4 resize layer and 2x2 resize layer. For example a 8x8 resize will be replaced by 4x4 resize followed by 2x2 resize.
36 /conv1/Conv Conv outputAdjNodes 1 37 inputAdjNodes 1 3 diagInfo 
37 /gate/Relu Relu outputAdjNodes 1 38 inputAdjNodes 1 36 diagInfo 
38 /Concat Concat outputAdjNodes 1 39 inputAdjNodes 4 37 35 32 29 diagInfo 
39 /convhead2/Conv Conv outputAdjNodes 2 40 42 inputAdjNodes 1 38 diagInfo 
40 /Slice_1 Slice outputAdjNodes 1 41 inputAdjNodes 1 39 diagInfo 
41 /Sigmoid Sigmoid outputAdjNodes 0 output inputAdjNodes 1 40 diagInfo 
42 /Slice Slice outputAdjNodes 0 132 inputAdjNodes 1 39 diagInfo 
