Loading db file '/eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine iir line 49 in file
		'../rtl/iir.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      b0_i_reg       | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
|        x_reg        | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      vin_i_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b1_i_reg       | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
|      a1_i_reg       | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine iir line 70 in file
		'../rtl/iir.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      VOUT_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      DOUT_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine iir line 88 in file
		'../rtl/iir.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       sw_reg        | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (iir)
Elaborated 1 design.
Current design is now 'iir'.
1
