rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/../Surelog/tests/OneFF/dut.v" TOP_MODULE="dut" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/OneFF/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] Surelog/tests/OneFF/dut.v:2:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] Surelog/tests/OneFF/dut.v:2:1: Compile module "work@dut".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] Surelog/tests/OneFF/dut.v:2:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:d
    |vpiFullName:work@dut.d
  |vpiNet:
  \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
  |vpiNet:
  \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiNet:
  \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:q
    |vpiFullName:work@dut.q
    |vpiNetType:48
  |vpiPort:
  \_port: (d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiTypedef:
    \_logic_typespec: , line:2:20, endln:2:20
  |vpiPort:
  \_port: (rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiTypedef:
    \_logic_typespec: , line:3:21, endln:3:21
  |vpiPort:
  \_port: (clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:21, endln:4:21
  |vpiPort:
  \_port: (q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiTypedef:
    \_logic_typespec: , line:5:22, endln:5:25
  |vpiProcess:
  \_always: , line:7:3, endln:13:10
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiStmt:
    \_event_control: , line:7:10, endln:7:41
      |vpiParent:
      \_always: , line:7:3, endln:13:10
      |vpiCondition:
      \_operation: , line:7:13, endln:7:40
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:7:13, endln:7:24
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk), line:7:21, endln:7:24
            |vpiParent:
            \_operation: , line:7:13, endln:7:24
            |vpiName:clk
            |vpiActual:
            \_logic_net: (work@dut.clk), line:4:21, endln:4:24
        |vpiOperand:
        \_operation: , line:7:28, endln:7:40
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (rstn), line:7:36, endln:7:40
            |vpiParent:
            \_operation: , line:7:28, endln:7:40
            |vpiName:rstn
            |vpiActual:
            \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
      |vpiStmt:
      \_begin: (work@dut), line:8:7, endln:13:10
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiFullName:work@dut
        |vpiStmt:
        \_if_else: , line:9:8, endln:12:18
          |vpiParent:
          \_begin: (work@dut), line:8:7, endln:13:10
          |vpiCondition:
          \_operation: , line:9:12, endln:9:17
            |vpiParent:
            \_begin: (work@dut), line:8:7, endln:13:10
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@dut.rstn), line:9:13, endln:9:17
              |vpiParent:
              \_operation: , line:9:12, endln:9:17
              |vpiName:rstn
              |vpiFullName:work@dut.rstn
              |vpiActual:
              \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
          |vpiStmt:
          \_assignment: , line:10:11, endln:10:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:10:16, endln:10:17
              |vpiParent:
              \_assignment: , line:10:11, endln:10:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:10:11, endln:10:12
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@dut.q), line:5:26, endln:5:27
          |vpiElseStmt:
          \_assignment: , line:12:11, endln:12:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@dut.d), line:12:16, endln:12:17
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18
              |vpiName:d
              |vpiFullName:work@dut.d
              |vpiActual:
              \_logic_net: (work@dut.d), line:2:20, endln:2:21
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:12:11, endln:12:12
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:2:20, endln:2:20
    |vpiName:d
    |vpiFullName:work@dut.d
  |vpiNet:
  \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:3:21, endln:3:21
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
  |vpiNet:
  \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:4:21, endln:4:21
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiNet:
  \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:5:22, endln:5:25
    |vpiName:q
    |vpiFullName:work@dut.q
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.d), line:2:20, endln:2:21
      |vpiName:d
      |vpiFullName:work@dut.d
      |vpiActual:
      \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiTypedef:
    \_logic_typespec: , line:2:20, endln:2:20
  |vpiPort:
  \_port: (rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.rstn), line:3:21, endln:3:25
      |vpiName:rstn
      |vpiFullName:work@dut.rstn
      |vpiActual:
      \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiTypedef:
    \_logic_typespec: , line:3:21, endln:3:21
  |vpiPort:
  \_port: (clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk), line:4:21, endln:4:24
      |vpiName:clk
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:21, endln:4:21
  |vpiPort:
  \_port: (q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.q), line:5:26, endln:5:27
      |vpiName:q
      |vpiFullName:work@dut.q
      |vpiActual:
      \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiTypedef:
    \_logic_typespec: , line:5:22, endln:5:25
  |vpiProcess:
  \_always: , line:7:3, endln:13:10
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'd' of type 'logic_net'
    Object 'rstn' of type 'logic_net'
    Object 'clk' of type 'logic_net'
    Object 'q' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object '' of type 'operation'
            Object 'clk' of type 'ref_obj'
          Object '' of type 'operation'
            Object 'rstn' of type 'ref_obj'
        Object '' of type 'begin'
          Object '' of type 'if_else'
            Object '' of type 'operation'
              Object 'rstn' of type 'ref_obj'
            Object '' of type 'assignment'
              Object 'q' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'assignment'
              Object 'q' of type 'ref_obj'
              Object 'd' of type 'ref_obj'
  Object 'work@dut' of type 'module_inst'
    Object 'd' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'rstn' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'clk' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'q' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'd' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'rstn' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'clk' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'q' of type 'logic_net'
      Object '' of type 'logic_typespec'
