Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bb560ed3935d47718a06097adf9806b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vreau_afara_la_zapada_behav xil_defaultlib.vreau_afara_la_zapada xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RS2_in' [E:/CN2/Lucrare3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/RISC_V.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PC_write' [E:/CN2/Lucrare3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/RISC_V.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PCwrite' [E:/CN2/Lucrare3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/RISC_V.v:155]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.ID_EX_reg
Compiling module xil_defaultlib.EX_MEM_reg
Compiling module xil_defaultlib.MEM_WB_reg
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.vreau_afara_la_zapada
Compiling module xil_defaultlib.glbl
Built simulation snapshot vreau_afara_la_zapada_behav
