<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Tasks\PocketLab-RTL\impl\gwsynthesis\PocketLab-RTL.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Tasks\PocketLab-RTL\src\main.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Tasks\PocketLab-RTL\src\main.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.08</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 23 13:46:30 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4208</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2800</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1170</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>spi_clk</td>
<td>Base</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td></td>
<td></td>
<td>spi_clk </td>
</tr>
<tr>
<td>osc_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>osc_27m_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>tck_ibuf/I </td>
</tr>
<tr>
<td>ccu_inst/n455_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/n235_s6/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s8/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_s5/F </td>
</tr>
<tr>
<td>ccu_inst/state_1[1]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q </td>
</tr>
<tr>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_write_dac_fsm_inst/n118_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_write_dac_fsm_inst/n118_s5/F </td>
</tr>
<tr>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>spi_clk</td>
<td>36.000(MHz)</td>
<td>158.000(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>146.322(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ccu_inst/n455_8</td>
<td>100.000(MHz)</td>
<td>869.454(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ccu_inst/state_1[1]</td>
<td>100.000(MHz)</td>
<td>344.977(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
<td>100.000(MHz)</td>
<td>471.053(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>100.000(MHz)</td>
<td>478.176(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>96.534(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.071(MHz)</td>
<td>225.606(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc_27m!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_recv_header_fsm_inst/n311_13!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_recv_header_fsm_inst/n336_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_recv_header_fsm_inst/n360_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_write_dac_fsm_inst/n118_9!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/n455_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/n455_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/state_1[1]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/state_1[1]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_write_dac_fsm_inst/n118_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_write_dac_fsm_inst/n118_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.528</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0/Q</td>
<td>ccu_inst/state_next_0_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/n455_8:[F]</td>
<td>5.000</td>
<td>0.812</td>
<td>2.589</td>
</tr>
<tr>
<td>2</td>
<td>2.424</td>
<td>ccu_inst/n237_s8/I1</td>
<td>ccu_inst/state_next_1_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/n455_8:[F]</td>
<td>5.000</td>
<td>-0.418</td>
<td>2.924</td>
</tr>
<tr>
<td>3</td>
<td>3.043</td>
<td>ccu_inst/spi_recv_axis_rready_s0/Q</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0/D</td>
<td>ccu_inst/n455_8:[F]</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>5.000</td>
<td>-0.812</td>
<td>2.700</td>
</tr>
<tr>
<td>4</td>
<td>3.169</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_4_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
<td>5.000</td>
<td>-1.462</td>
<td>3.223</td>
</tr>
<tr>
<td>5</td>
<td>3.456</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_3_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
<td>5.000</td>
<td>-1.478</td>
<td>2.952</td>
</tr>
<tr>
<td>6</td>
<td>3.456</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_5_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
<td>5.000</td>
<td>-1.478</td>
<td>2.952</td>
</tr>
<tr>
<td>7</td>
<td>3.456</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_6_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
<td>5.000</td>
<td>-1.478</td>
<td>2.952</td>
</tr>
<tr>
<td>8</td>
<td>3.477</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_2_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
<td>5.000</td>
<td>-1.478</td>
<td>2.931</td>
</tr>
<tr>
<td>9</td>
<td>3.655</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_1_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
<td>5.000</td>
<td>-1.478</td>
<td>2.753</td>
</tr>
<tr>
<td>10</td>
<td>3.821</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_0_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
<td>5.000</td>
<td>-1.462</td>
<td>2.571</td>
</tr>
<tr>
<td>11</td>
<td>4.014</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_8_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
<td>5.000</td>
<td>-1.599</td>
<td>2.516</td>
</tr>
<tr>
<td>12</td>
<td>4.014</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_9_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
<td>5.000</td>
<td>-1.599</td>
<td>2.516</td>
</tr>
<tr>
<td>13</td>
<td>4.016</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n328_s5/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_1_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
<td>5.000</td>
<td>0.161</td>
<td>0.753</td>
</tr>
<tr>
<td>14</td>
<td>4.016</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n325_s5/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_2_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
<td>5.000</td>
<td>0.161</td>
<td>0.753</td>
</tr>
<tr>
<td>15</td>
<td>4.016</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n322_s5/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_3_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
<td>5.000</td>
<td>0.161</td>
<td>0.753</td>
</tr>
<tr>
<td>16</td>
<td>4.028</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n319_s5/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_4_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
<td>5.000</td>
<td>0.161</td>
<td>0.741</td>
</tr>
<tr>
<td>17</td>
<td>4.044</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_10_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
<td>5.000</td>
<td>-1.599</td>
<td>2.486</td>
</tr>
<tr>
<td>18</td>
<td>4.193</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n313_s5/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_6_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
<td>5.000</td>
<td>0.161</td>
<td>0.575</td>
</tr>
<tr>
<td>19</td>
<td>4.193</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n310_s5/I1</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_7_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
<td>5.000</td>
<td>0.161</td>
<td>0.575</td>
</tr>
<tr>
<td>20</td>
<td>4.210</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_11_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
<td>5.000</td>
<td>-1.599</td>
<td>2.320</td>
</tr>
<tr>
<td>21</td>
<td>4.210</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_12_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
<td>5.000</td>
<td>-1.599</td>
<td>2.320</td>
</tr>
<tr>
<td>22</td>
<td>4.210</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_13_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
<td>5.000</td>
<td>-1.599</td>
<td>2.320</td>
</tr>
<tr>
<td>23</td>
<td>4.210</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_14_s0/D</td>
<td>ccu_inst/state_1[1]:[R]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
<td>5.000</td>
<td>-1.599</td>
<td>2.320</td>
</tr>
<tr>
<td>24</td>
<td>3.939</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n607_s0/I1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/D</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val:[R]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val:[F]</td>
<td>5.000</td>
<td>-1.018</td>
<td>2.044</td>
</tr>
<tr>
<td>25</td>
<td>3.954</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/I1</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4/D</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val:[R]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val:[F]</td>
<td>5.000</td>
<td>-0.897</td>
<td>1.907</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.074</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.225</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>3</td>
<td>0.307</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>4</td>
<td>0.307</td>
<td>u_icon_top/input_shift_reg_0_s0/Q</td>
<td>u_icon_top/module_id_reg_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>5</td>
<td>0.310</td>
<td>u_la0_top/capture_end_tck_1_s0/Q</td>
<td>u_la0_top/capture_end_tck_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>6</td>
<td>0.310</td>
<td>u_la0_top/data_register_10_s0/Q</td>
<td>u_la0_top/data_register_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>7</td>
<td>0.314</td>
<td>u_la0_top/data_register_14_s0/Q</td>
<td>u_la0_top/data_register_13_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>8</td>
<td>0.314</td>
<td>u_la0_top/data_register_24_s0/Q</td>
<td>u_la0_top/data_register_23_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>9</td>
<td>0.314</td>
<td>u_la0_top/data_register_31_s0/Q</td>
<td>u_la0_top/data_register_30_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>10</td>
<td>0.317</td>
<td>u_la0_top/data_register_3_s0/Q</td>
<td>u_la0_top/data_register_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>11</td>
<td>0.317</td>
<td>u_la0_top/data_register_17_s0/Q</td>
<td>u_la0_top/data_register_16_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>12</td>
<td>0.317</td>
<td>u_la0_top/data_register_34_s0/Q</td>
<td>u_la0_top/data_register_33_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>13</td>
<td>0.320</td>
<td>u_la0_top/data_register_1_s0/Q</td>
<td>u_la0_top/data_register_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>14</td>
<td>0.323</td>
<td>u_la0_top/data_register_19_s0/Q</td>
<td>u_la0_top/data_register_18_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[8]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[6]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>20</td>
<td>0.348</td>
<td>u_la0_top/address_counter_6_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[9]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>21</td>
<td>0.348</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[4]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>22</td>
<td>0.350</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[3]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>23</td>
<td>0.350</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[6]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>24</td>
<td>0.351</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[5]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>25</td>
<td>0.362</td>
<td>u_la0_top/address_counter_2_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[5]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.480</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.944</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>2</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s5/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>3</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s4/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>4</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>5</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>6</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>7</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>8</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>9</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>10</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_5_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>11</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_6_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>12</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>13</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>14</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>15</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>16</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>17</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>18</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_6_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>19</td>
<td>8.347</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_7_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.571</td>
</tr>
<tr>
<td>20</td>
<td>8.407</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.511</td>
</tr>
<tr>
<td>21</td>
<td>8.407</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.511</td>
</tr>
<tr>
<td>22</td>
<td>8.953</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>0.965</td>
</tr>
<tr>
<td>23</td>
<td>8.972</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>0.947</td>
</tr>
<tr>
<td>24</td>
<td>8.972</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>0.947</td>
</tr>
<tr>
<td>25</td>
<td>8.996</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>0.922</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.306</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.335</td>
</tr>
<tr>
<td>2</td>
<td>10.306</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.335</td>
</tr>
<tr>
<td>3</td>
<td>10.315</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.344</td>
</tr>
<tr>
<td>4</td>
<td>10.315</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.344</td>
</tr>
<tr>
<td>5</td>
<td>10.315</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/start_reg_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.344</td>
</tr>
<tr>
<td>6</td>
<td>10.315</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.344</td>
</tr>
<tr>
<td>7</td>
<td>10.433</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>10.433</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>10.433</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.462</td>
</tr>
<tr>
<td>10</td>
<td>10.433</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>10.433</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>10.437</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>13</td>
<td>10.437</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>14</td>
<td>10.437</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>15</td>
<td>10.438</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_5_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.467</td>
</tr>
<tr>
<td>16</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
<tr>
<td>17</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
<tr>
<td>18</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
<tr>
<td>19</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
<tr>
<td>20</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
<tr>
<td>21</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
<tr>
<td>22</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
<tr>
<td>23</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
<tr>
<td>24</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
<tr>
<td>25</td>
<td>10.442</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.471</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/state_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/state_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dac_inst/buffer_wr_addr_8_s1</td>
</tr>
<tr>
<td>8</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>9</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/state_next_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/n455_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0/G</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>ccu_inst/n240_s15/I3</td>
</tr>
<tr>
<td>2.311</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/n240_s15/F</td>
</tr>
<tr>
<td>2.708</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>ccu_inst/n240_s8/I3</td>
</tr>
<tr>
<td>3.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/n240_s8/F</td>
</tr>
<tr>
<td>3.250</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>ccu_inst/n240_s7/I0</td>
</tr>
<tr>
<td>3.820</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/n240_s7/F</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/state_next_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/n455_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R26C33[2][B]</td>
<td>ccu_inst/n235_s6/F</td>
</tr>
<tr>
<td>5.418</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>ccu_inst/state_next_0_s0/G</td>
</tr>
<tr>
<td>5.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_next_0_s0</td>
</tr>
<tr>
<td>5.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>ccu_inst/state_next_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.812</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 53.838%; route: 0.963, 37.202%; tC2Q: 0.232, 8.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/n237_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/state_next_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/n455_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/n237_s8/I1</td>
</tr>
<tr>
<td>1.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/n237_s8/F</td>
</tr>
<tr>
<td>2.375</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>ccu_inst/n237_s7/I0</td>
</tr>
<tr>
<td>2.924</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/n237_s7/F</td>
</tr>
<tr>
<td>2.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/state_next_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/n455_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R26C33[2][B]</td>
<td>ccu_inst/n235_s6/F</td>
</tr>
<tr>
<td>5.418</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>ccu_inst/state_next_1_s0/G</td>
</tr>
<tr>
<td>5.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_next_1_s0</td>
</tr>
<tr>
<td>5.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>ccu_inst/state_next_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 37.756%; route: 0.423, 14.476%; tC2Q: 1.397, 47.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/spi_recv_axis_rready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/n455_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/n455_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R26C33[2][B]</td>
<td>ccu_inst/n235_s6/F</td>
</tr>
<tr>
<td>5.418</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>ccu_inst/spi_recv_axis_rready_s0/G</td>
</tr>
<tr>
<td>5.650</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>11</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/spi_recv_axis_rready_s0/Q</td>
</tr>
<tr>
<td>5.829</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_next_1_s9/I0</td>
</tr>
<tr>
<td>6.291</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/state_next_1_s9/F</td>
</tr>
<tr>
<td>6.292</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[3][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_next_1_s7/I2</td>
</tr>
<tr>
<td>6.847</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R26C33[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/state_next_1_s7/F</td>
</tr>
<tr>
<td>7.548</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n356_s7/I3</td>
</tr>
<tr>
<td>8.118</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n356_s7/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0/G</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0</td>
</tr>
<tr>
<td>11.160</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 58.782%; route: 0.881, 32.625%; tC2Q: 0.232, 8.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n365_s5/I2</td>
</tr>
<tr>
<td>3.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n365_s5/F</td>
</tr>
<tr>
<td>3.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[3][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_s5/F</td>
</tr>
<tr>
<td>6.462</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_4_s0/G</td>
</tr>
<tr>
<td>6.427</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_4_s0</td>
</tr>
<tr>
<td>6.392</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[2][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 28.733%; route: 0.912, 28.292%; tC2Q: 1.385, 42.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.462, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/F</td>
</tr>
<tr>
<td>2.382</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n368_s5/I2</td>
</tr>
<tr>
<td>2.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n368_s5/F</td>
</tr>
<tr>
<td>2.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[3][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_s5/F</td>
</tr>
<tr>
<td>6.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_3_s0/G</td>
</tr>
<tr>
<td>6.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_3_s0</td>
</tr>
<tr>
<td>6.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 38.116%; route: 0.442, 14.959%; tC2Q: 1.385, 46.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/F</td>
</tr>
<tr>
<td>2.382</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n362_s5/I2</td>
</tr>
<tr>
<td>2.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n362_s5/F</td>
</tr>
<tr>
<td>2.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[3][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_s5/F</td>
</tr>
<tr>
<td>6.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_5_s0/G</td>
</tr>
<tr>
<td>6.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_5_s0</td>
</tr>
<tr>
<td>6.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 38.116%; route: 0.442, 14.959%; tC2Q: 1.385, 46.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/F</td>
</tr>
<tr>
<td>2.382</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s5/I2</td>
</tr>
<tr>
<td>2.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n359_s5/F</td>
</tr>
<tr>
<td>2.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[3][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_s5/F</td>
</tr>
<tr>
<td>6.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_6_s0/G</td>
</tr>
<tr>
<td>6.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_6_s0</td>
</tr>
<tr>
<td>6.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 38.116%; route: 0.442, 14.959%; tC2Q: 1.385, 46.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/F</td>
</tr>
<tr>
<td>2.382</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n371_s5/I2</td>
</tr>
<tr>
<td>2.931</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n371_s5/F</td>
</tr>
<tr>
<td>2.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[3][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_s5/F</td>
</tr>
<tr>
<td>6.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_2_s0/G</td>
</tr>
<tr>
<td>6.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_2_s0</td>
</tr>
<tr>
<td>6.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 37.672%; route: 0.442, 15.066%; tC2Q: 1.385, 47.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/F</td>
</tr>
<tr>
<td>2.382</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n374_s5/I2</td>
</tr>
<tr>
<td>2.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n374_s5/F</td>
</tr>
<tr>
<td>2.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[3][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_s5/F</td>
</tr>
<tr>
<td>6.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_1_s0/G</td>
</tr>
<tr>
<td>6.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_1_s0</td>
</tr>
<tr>
<td>6.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 33.641%; route: 0.442, 16.040%; tC2Q: 1.385, 50.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n359_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/I1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n359_s6/F</td>
</tr>
<tr>
<td>2.200</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n377_s5/I2</td>
</tr>
<tr>
<td>2.571</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n377_s5/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[3][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_s5/F</td>
</tr>
<tr>
<td>6.462</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_0_s0/G</td>
</tr>
<tr>
<td>6.427</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_0_s0</td>
</tr>
<tr>
<td>6.392</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 36.013%; route: 0.260, 10.122%; tC2Q: 1.385, 53.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.462, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/F</td>
</tr>
<tr>
<td>1.946</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n353_s5/I2</td>
</tr>
<tr>
<td>2.516</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n353_s5/F</td>
</tr>
<tr>
<td>2.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_8_s0/G</td>
</tr>
<tr>
<td>6.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_8_s0</td>
</tr>
<tr>
<td>6.529</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 37.405%; route: 0.201, 8.006%; tC2Q: 1.373, 54.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/F</td>
</tr>
<tr>
<td>1.946</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n350_s5/I2</td>
</tr>
<tr>
<td>2.516</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n350_s5/F</td>
</tr>
<tr>
<td>2.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_9_s0/G</td>
</tr>
<tr>
<td>6.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_9_s0</td>
</tr>
<tr>
<td>6.529</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 37.405%; route: 0.201, 8.006%; tC2Q: 1.373, 54.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n328_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/I1</td>
</tr>
<tr>
<td>1.955</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/F</td>
</tr>
<tr>
<td>2.138</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n328_s5/I1</td>
</tr>
<tr>
<td>2.708</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n328_s5/F</td>
</tr>
<tr>
<td>2.708</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_type_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R29C33[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s8/F</td>
</tr>
<tr>
<td>6.794</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_1_s0/G</td>
</tr>
<tr>
<td>6.759</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_1_s0</td>
</tr>
<tr>
<td>6.724</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.570, 29.156%; route: 1.385, 70.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 75.714%; route: 0.000, 0.000%; tC2Q: 0.183, 24.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n325_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/I1</td>
</tr>
<tr>
<td>1.955</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/F</td>
</tr>
<tr>
<td>2.138</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n325_s5/I1</td>
</tr>
<tr>
<td>2.708</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n325_s5/F</td>
</tr>
<tr>
<td>2.708</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_type_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R29C33[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s8/F</td>
</tr>
<tr>
<td>6.794</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_2_s0/G</td>
</tr>
<tr>
<td>6.759</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_2_s0</td>
</tr>
<tr>
<td>6.724</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.570, 29.156%; route: 1.385, 70.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 75.714%; route: 0.000, 0.000%; tC2Q: 0.183, 24.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n322_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/I1</td>
</tr>
<tr>
<td>1.955</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/F</td>
</tr>
<tr>
<td>2.138</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n322_s5/I1</td>
</tr>
<tr>
<td>2.708</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n322_s5/F</td>
</tr>
<tr>
<td>2.708</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_type_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R29C33[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s8/F</td>
</tr>
<tr>
<td>6.794</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_3_s0/G</td>
</tr>
<tr>
<td>6.759</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_3_s0</td>
</tr>
<tr>
<td>6.724</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.570, 29.156%; route: 1.385, 70.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 75.714%; route: 0.000, 0.000%; tC2Q: 0.183, 24.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n319_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/I1</td>
</tr>
<tr>
<td>1.955</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/F</td>
</tr>
<tr>
<td>2.325</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n319_s5/I1</td>
</tr>
<tr>
<td>2.696</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n319_s5/F</td>
</tr>
<tr>
<td>2.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_type_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R29C33[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s8/F</td>
</tr>
<tr>
<td>6.794</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.759</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_4_s0</td>
</tr>
<tr>
<td>6.724</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.570, 29.156%; route: 1.385, 70.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 50.090%; route: 0.000, 0.000%; tC2Q: 0.370, 49.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/F</td>
</tr>
<tr>
<td>1.937</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n347_s5/I2</td>
</tr>
<tr>
<td>2.486</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n347_s5/F</td>
</tr>
<tr>
<td>2.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_10_s0/G</td>
</tr>
<tr>
<td>6.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_10_s0</td>
</tr>
<tr>
<td>6.529</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 37.013%; route: 0.192, 7.739%; tC2Q: 1.373, 55.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n313_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/I1</td>
</tr>
<tr>
<td>1.955</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/F</td>
</tr>
<tr>
<td>1.960</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n313_s5/I1</td>
</tr>
<tr>
<td>2.530</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n313_s5/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_type_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R29C33[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s8/F</td>
</tr>
<tr>
<td>6.794</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_6_s0/G</td>
</tr>
<tr>
<td>6.759</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_6_s0</td>
</tr>
<tr>
<td>6.724</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.570, 29.156%; route: 1.385, 70.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 99.073%; route: 0.000, 0.000%; tC2Q: 0.005, 0.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n310_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/I1</td>
</tr>
<tr>
<td>1.955</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R29C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s6/F</td>
</tr>
<tr>
<td>1.960</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n310_s5/I1</td>
</tr>
<tr>
<td>2.530</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n310_s5/F</td>
</tr>
<tr>
<td>2.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_type_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R29C33[2][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s8/F</td>
</tr>
<tr>
<td>6.794</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_7_s0/G</td>
</tr>
<tr>
<td>6.759</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_7_s0</td>
</tr>
<tr>
<td>6.724</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_type_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.570, 29.156%; route: 1.385, 70.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 99.073%; route: 0.000, 0.000%; tC2Q: 0.005, 0.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/F</td>
</tr>
<tr>
<td>1.771</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n344_s5/I2</td>
</tr>
<tr>
<td>2.320</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n344_s5/F</td>
</tr>
<tr>
<td>2.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_11_s0/G</td>
</tr>
<tr>
<td>6.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_11_s0</td>
</tr>
<tr>
<td>6.529</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 39.662%; route: 0.026, 1.135%; tC2Q: 1.373, 59.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/F</td>
</tr>
<tr>
<td>1.771</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n341_s5/I2</td>
</tr>
<tr>
<td>2.320</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n341_s5/F</td>
</tr>
<tr>
<td>2.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_12_s0/G</td>
</tr>
<tr>
<td>6.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_12_s0</td>
</tr>
<tr>
<td>6.529</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 39.662%; route: 0.026, 1.135%; tC2Q: 1.373, 59.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/F</td>
</tr>
<tr>
<td>1.771</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n338_s5/I2</td>
</tr>
<tr>
<td>2.320</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n338_s5/F</td>
</tr>
<tr>
<td>2.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_13_s0/G</td>
</tr>
<tr>
<td>6.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_13_s0</td>
</tr>
<tr>
<td>6.529</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 39.662%; route: 0.026, 1.135%; tC2Q: 1.373, 59.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/state_1[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/state_1[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/I0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n335_s6/F</td>
</tr>
<tr>
<td>1.771</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n335_s5/I2</td>
</tr>
<tr>
<td>2.320</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_recv_header_fsm_inst/n335_s5/F</td>
</tr>
<tr>
<td>2.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_recv_header_fsm_inst/pack_length_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R27C30[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_14_s0/G</td>
</tr>
<tr>
<td>6.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_14_s0</td>
</tr>
<tr>
<td>6.529</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>ccu_inst/ccu_recv_header_fsm_inst/pack_length_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 39.662%; route: 0.026, 1.135%; tC2Q: 1.373, 59.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n607_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R33C33[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>0.998</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n607_s0/I1</td>
</tr>
<tr>
<td>1.515</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n607_s0/F</td>
</tr>
<tr>
<td>2.044</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R33C33[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.018</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>5.983</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 25.291%; route: 0.530, 25.909%; tC2Q: 0.998, 48.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R30C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>0.925</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/I1</td>
</tr>
<tr>
<td>1.378</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/F</td>
</tr>
<tr>
<td>1.907</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R30C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>5.897</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>5.862</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C23[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 23.750%; route: 0.530, 27.768%; tC2Q: 0.925, 48.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.897, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.486</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/input_shift_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/module_id_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/module_id_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_1_s0/Q</td>
</tr>
<tr>
<td>2.238</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 37.432%; tC2Q: 0.201, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_10_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_10_s0/Q</td>
</tr>
<tr>
<td>2.238</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_9_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 37.432%; tC2Q: 0.201, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_14_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_14_s0/Q</td>
</tr>
<tr>
<td>2.241</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_13_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.064%; tC2Q: 0.201, 61.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_24_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_24_s0/Q</td>
</tr>
<tr>
<td>2.241</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_23_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.064%; tC2Q: 0.201, 61.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_31_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_31_s0/Q</td>
</tr>
<tr>
<td>2.241</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_30_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.064%; tC2Q: 0.201, 61.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_3_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_3_s0/Q</td>
</tr>
<tr>
<td>2.244</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_2_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.684%; tC2Q: 0.201, 61.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_17_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_17_s0/Q</td>
</tr>
<tr>
<td>2.244</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_16_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.684%; tC2Q: 0.201, 61.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_34_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_34_s0/Q</td>
</tr>
<tr>
<td>2.244</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_33_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.684%; tC2Q: 0.201, 61.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_1_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_1_s0/Q</td>
</tr>
<tr>
<td>2.248</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_0_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.317%; tC2Q: 0.201, 60.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_19_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_19_s0/Q</td>
</tr>
<tr>
<td>2.251</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_18_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.886%; tC2Q: 0.201, 60.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_8_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_8_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/address_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/address_counter_6_s0/CLK</td>
</tr>
<tr>
<td>2.118</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/address_counter_6_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>2.034</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R31C24[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.868%; tC2Q: 0.202, 43.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C23[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.879%; tC2Q: 0.202, 43.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/Q</td>
</tr>
<tr>
<td>1.764</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/address_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/address_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.118</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/address_counter_2_s0/Q</td>
</tr>
<tr>
<td>2.397</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>2.034</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 57.951%; tC2Q: 0.202, 42.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.727</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s5/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s4/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C33[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.783</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[2][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 85.236%; tC2Q: 0.232, 14.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.639</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/F</td>
</tr>
<tr>
<td>12.723</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 34.212%; route: 0.762, 50.435%; tC2Q: 0.232, 15.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.639</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/F</td>
</tr>
<tr>
<td>12.723</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[2][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C24[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 34.212%; route: 0.762, 50.435%; tC2Q: 0.232, 15.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.177</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.733, 75.958%; tC2Q: 0.232, 24.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.159</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 75.499%; tC2Q: 0.232, 24.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.159</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 75.499%; tC2Q: 0.232, 24.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.134</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 74.839%; tC2Q: 0.232, 25.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.480</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.756%; tC2Q: 0.202, 60.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.480</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.756%; tC2Q: 0.202, 60.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.489</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.269%; tC2Q: 0.202, 58.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.489</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.269%; tC2Q: 0.202, 58.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.489</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.269%; tC2Q: 0.202, 58.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.489</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.269%; tC2Q: 0.202, 58.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.607</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.607</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.607</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.607</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.607</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.611</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.647%; tC2Q: 0.202, 43.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.611</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.647%; tC2Q: 0.202, 43.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.611</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.647%; tC2Q: 0.202, 43.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.612</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.768%; tC2Q: 0.202, 43.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>11.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.104%; tC2Q: 0.202, 42.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/state_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/fifo_ccu_recv_buffer_inst/fifo_sc_hs_inst/rbin_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dac_inst/buffer_wr_addr_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>dac_inst/buffer_wr_addr_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>dac_inst/buffer_wr_addr_8_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>241</td>
<td>sys_clk</td>
<td>4.792</td>
<td>0.631</td>
</tr>
<tr>
<td>68</td>
<td>buffer_rd_dv</td>
<td>15.873</td>
<td>1.879</td>
</tr>
<tr>
<td>54</td>
<td>spi_clk_d</td>
<td>11.727</td>
<td>2.294</td>
</tr>
<tr>
<td>37</td>
<td>buffer_wr_addr[0]</td>
<td>7.920</td>
<td>1.802</td>
</tr>
<tr>
<td>37</td>
<td>buffer_wr_addr[4]</td>
<td>7.732</td>
<td>1.991</td>
</tr>
<tr>
<td>36</td>
<td>buffer_wr_addr[8]</td>
<td>8.082</td>
<td>1.641</td>
</tr>
<tr>
<td>36</td>
<td>buffer_wr_addr[1]</td>
<td>7.999</td>
<td>1.724</td>
</tr>
<tr>
<td>36</td>
<td>buffer_wr_addr[5]</td>
<td>7.778</td>
<td>1.945</td>
</tr>
<tr>
<td>35</td>
<td>buffer_wr_addr[6]</td>
<td>7.946</td>
<td>1.777</td>
</tr>
<tr>
<td>35</td>
<td>buffer_wr_addr[9]</td>
<td>7.900</td>
<td>1.823</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C25</td>
<td>81.94%</td>
</tr>
<tr>
<td>R27C27</td>
<td>77.78%</td>
</tr>
<tr>
<td>R27C26</td>
<td>69.44%</td>
</tr>
<tr>
<td>R27C24</td>
<td>66.67%</td>
</tr>
<tr>
<td>R27C28</td>
<td>63.89%</td>
</tr>
<tr>
<td>R27C23</td>
<td>54.17%</td>
</tr>
<tr>
<td>R29C28</td>
<td>50.00%</td>
</tr>
<tr>
<td>R30C24</td>
<td>48.61%</td>
</tr>
<tr>
<td>R28C23</td>
<td>43.06%</td>
</tr>
<tr>
<td>R29C27</td>
<td>40.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name spi_clk -period 27.778 -waveform {0 13.889} [get_ports {spi_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
