cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 67 */;
	const struct dpu_vbif_dynamic_ot_tbl *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 66 */;
	u64 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 65 */;
	u32 *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 63 */;
	struct dpu_vbif_set_ot_params *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 63 */;
	struct dpu_hw_vbif *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 62 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 62 */;
	u64 *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 327 */;
	struct dpu_vbif_dynamic_ot_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 321 */;
	struct dpu_vbif_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 302 */;
	char cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 295 */[32];
	struct dpu_kms *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 293 */;
	struct dentry *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 293 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 23 */;
	ktime_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 22 */;
	const struct dpu_vbif_qos_tbl *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 210 */;
	struct dpu_vbif_set_qos_params *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 205 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 20 */;
	struct dpu_hw_mdp *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_vbif.c 152 */;
}
