// Seed: 1768458810
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_5;
  wire id_6;
  wire id_7;
  assign id_5 = 1;
  wire id_8;
  assign id_6 = 1 - 1;
  assign id_5 = 1;
  wire id_9;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1
);
  assign id_1 = 1;
  generate
    assign id_0 = 1;
  endgenerate
  final begin : LABEL_0
    id_1 = 1;
  end
  initial id_1 = id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
