<!doctype html>
<html>
<head>
<title>MR2 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; MR2 (DDR_PHY) Register</p><h1>MR2 (DDR_PHY) Register</h1>
<h2>MR2 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>MR2</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000188</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080188 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>LPDDR4 Mode Register 2</td></tr>
</table>
<p></p>
<h2>MR2 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:16</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>RSVD</td><td class="center">15:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>WRL</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write Leveling</td></tr>
<tr valign=top><td>WLS</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write Latency Set</td></tr>
<tr valign=top><td>WL</td><td class="center"> 5:3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write Latency</td></tr>
<tr valign=top><td>RL</td><td class="center"> 2:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read Latency</td></tr>
</table><p>Alternate Register MR2_DDR3, reset=0x0<br/>Alternate Register Field: PASR Offset=0 Width=3 read-write<br/>[[*]] Description: Partial Array Self Refresh<br/>Alternate Register Field: CWL Offset=3 Width=3 read-write<br/>[[*]] Description: CAS Write Latency<br/>Alternate Register Field: ASR Offset=6 Width=1 read-write<br/>[[*]] Description: Auto Self-Refresh<br/>Alternate Register Field: SRT Offset=7 Width=1 read-write<br/>[[*]] Description: Self-Refresh Temperature Range<br/>Alternate Register Field: RSVD_8 Offset=8 Width=1 read-write<br/>[[*]] Description: Reserved. This bit is JEDEC reserved and is recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RTTWR Offset=9 Width=2 read-write<br/>[[*]] Description: Dynamic ODT<br/>Alternate Register Field: RSVD_15_13 Offset=11 Width=5 read-write<br/>[[*]] Description: These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: TRR_BAn Offset=0 Width=2 read-write<br/>[[*]] Description: Define which bank (BAn) the target row is located<br/>Alternate Register Field: TRR_BGn_2 Offset=2 Width=1 read-write<br/>[[*]] Description: Define the bank group (BGn) to which TRR will be applied<br/>Alternate Register Field: CWL Offset=3 Width=3 read-write<br/>[[*]] Description: CAS Write Latency<br/>Alternate Register Field: LPASR Offset=6 Width=2 read-write<br/>[[*]] Description: Low Power Array Self Refresh (LP ASR)<br/>Alternate Register Field: TRR_BGn_8 Offset=8 Width=1 read-write<br/>[[*]] Description: Defines the bank group (BGn) to which TRR will be applied<br/>Alternate Register Field: RTTWR Offset=9 Width=3 read-write<br/>[[*]] Description: Dynamic ODT<br/>Alternate Register Field: WRCRC Offset=12 Width=1 read-write<br/>[[*]] Description: Write CRC. When 1b1, CRC is enabled for write operation.<br/>Alternate Register Field: TRR Offset=13 Width=1 read-write<br/>[[*]] Description: TRR Mode setting<br/>Alternate Register Field: RSVD_15_14 Offset=14 Width=2 read-write<br/>[[*]] Description: Reserved. This bit is JEDEC reserved and is recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: RL_WL Offset=0 Width=4 read-write<br/>[[*]] Description: Read and Write Latency<br/>Alternate Register Field: RSVD Offset=4 Width=4 read-write<br/>[[*]] Description: These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RSVD1 Offset=8 Width=8 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: RL_WL Offset=0 Width=4 read-write<br/>[[*]] Description: Read and Write Latency<br/>Alternate Register Field: WRE Offset=4 Width=1 read-write<br/>[[*]] Description: WR Programming.<br/>Alternate Register Field: RSVD Offset=5 Width=1 read-write<br/>[[*]] Description: This is a JEDEC reserved bit and is recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: WLSEL Offset=6 Width=1 read-write<br/>[[*]] Description: Write Latency Select.<br/>Alternate Register Field: WRL Offset=7 Width=1 read-write<br/>[[*]] Description: Write Leveling.<br/>Alternate Register Field: RSVD1 Offset=8 Width=8 read-write<br/>[[*]] Description: These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.</p>
<p id=foot class=footer></p>
</body>
</html>