// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filt_Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_src_data_stream_3_V_dout,
        p_src_data_stream_3_V_empty_n,
        p_src_data_stream_3_V_read,
        p_dst_rows_V_read,
        p_dst_cols_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        p_dst_data_stream_3_V_din,
        p_dst_data_stream_3_V_full_n,
        p_dst_data_stream_3_V_write
);

parameter    ap_ST_st1_fsm_0 = 47'b1;
parameter    ap_ST_st2_fsm_1 = 47'b10;
parameter    ap_ST_st3_fsm_2 = 47'b100;
parameter    ap_ST_st4_fsm_3 = 47'b1000;
parameter    ap_ST_st5_fsm_4 = 47'b10000;
parameter    ap_ST_st6_fsm_5 = 47'b100000;
parameter    ap_ST_st7_fsm_6 = 47'b1000000;
parameter    ap_ST_st8_fsm_7 = 47'b10000000;
parameter    ap_ST_st9_fsm_8 = 47'b100000000;
parameter    ap_ST_st10_fsm_9 = 47'b1000000000;
parameter    ap_ST_st11_fsm_10 = 47'b10000000000;
parameter    ap_ST_st12_fsm_11 = 47'b100000000000;
parameter    ap_ST_st13_fsm_12 = 47'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 47'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 47'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 47'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 47'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 47'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 47'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 47'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 47'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 47'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 47'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 47'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 47'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 47'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 47'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 47'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 47'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 47'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 47'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 47'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 47'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 47'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 47'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 47'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 47'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 47'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 47'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 47'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 47'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 47'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 47'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 47'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 47'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 47'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg0_fsm_46 = 47'b10000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv16_FFF6 = 16'b1111111111110110;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv41_14000000000 = 41'b10100000000000000000000000000000000000000;
parameter    ap_const_lv11_140 = 11'b101000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv10_140 = 10'b101000000;
parameter    ap_const_lv40_F000000000 = 40'b1111000000000000000000000000000000000000;
parameter    ap_const_lv10_F0 = 10'b11110000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_F0 = 9'b11110000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv33_1FFFF8000 = 33'b111111111111111111000000000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_10000 = 32'b10000000000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv33_0 = 33'b000000000000000000000000000000000;
parameter    ap_const_lv16_13F = 16'b100111111;
parameter    ap_const_lv16_EF = 16'b11101111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv20_40000 = 20'b1000000000000000000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
input  [7:0] p_src_data_stream_3_V_dout;
input   p_src_data_stream_3_V_empty_n;
output   p_src_data_stream_3_V_read;
input  [9:0] p_dst_rows_V_read;
input  [10:0] p_dst_cols_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
output  [7:0] p_dst_data_stream_3_V_din;
input   p_dst_data_stream_3_V_full_n;
output   p_dst_data_stream_3_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_src_data_stream_3_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg p_dst_data_stream_3_V_write;

(* fsm_encoding = "none" *) reg   [46:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_64;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_reg_ppiten_pp0_it31;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
reg    ap_reg_ppiten_pp0_it22;
reg    ap_reg_ppiten_pp0_it23;
reg    ap_reg_ppiten_pp0_it24;
reg    ap_reg_ppiten_pp0_it25;
reg    ap_reg_ppiten_pp0_it26;
reg    ap_reg_ppiten_pp0_it27;
reg    ap_reg_ppiten_pp0_it28;
reg    ap_reg_ppiten_pp0_it29;
reg    ap_reg_ppiten_pp0_it30;
reg    ap_reg_ppiten_pp0_it32;
reg    ap_reg_ppiten_pp0_it33;
reg   [0:0] exitcond_reg_3260;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter30;
reg   [0:0] col_rd_2_reg_3345;
reg   [0:0] row_rd_5_reg_3341;
reg   [0:0] or_cond_reg_3429;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_src_data_stream_3_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg   [0:0] brmerge_demorgan_reg_3433;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg    p_dst_data_stream_3_V_blk_n;
reg   [9:0] p_Val2_15_reg_573;
wire   [9:0] cols_fu_740_p3;
reg   [9:0] cols_reg_3170;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_229;
wire   [8:0] rows_fu_811_p3;
reg   [8:0] rows_reg_3180;
wire  signed [31:0] row_rate_V_fu_819_p1;
reg  signed [31:0] row_rate_V_reg_3185;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_240;
wire  signed [31:0] col_rate_V_fu_823_p1;
reg  signed [31:0] col_rate_V_reg_3191;
wire   [0:0] tmp_10_fu_1015_p2;
reg   [0:0] tmp_10_reg_3197;
wire   [0:0] tmp_11_fu_1021_p2;
reg   [0:0] tmp_11_reg_3202;
wire  signed [31:0] tmp_57_cast_fu_1035_p1;
reg  signed [31:0] tmp_57_cast_reg_3209;
wire  signed [31:0] tmp_59_cast_fu_1047_p1;
reg  signed [31:0] tmp_59_cast_reg_3214;
wire   [0:0] exitcond1_fu_1055_p2;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_259;
wire   [8:0] i_fu_1060_p2;
reg   [8:0] i_reg_3223;
wire   [9:0] tmp_14_fu_1066_p2;
reg   [9:0] tmp_14_reg_3228;
wire  signed [15:0] tmp_41_cast_fu_1072_p1;
reg  signed [15:0] tmp_41_cast_reg_3233;
wire   [0:0] tmp_15_fu_1076_p2;
reg   [0:0] tmp_15_reg_3238;
wire   [0:0] row_wr_2_fu_1082_p2;
reg   [0:0] row_wr_2_reg_3244;
wire   [31:0] tmp_46_cast_fu_1096_p1;
reg   [31:0] tmp_46_cast_reg_3249;
wire   [10:0] i_op_assign_cast_fu_1100_p1;
reg   [10:0] i_op_assign_cast_reg_3254;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_46;
reg    ap_sig_282;
reg    ap_sig_295;
reg    ap_sig_308;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter1;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter2;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter3;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter4;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter5;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter6;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter7;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter8;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter9;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter10;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter11;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter12;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter13;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter14;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter15;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter16;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter17;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter18;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter19;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter20;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter21;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter22;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter23;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter24;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter25;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter26;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter28;
reg   [10:0] ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter29;
wire   [0:0] exitcond_fu_1104_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3260_pp0_iter29;
wire   [9:0] j_fu_1109_p2;
wire   [0:0] tmp_38_fu_1136_p2;
reg   [0:0] tmp_38_reg_3274;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter5;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter6;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter7;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter8;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter9;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter10;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter11;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter12;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter13;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter14;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter15;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter16;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter17;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter18;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter19;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter20;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter21;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter22;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter23;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter24;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter25;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter26;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter27;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter28;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29;
wire   [0:0] col_wr_1_fu_1142_p2;
reg   [0:0] col_wr_1_reg_3286;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter1;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter2;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter3;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter4;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter5;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter6;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter7;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter8;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter9;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter10;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter11;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter12;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter13;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter14;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter15;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter16;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter17;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter18;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter19;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter20;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter21;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter22;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter23;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter24;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter25;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter26;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter27;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter28;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter29;
wire   [9:0] tmp_60_fu_1148_p1;
wire   [10:0] tmp_23_fu_1152_p2;
wire   [31:0] p_Val2_s_fu_1166_p2;
reg   [31:0] p_Val2_s_reg_3301;
wire   [31:0] p_Val2_1_fu_1175_p2;
reg   [31:0] p_Val2_1_reg_3306;
wire   [0:0] tmp_28_fu_1325_p2;
reg   [0:0] tmp_28_reg_3311;
wire   [17:0] tmp_66_fu_1331_p1;
reg   [17:0] tmp_66_reg_3316;
wire   [0:0] tmp_33_fu_1357_p2;
reg   [0:0] tmp_33_reg_3321;
wire   [17:0] tmp_67_fu_1363_p1;
reg   [17:0] tmp_67_reg_3326;
wire   [0:0] tmp_35_fu_1367_p2;
reg   [0:0] tmp_35_reg_3331;
wire   [0:0] tmp_37_fu_1381_p2;
reg   [0:0] tmp_37_reg_3336;
wire   [0:0] row_rd_5_fu_1457_p3;
wire   [0:0] col_rd_2_fu_1518_p2;
wire  signed [63:0] tmp_40_fu_1534_p1;
reg  signed [63:0] tmp_40_reg_3349;
wire   [9:0] k_buf_val_val_0_0_addr_gep_fu_474_p3;
reg   [9:0] k_buf_val_val_0_0_addr_reg_3397;
wire   [9:0] k_buf_val_val_0_1_addr_gep_fu_481_p3;
reg   [9:0] k_buf_val_val_0_1_addr_reg_3403;
wire   [9:0] k_buf_val_val_0_2_addr_gep_fu_488_p3;
reg   [9:0] k_buf_val_val_0_2_addr_reg_3409;
wire   [9:0] k_buf_val_val_0_3_addr_gep_fu_495_p3;
reg   [9:0] k_buf_val_val_0_3_addr_reg_3415;
wire   [0:0] tmp_41_fu_1550_p2;
reg   [0:0] tmp_41_reg_3421;
wire   [0:0] tmp_42_fu_1556_p2;
reg   [0:0] tmp_42_reg_3425;
wire   [0:0] or_cond_fu_1562_p2;
wire   [0:0] brmerge_demorgan_fu_1579_p2;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter31;
wire   [19:0] u1_V_fu_1645_p2;
reg   [19:0] u1_V_reg_3437;
wire   [19:0] v1_V_fu_1651_p2;
reg   [19:0] v1_V_reg_3442;
wire   [19:0] p_u_V_fu_1657_p3;
reg   [19:0] p_u_V_reg_3448;
wire   [19:0] v_V_fu_1664_p3;
reg   [19:0] v_V_reg_3454;
wire   [46:0] p_Val2_19_fu_1863_p2;
reg   [46:0] p_Val2_19_reg_3459;
wire   [46:0] p_Val2_4_fu_1879_p2;
reg   [46:0] p_Val2_4_reg_3464;
wire   [46:0] p_Val2_5_fu_1895_p2;
reg   [46:0] p_Val2_5_reg_3469;
wire   [46:0] p_Val2_24_fu_1911_p2;
reg   [46:0] p_Val2_24_reg_3474;
wire   [46:0] p_Val2_45_1_fu_1924_p2;
reg   [46:0] p_Val2_45_1_reg_3479;
wire   [46:0] p_Val2_4_1_fu_1937_p2;
reg   [46:0] p_Val2_4_1_reg_3484;
wire   [46:0] p_Val2_5_1_fu_1950_p2;
reg   [46:0] p_Val2_5_1_reg_3489;
wire   [46:0] p_Val2_6_1_fu_1963_p2;
reg   [46:0] p_Val2_6_1_reg_3494;
wire   [46:0] p_Val2_45_2_fu_1976_p2;
reg   [46:0] p_Val2_45_2_reg_3499;
wire   [46:0] p_Val2_4_2_fu_1989_p2;
reg   [46:0] p_Val2_4_2_reg_3504;
wire   [46:0] p_Val2_5_2_fu_2002_p2;
reg   [46:0] p_Val2_5_2_reg_3509;
wire   [46:0] p_Val2_6_2_fu_2015_p2;
reg   [46:0] p_Val2_6_2_reg_3514;
wire   [46:0] p_Val2_45_3_fu_2028_p2;
reg   [46:0] p_Val2_45_3_reg_3519;
wire   [46:0] p_Val2_4_3_fu_2041_p2;
reg   [46:0] p_Val2_4_3_reg_3524;
wire   [46:0] p_Val2_5_3_fu_2054_p2;
reg   [46:0] p_Val2_5_3_reg_3529;
wire   [46:0] p_Val2_6_3_fu_2067_p2;
reg   [46:0] p_Val2_6_3_reg_3534;
reg   [9:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
wire   [7:0] k_buf_val_val_0_0_q0;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [7:0] k_buf_val_val_0_0_d1;
reg   [9:0] k_buf_val_val_0_1_address0;
reg    k_buf_val_val_0_1_ce0;
wire   [7:0] k_buf_val_val_0_1_q0;
reg    k_buf_val_val_0_1_ce1;
reg    k_buf_val_val_0_1_we1;
reg   [7:0] k_buf_val_val_0_1_d1;
reg   [9:0] k_buf_val_val_0_2_address0;
reg    k_buf_val_val_0_2_ce0;
wire   [7:0] k_buf_val_val_0_2_q0;
reg    k_buf_val_val_0_2_ce1;
reg    k_buf_val_val_0_2_we1;
reg   [7:0] k_buf_val_val_0_2_d1;
reg   [9:0] k_buf_val_val_0_3_address0;
reg    k_buf_val_val_0_3_ce0;
wire   [7:0] k_buf_val_val_0_3_q0;
reg    k_buf_val_val_0_3_ce1;
reg    k_buf_val_val_0_3_we1;
reg   [7:0] k_buf_val_val_0_3_d1;
wire   [9:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [7:0] k_buf_val_val_1_0_q0;
wire   [9:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
wire   [9:0] k_buf_val_val_1_1_address0;
reg    k_buf_val_val_1_1_ce0;
wire   [7:0] k_buf_val_val_1_1_q0;
wire   [9:0] k_buf_val_val_1_1_address1;
reg    k_buf_val_val_1_1_ce1;
reg    k_buf_val_val_1_1_we1;
wire   [9:0] k_buf_val_val_1_2_address0;
reg    k_buf_val_val_1_2_ce0;
wire   [7:0] k_buf_val_val_1_2_q0;
wire   [9:0] k_buf_val_val_1_2_address1;
reg    k_buf_val_val_1_2_ce1;
reg    k_buf_val_val_1_2_we1;
wire   [9:0] k_buf_val_val_1_3_address0;
reg    k_buf_val_val_1_3_ce0;
wire   [7:0] k_buf_val_val_1_3_q0;
wire   [9:0] k_buf_val_val_1_3_address1;
reg    k_buf_val_val_1_3_ce1;
reg    k_buf_val_val_1_3_we1;
reg   [8:0] p_Val2_14_reg_562;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it28;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it29;
wire   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it0;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it1;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it2;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it3;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it4;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it5;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it6;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it7;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it8;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it9;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it10;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it11;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it12;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it13;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it14;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it15;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it16;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it17;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it18;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it19;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it20;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it21;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it22;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it23;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it24;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it25;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it26;
reg   [9:0] ap_reg_phiprechg_dy_reg_584pp0_it27;
wire   [10:0] tmp_61_fu_1157_p1;
reg   [10:0] ap_reg_phiprechg_dx_reg_593pp0_it29;
reg   [10:0] dx_phi_fu_596_p4;
wire   [10:0] ap_reg_phiprechg_dx_reg_593pp0_it28;
wire   [7:0] ap_reg_phiprechg_win_val_val_1_0_3_2_reg_602pp0_it31;
reg   [7:0] win_val_val_1_0_3_2_phi_fu_605_p10;
wire   [7:0] ap_reg_phiprechg_win_val_val_1_0_2_2_reg_622pp0_it31;
reg   [7:0] win_val_val_1_0_2_2_phi_fu_625_p10;
wire   [7:0] ap_reg_phiprechg_win_val_val_1_0_1_2_reg_642pp0_it31;
reg   [7:0] win_val_val_1_0_1_2_phi_fu_645_p10;
wire   [7:0] ap_reg_phiprechg_win_val_val_1_0_0_2_reg_662pp0_it31;
reg   [7:0] win_val_val_1_0_0_2_phi_fu_665_p10;
reg   [0:0] row_wr_fu_190;
wire   [0:0] row_wr_3_fu_1471_p3;
reg   [0:0] row_rd_fu_194;
reg   [15:0] pre_fx_fu_198;
wire   [15:0] pre_fx_5_fu_1506_p3;
reg   [15:0] pre_fy_fu_202;
wire   [15:0] pre_fy_5_fu_1432_p3;
reg   [15:0] x_fu_206;
wire   [15:0] x_2_fu_1413_p3;
wire   [15:0] x_1_fu_1568_p2;
reg   [7:0] tmp_fu_210;
reg   [7:0] tmp_20_fu_214;
reg   [7:0] tmp_46_fu_218;
reg   [7:0] win_val_0_val_1_0_fu_222;
reg   [7:0] win_val_0_val_1_1_fu_226;
reg   [7:0] win_val_0_val_1_2_fu_230;
reg   [7:0] win_val_0_val_1_3_fu_234;
reg   [7:0] win_val_0_val_1_0_1_fu_238;
reg   [7:0] win_val_0_val_1_1_1_fu_242;
reg   [7:0] win_val_0_val_1_2_1_fu_246;
reg   [7:0] win_val_0_val_1_3_1_fu_250;
reg   [7:0] win_val_1_val_1_0_fu_254;
reg   [7:0] win_val_1_val_1_1_fu_258;
reg   [7:0] win_val_1_val_1_2_fu_262;
reg   [7:0] win_val_1_val_1_3_fu_266;
reg   [7:0] win_val_1_val_1_0_1_fu_270;
reg   [7:0] win_val_1_val_1_1_1_fu_274;
reg   [7:0] win_val_1_val_1_2_1_fu_278;
reg   [7:0] win_val_1_val_1_3_1_fu_282;
reg   [7:0] tmp_47_fu_286;
wire   [26:0] tmp_36_fu_706_p3;
wire  signed [27:0] tmp_7_fu_714_p1;
wire   [27:0] grp_fu_722_p1;
wire   [9:0] tmp_52_fu_702_p1;
wire   [0:0] tmp_6_fu_728_p2;
wire   [9:0] tmp_9_fu_734_p2;
wire   [25:0] tmp_21_fu_777_p3;
wire  signed [27:0] tmp_s_fu_785_p1;
wire   [27:0] grp_fu_793_p1;
wire   [8:0] tmp_53_fu_773_p1;
wire   [0:0] tmp_5_fu_799_p2;
wire   [8:0] tmp_8_fu_805_p2;
wire   [39:0] grp_fu_793_p2;
wire   [40:0] grp_fu_722_p2;
wire   [31:0] p_neg1_fu_835_p2;
wire   [30:0] p_lshr1_fu_841_p4;
wire   [31:0] tmp_48_fu_851_p1;
wire   [30:0] p_lshr_f1_fu_861_p4;
wire   [0:0] tmp_56_fu_827_p3;
wire   [31:0] p_neg_t1_fu_855_p2;
wire   [31:0] tmp_49_fu_871_p1;
wire   [31:0] tmp_1_fu_875_p3;
wire  signed [32:0] tmp_26_cast_fu_883_p1;
wire   [32:0] p_Val2_6_fu_887_p2;
wire   [0:0] tmp_57_fu_903_p3;
wire   [19:0] tmp_2_fu_911_p1;
wire   [19:0] p_Val2_7_fu_893_p4;
wire   [31:0] p_neg_fu_929_p2;
wire   [30:0] p_lshr_fu_935_p4;
wire   [31:0] tmp_50_fu_945_p1;
wire   [30:0] p_lshr_f_fu_955_p4;
wire   [0:0] tmp_58_fu_921_p3;
wire   [31:0] p_neg_t_fu_949_p2;
wire   [31:0] tmp_51_fu_965_p1;
wire   [31:0] tmp_3_fu_969_p3;
wire  signed [32:0] tmp_30_cast_fu_977_p1;
wire   [32:0] p_Val2_10_fu_981_p2;
wire   [0:0] tmp_59_fu_997_p3;
wire   [19:0] tmp_4_fu_1005_p1;
wire   [19:0] p_Val2_11_fu_987_p4;
wire   [19:0] p_Val2_16_fu_915_p2;
wire   [25:0] tmp_12_fu_1027_p3;
wire   [19:0] p_Val2_17_fu_1009_p2;
wire   [25:0] tmp_13_fu_1039_p3;
wire   [9:0] i_op_assign_15_cast_fu_1051_p1;
wire   [24:0] tmp_16_fu_1088_p3;
wire   [24:0] grp_fu_1115_p0;
wire   [25:0] tmp_19_fu_1119_p3;
wire   [25:0] grp_fu_1131_p0;
wire   [31:0] grp_fu_1115_p2;
wire   [31:0] grp_fu_1131_p2;
wire  signed [9:0] p_Val2_s_fu_1166_p1;
wire  signed [10:0] p_Val2_1_fu_1175_p1;
wire   [31:0] p_Val2_2_fu_1199_p2;
wire   [15:0] tmp_63_fu_1221_p1;
wire   [15:0] ret_V_fu_1203_p4;
wire   [0:0] tmp_24_fu_1225_p2;
wire   [15:0] ret_V_1_fu_1231_p2;
wire   [0:0] tmp_62_fu_1213_p3;
wire   [15:0] p_6_fu_1237_p3;
wire   [31:0] p_Val2_3_fu_1195_p2;
wire   [15:0] tmp_65_fu_1271_p1;
wire   [15:0] ret_V_2_fu_1253_p4;
wire   [0:0] tmp_25_fu_1275_p2;
wire   [15:0] ret_V_3_fu_1281_p2;
wire   [0:0] tmp_64_fu_1263_p3;
wire   [15:0] p_7_fu_1287_p3;
wire   [15:0] sx_fu_1245_p3;
wire   [31:0] tmp_27_fu_1307_p3;
wire  signed [32:0] tmp_26_fu_1303_p1;
wire  signed [32:0] tmp_64_cast_fu_1315_p1;
wire   [32:0] r_V_8_fu_1319_p2;
wire   [15:0] sy_fu_1295_p3;
wire   [31:0] tmp_32_fu_1339_p3;
wire  signed [32:0] tmp_30_fu_1335_p1;
wire  signed [32:0] tmp_70_cast_fu_1347_p1;
wire   [32:0] r_V_9_fu_1351_p2;
wire   [15:0] sy_1_fu_1387_p3;
wire   [0:0] sel_tmp4_fu_1420_p2;
wire   [15:0] pre_fy_1_sy_fu_1406_p3;
wire   [15:0] sel_tmp5_fu_1424_p3;
wire   [0:0] not_1_fu_1400_p2;
wire   [0:0] tmp54_fu_1446_p2;
wire   [0:0] sel_tmp_fu_1452_p2;
wire   [0:0] row_wr_1_fu_1395_p2;
wire   [0:0] row_wr_4_fu_1464_p3;
wire   [10:0] tmp_39_fu_1478_p2;
wire   [15:0] pre_fx_1_fu_1373_p3;
wire  signed [15:0] tmp_82_cast_fu_1483_p1;
wire   [15:0] pre_fx_2_fu_1439_p3;
wire   [15:0] pre_fx_2_sx_fu_1499_p3;
wire   [0:0] not_s_fu_1493_p2;
wire   [0:0] tmp55_fu_1513_p2;
wire   [0:0] col_wr_fu_1487_p2;
wire   [0:0] col_wr_2_fu_1523_p3;
wire   [19:0] tmp_29_fu_1617_p3;
wire   [19:0] tmp_34_fu_1631_p3;
wire   [19:0] u_V_fu_1624_p3;
wire   [19:0] v_V_2_fu_1638_p3;
wire  signed [27:0] r_V_fu_2990_p2;
wire  signed [27:0] p_Val2_19_fu_1863_p0;
wire  signed [19:0] p_Val2_19_fu_1863_p1;
wire  signed [46:0] OP2_V_1_cast_fu_1850_p1;
wire  signed [27:0] r_V_1_fu_2983_p2;
wire  signed [27:0] p_Val2_4_fu_1879_p0;
wire  signed [19:0] p_Val2_4_fu_1879_p1;
wire  signed [46:0] OP2_V_5_cast_fu_1876_p1;
wire  signed [27:0] r_V_2_fu_2976_p2;
wire  signed [27:0] p_Val2_5_fu_1895_p0;
wire  signed [19:0] p_Val2_5_fu_1895_p1;
wire  signed [46:0] OP2_V_6_cast_fu_1892_p1;
wire  signed [27:0] r_V_3_fu_2969_p2;
wire  signed [27:0] p_Val2_24_fu_1911_p0;
wire  signed [19:0] p_Val2_24_fu_1911_p1;
wire  signed [27:0] r_V_s_fu_2962_p2;
wire  signed [27:0] p_Val2_45_1_fu_1924_p0;
wire  signed [19:0] p_Val2_45_1_fu_1924_p1;
wire  signed [27:0] r_V_1_1_fu_2955_p2;
wire  signed [27:0] p_Val2_4_1_fu_1937_p0;
wire  signed [19:0] p_Val2_4_1_fu_1937_p1;
wire  signed [27:0] r_V_2_1_fu_2948_p2;
wire  signed [27:0] p_Val2_5_1_fu_1950_p0;
wire  signed [19:0] p_Val2_5_1_fu_1950_p1;
wire  signed [27:0] r_V_3_1_fu_2941_p2;
wire  signed [27:0] p_Val2_6_1_fu_1963_p0;
wire  signed [19:0] p_Val2_6_1_fu_1963_p1;
wire  signed [27:0] r_V_4_fu_2920_p2;
wire  signed [27:0] p_Val2_45_2_fu_1976_p0;
wire  signed [19:0] p_Val2_45_2_fu_1976_p1;
wire  signed [27:0] r_V_1_2_fu_2934_p2;
wire  signed [27:0] p_Val2_4_2_fu_1989_p0;
wire  signed [19:0] p_Val2_4_2_fu_1989_p1;
wire  signed [27:0] r_V_2_2_fu_2927_p2;
wire  signed [27:0] p_Val2_5_2_fu_2002_p0;
wire  signed [19:0] p_Val2_5_2_fu_2002_p1;
wire  signed [27:0] r_V_3_2_fu_2913_p2;
wire  signed [27:0] p_Val2_6_2_fu_2015_p0;
wire  signed [19:0] p_Val2_6_2_fu_2015_p1;
wire  signed [27:0] r_V_5_fu_2906_p2;
wire  signed [27:0] p_Val2_45_3_fu_2028_p0;
wire  signed [19:0] p_Val2_45_3_fu_2028_p1;
wire  signed [27:0] r_V_1_3_fu_2899_p2;
wire  signed [27:0] p_Val2_4_3_fu_2041_p0;
wire  signed [19:0] p_Val2_4_3_fu_2041_p1;
wire  signed [27:0] r_V_2_3_fu_2892_p2;
wire  signed [27:0] p_Val2_5_3_fu_2054_p0;
wire  signed [19:0] p_Val2_5_3_fu_2054_p1;
wire  signed [27:0] r_V_3_3_fu_2885_p2;
wire  signed [27:0] p_Val2_6_3_fu_2067_p0;
wire  signed [19:0] p_Val2_6_3_fu_2067_p1;
wire  signed [47:0] p_Val2_4_cast_fu_2076_p1;
wire  signed [47:0] p_Val2_5_cast_fu_2079_p1;
wire  signed [47:0] p_Val2_45_cast_fu_2073_p1;
wire  signed [47:0] p_Val2_61_cast_fu_2082_p1;
wire   [47:0] tmp57_fu_2091_p2;
wire   [47:0] tmp56_fu_2085_p2;
wire   [47:0] p_Val2_25_fu_2097_p2;
wire   [0:0] tmp_73_fu_2121_p3;
wire   [7:0] p_Val2_26_fu_2111_p4;
wire   [7:0] tmp_1_i_i_fu_2129_p1;
wire   [7:0] p_Val2_27_fu_2141_p2;
wire   [0:0] tmp_75_fu_2147_p3;
wire   [0:0] tmp_74_fu_2133_p3;
wire   [0:0] tmp_5_i_i_fu_2155_p2;
wire   [3:0] p_Result_3_i_i_fu_2167_p4;
wire   [0:0] carry_fu_2161_p2;
wire   [0:0] Range1_all_ones_fu_2177_p2;
wire   [0:0] Range1_all_zeros_fu_2183_p2;
wire   [0:0] p_38_i_i_i_fu_2197_p2;
wire   [0:0] signbit_fu_2103_p3;
wire   [0:0] tmp_6_i_i_fu_2203_p2;
wire   [0:0] deleted_zeros_fu_2189_p3;
wire   [0:0] signbit_not_i_fu_2221_p2;
wire   [0:0] p_39_demorgan_i_i_i_fu_2215_p2;
wire   [0:0] neg_src_not_i_i_fu_2227_p2;
wire   [0:0] p_39_demorgan_i_not_i_i_fu_2239_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_2233_p2;
wire   [0:0] neg_src_7_fu_2209_p2;
wire   [0:0] brmerge_i_i_fu_2245_p2;
wire   [7:0] p_mux_i_i_fu_2251_p3;
wire   [7:0] p_i_i_fu_2259_p3;
wire  signed [47:0] p_Val2_4_1_cast_fu_2279_p1;
wire  signed [47:0] p_Val2_5_1_cast_fu_2282_p1;
wire  signed [47:0] p_Val2_45_1_cast_fu_2276_p1;
wire  signed [47:0] p_Val2_6_1_cast_fu_2285_p1;
wire   [47:0] tmp59_fu_2294_p2;
wire   [47:0] tmp58_fu_2288_p2;
wire   [47:0] p_Val2_48_1_fu_2300_p2;
wire   [0:0] tmp_77_fu_2324_p3;
wire   [7:0] p_Val2_s_120_fu_2314_p4;
wire   [7:0] tmp_1_i_i5_fu_2332_p1;
wire   [7:0] p_Val2_29_fu_2344_p2;
wire   [0:0] tmp_79_fu_2350_p3;
wire   [0:0] tmp_78_fu_2336_p3;
wire   [0:0] tmp_5_i_i9_fu_2358_p2;
wire   [3:0] p_Result_3_i_i1_fu_2370_p4;
wire   [0:0] carry_1_fu_2364_p2;
wire   [0:0] Range1_all_ones_1_fu_2380_p2;
wire   [0:0] Range1_all_zeros_1_fu_2386_p2;
wire   [0:0] p_38_i_i_i1_fu_2400_p2;
wire   [0:0] signbit_1_fu_2306_p3;
wire   [0:0] tmp_6_i_i1_fu_2406_p2;
wire   [0:0] deleted_zeros_1_fu_2392_p3;
wire   [0:0] signbit_not_i1_fu_2424_p2;
wire   [0:0] p_39_demorgan_i_i_i1_fu_2418_p2;
wire   [0:0] neg_src_not_i_i1_fu_2430_p2;
wire   [0:0] p_39_demorgan_i_not_i_i1_fu_2442_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_2436_p2;
wire   [0:0] neg_src_8_fu_2412_p2;
wire   [0:0] brmerge_i_i1_fu_2448_p2;
wire   [7:0] p_mux_i_i1_fu_2454_p3;
wire   [7:0] p_i_i1_fu_2462_p3;
wire  signed [47:0] p_Val2_4_2_cast_fu_2482_p1;
wire  signed [47:0] p_Val2_5_2_cast_fu_2485_p1;
wire  signed [47:0] p_Val2_45_2_cast_fu_2479_p1;
wire  signed [47:0] p_Val2_6_2_cast_fu_2488_p1;
wire   [47:0] tmp61_fu_2497_p2;
wire   [47:0] tmp60_fu_2491_p2;
wire   [47:0] p_Val2_48_2_fu_2503_p2;
wire   [0:0] tmp_81_fu_2527_p3;
wire   [7:0] p_Val2_31_fu_2517_p4;
wire   [7:0] tmp_1_i_i1_fu_2535_p1;
wire   [7:0] p_Val2_32_fu_2547_p2;
wire   [0:0] tmp_83_fu_2553_p3;
wire   [0:0] tmp_82_fu_2539_p3;
wire   [0:0] tmp_5_i_i1_fu_2561_p2;
wire   [3:0] p_Result_3_i_i2_fu_2573_p4;
wire   [0:0] carry_2_fu_2567_p2;
wire   [0:0] Range1_all_ones_2_fu_2583_p2;
wire   [0:0] Range1_all_zeros_2_fu_2589_p2;
wire   [0:0] p_38_i_i_i2_fu_2603_p2;
wire   [0:0] signbit_2_fu_2509_p3;
wire   [0:0] tmp_6_i_i2_fu_2609_p2;
wire   [0:0] deleted_zeros_2_fu_2595_p3;
wire   [0:0] signbit_not_i2_fu_2627_p2;
wire   [0:0] p_39_demorgan_i_i_i2_fu_2621_p2;
wire   [0:0] neg_src_not_i_i2_fu_2633_p2;
wire   [0:0] p_39_demorgan_i_not_i_i2_fu_2645_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_2639_p2;
wire   [0:0] neg_src_fu_2615_p2;
wire   [0:0] brmerge_i_i2_fu_2651_p2;
wire   [7:0] p_mux_i_i2_fu_2657_p3;
wire   [7:0] p_i_i2_fu_2665_p3;
wire  signed [47:0] p_Val2_4_3_cast_fu_2685_p1;
wire  signed [47:0] p_Val2_5_3_cast_fu_2688_p1;
wire  signed [47:0] p_Val2_45_3_cast_fu_2682_p1;
wire  signed [47:0] p_Val2_6_3_cast_fu_2691_p1;
wire   [47:0] tmp63_fu_2700_p2;
wire   [47:0] tmp62_fu_2694_p2;
wire   [47:0] p_Val2_48_3_fu_2706_p2;
wire   [0:0] tmp_85_fu_2730_p3;
wire   [7:0] p_Val2_34_fu_2720_p4;
wire   [7:0] tmp_1_i_i2_fu_2738_p1;
wire   [7:0] p_Val2_35_fu_2750_p2;
wire   [0:0] tmp_87_fu_2756_p3;
wire   [0:0] tmp_86_fu_2742_p3;
wire   [0:0] tmp_5_i_i2_fu_2764_p2;
wire   [3:0] p_Result_3_i_i3_fu_2776_p4;
wire   [0:0] carry_3_fu_2770_p2;
wire   [0:0] Range1_all_ones_3_fu_2786_p2;
wire   [0:0] Range1_all_zeros_3_fu_2792_p2;
wire   [0:0] p_38_i_i_i3_fu_2806_p2;
wire   [0:0] signbit_3_fu_2712_p3;
wire   [0:0] tmp_6_i_i3_fu_2812_p2;
wire   [0:0] deleted_zeros_3_fu_2798_p3;
wire   [0:0] signbit_not_i3_fu_2830_p2;
wire   [0:0] p_39_demorgan_i_i_i3_fu_2824_p2;
wire   [0:0] neg_src_not_i_i3_fu_2836_p2;
wire   [0:0] p_39_demorgan_i_not_i_i3_fu_2848_p2;
wire   [0:0] brmerge_i_i_not_i_i3_fu_2842_p2;
wire   [0:0] neg_src_9_fu_2818_p2;
wire   [0:0] brmerge_i_i3_fu_2854_p2;
wire   [7:0] p_mux_i_i3_fu_2860_p3;
wire   [7:0] p_i_i3_fu_2868_p3;
wire  signed [19:0] r_V_3_3_fu_2885_p0;
wire  signed [27:0] OP2_V_7_fu_1905_p1;
wire   [7:0] r_V_3_3_fu_2885_p1;
wire  signed [19:0] r_V_2_3_fu_2892_p0;
wire  signed [27:0] OP2_V_fu_1847_p1;
wire   [7:0] r_V_2_3_fu_2892_p1;
wire  signed [19:0] r_V_1_3_fu_2899_p0;
wire  signed [27:0] OP2_V_1_fu_1853_p1;
wire   [7:0] r_V_1_3_fu_2899_p1;
wire  signed [19:0] r_V_5_fu_2906_p0;
wire   [7:0] r_V_5_fu_2906_p1;
wire  signed [19:0] r_V_3_2_fu_2913_p0;
wire   [7:0] r_V_3_2_fu_2913_p1;
wire  signed [19:0] r_V_4_fu_2920_p0;
wire   [7:0] r_V_4_fu_2920_p1;
wire  signed [19:0] r_V_2_2_fu_2927_p0;
wire   [7:0] r_V_2_2_fu_2927_p1;
wire  signed [19:0] r_V_1_2_fu_2934_p0;
wire   [7:0] r_V_1_2_fu_2934_p1;
wire  signed [19:0] r_V_3_1_fu_2941_p0;
wire   [7:0] r_V_3_1_fu_2941_p1;
wire  signed [19:0] r_V_2_1_fu_2948_p0;
wire   [7:0] r_V_2_1_fu_2948_p1;
wire  signed [19:0] r_V_1_1_fu_2955_p0;
wire   [7:0] r_V_1_1_fu_2955_p1;
wire  signed [19:0] r_V_s_fu_2962_p0;
wire   [7:0] r_V_s_fu_2962_p1;
wire  signed [19:0] r_V_3_fu_2969_p0;
wire   [7:0] r_V_3_fu_2969_p1;
wire  signed [19:0] r_V_2_fu_2976_p0;
wire   [7:0] r_V_2_fu_2976_p1;
wire  signed [19:0] r_V_1_fu_2983_p0;
wire   [7:0] r_V_1_fu_2983_p1;
wire  signed [19:0] r_V_fu_2990_p0;
wire   [7:0] r_V_fu_2990_p1;
reg    grp_fu_722_ap_start;
wire    grp_fu_722_ap_done;
reg    grp_fu_793_ap_start;
wire    grp_fu_793_ap_done;
reg    grp_fu_1115_ce;
reg    grp_fu_1131_ce;
reg   [46:0] ap_NS_fsm;
wire   [31:0] grp_fu_1131_p00;
wire   [40:0] grp_fu_722_p10;
wire   [39:0] grp_fu_793_p10;
wire   [27:0] r_V_1_1_fu_2955_p10;
wire   [27:0] r_V_1_2_fu_2934_p10;
wire   [27:0] r_V_1_3_fu_2899_p10;
wire   [27:0] r_V_1_fu_2983_p10;
wire   [27:0] r_V_2_1_fu_2948_p10;
wire   [27:0] r_V_2_2_fu_2927_p10;
wire   [27:0] r_V_2_3_fu_2892_p10;
wire   [27:0] r_V_2_fu_2976_p10;
wire   [27:0] r_V_3_1_fu_2941_p10;
wire   [27:0] r_V_3_2_fu_2913_p10;
wire   [27:0] r_V_3_3_fu_2885_p10;
wire   [27:0] r_V_3_fu_2969_p10;
wire   [27:0] r_V_4_fu_2920_p10;
wire   [27:0] r_V_5_fu_2906_p10;
wire   [27:0] r_V_fu_2990_p10;
wire   [27:0] r_V_s_fu_2962_p10;
reg    ap_sig_493;
reg    ap_sig_723;
reg    ap_sig_783;
reg    ap_sig_380;
reg    ap_sig_489;
reg    ap_sig_2616;
reg    ap_sig_2620;
reg    ap_sig_834;

// power-on initialization
initial begin
#0 ap_CS_fsm = 47'b1;
#0 ap_reg_ppiten_pp0_it31 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
#0 ap_reg_ppiten_pp0_it22 = 1'b0;
#0 ap_reg_ppiten_pp0_it23 = 1'b0;
#0 ap_reg_ppiten_pp0_it24 = 1'b0;
#0 ap_reg_ppiten_pp0_it25 = 1'b0;
#0 ap_reg_ppiten_pp0_it26 = 1'b0;
#0 ap_reg_ppiten_pp0_it27 = 1'b0;
#0 ap_reg_ppiten_pp0_it28 = 1'b0;
#0 ap_reg_ppiten_pp0_it29 = 1'b0;
#0 ap_reg_ppiten_pp0_it30 = 1'b0;
#0 ap_reg_ppiten_pp0_it32 = 1'b0;
#0 ap_reg_ppiten_pp0_it33 = 1'b0;
end

filt_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_address0),
    .ce0(k_buf_val_val_0_0_ce0),
    .q0(k_buf_val_val_0_0_q0),
    .address1(k_buf_val_val_0_0_addr_reg_3397),
    .ce1(k_buf_val_val_0_0_ce1),
    .we1(k_buf_val_val_0_0_we1),
    .d1(k_buf_val_val_0_0_d1)
);

filt_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_1_address0),
    .ce0(k_buf_val_val_0_1_ce0),
    .q0(k_buf_val_val_0_1_q0),
    .address1(k_buf_val_val_0_1_addr_reg_3403),
    .ce1(k_buf_val_val_0_1_ce1),
    .we1(k_buf_val_val_0_1_we1),
    .d1(k_buf_val_val_0_1_d1)
);

filt_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_2_address0),
    .ce0(k_buf_val_val_0_2_ce0),
    .q0(k_buf_val_val_0_2_q0),
    .address1(k_buf_val_val_0_2_addr_reg_3409),
    .ce1(k_buf_val_val_0_2_ce1),
    .we1(k_buf_val_val_0_2_we1),
    .d1(k_buf_val_val_0_2_d1)
);

filt_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_3_address0),
    .ce0(k_buf_val_val_0_3_ce0),
    .q0(k_buf_val_val_0_3_q0),
    .address1(k_buf_val_val_0_3_addr_reg_3415),
    .ce1(k_buf_val_val_0_3_ce1),
    .we1(k_buf_val_val_0_3_we1),
    .d1(k_buf_val_val_0_3_d1)
);

filt_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_address0),
    .ce0(k_buf_val_val_1_0_ce0),
    .q0(k_buf_val_val_1_0_q0),
    .address1(k_buf_val_val_1_0_address1),
    .ce1(k_buf_val_val_1_0_ce1),
    .we1(k_buf_val_val_1_0_we1),
    .d1(k_buf_val_val_0_0_q0)
);

filt_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_1_address0),
    .ce0(k_buf_val_val_1_1_ce0),
    .q0(k_buf_val_val_1_1_q0),
    .address1(k_buf_val_val_1_1_address1),
    .ce1(k_buf_val_val_1_1_ce1),
    .we1(k_buf_val_val_1_1_we1),
    .d1(k_buf_val_val_0_1_q0)
);

filt_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_2_address0),
    .ce0(k_buf_val_val_1_2_ce0),
    .q0(k_buf_val_val_1_2_q0),
    .address1(k_buf_val_val_1_2_address1),
    .ce1(k_buf_val_val_1_2_ce1),
    .we1(k_buf_val_val_1_2_we1),
    .d1(k_buf_val_val_0_2_q0)
);

filt_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_3_address0),
    .ce0(k_buf_val_val_1_3_ce0),
    .q0(k_buf_val_val_1_3_q0),
    .address1(k_buf_val_val_1_3_address1),
    .ce1(k_buf_val_val_1_3_ce1),
    .we1(k_buf_val_val_1_3_we1),
    .d1(k_buf_val_val_0_3_q0)
);

filt_udiv_41s_28ns_41_45_seq #(
    .ID( 1 ),
    .NUM_STAGE( 45 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 41 ))
filt_udiv_41s_28ns_41_45_seq_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_722_ap_start),
    .done(grp_fu_722_ap_done),
    .din0(ap_const_lv41_14000000000),
    .din1(grp_fu_722_p1),
    .ce(1'b1),
    .dout(grp_fu_722_p2)
);

filt_udiv_40s_28ns_40_44_seq #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 40 ))
filt_udiv_40s_28ns_40_44_seq_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_793_ap_start),
    .done(grp_fu_793_ap_done),
    .din0(ap_const_lv40_F000000000),
    .din1(grp_fu_793_p1),
    .ce(1'b1),
    .dout(grp_fu_793_p2)
);

filt_udiv_25ns_32s_32_29 #(
    .ID( 1 ),
    .NUM_STAGE( 29 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filt_udiv_25ns_32s_32_29_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1115_p0),
    .din1(row_rate_V_reg_3185),
    .ce(grp_fu_1115_ce),
    .dout(grp_fu_1115_p2)
);

filt_udiv_26ns_32s_32_30 #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filt_udiv_26ns_32s_32_30_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1131_p0),
    .din1(col_rate_V_reg_3191),
    .ce(grp_fu_1131_ce),
    .dout(grp_fu_1131_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U60(
    .din0(r_V_3_3_fu_2885_p0),
    .din1(r_V_3_3_fu_2885_p1),
    .dout(r_V_3_3_fu_2885_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U61(
    .din0(r_V_2_3_fu_2892_p0),
    .din1(r_V_2_3_fu_2892_p1),
    .dout(r_V_2_3_fu_2892_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U62(
    .din0(r_V_1_3_fu_2899_p0),
    .din1(r_V_1_3_fu_2899_p1),
    .dout(r_V_1_3_fu_2899_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U63(
    .din0(r_V_5_fu_2906_p0),
    .din1(r_V_5_fu_2906_p1),
    .dout(r_V_5_fu_2906_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U64(
    .din0(r_V_3_2_fu_2913_p0),
    .din1(r_V_3_2_fu_2913_p1),
    .dout(r_V_3_2_fu_2913_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U65(
    .din0(r_V_4_fu_2920_p0),
    .din1(r_V_4_fu_2920_p1),
    .dout(r_V_4_fu_2920_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U66(
    .din0(r_V_2_2_fu_2927_p0),
    .din1(r_V_2_2_fu_2927_p1),
    .dout(r_V_2_2_fu_2927_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U67(
    .din0(r_V_1_2_fu_2934_p0),
    .din1(r_V_1_2_fu_2934_p1),
    .dout(r_V_1_2_fu_2934_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U68(
    .din0(r_V_3_1_fu_2941_p0),
    .din1(r_V_3_1_fu_2941_p1),
    .dout(r_V_3_1_fu_2941_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U69(
    .din0(r_V_2_1_fu_2948_p0),
    .din1(r_V_2_1_fu_2948_p1),
    .dout(r_V_2_1_fu_2948_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U70(
    .din0(r_V_1_1_fu_2955_p0),
    .din1(r_V_1_1_fu_2955_p1),
    .dout(r_V_1_1_fu_2955_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U71(
    .din0(r_V_s_fu_2962_p0),
    .din1(r_V_s_fu_2962_p1),
    .dout(r_V_s_fu_2962_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U72(
    .din0(r_V_3_fu_2969_p0),
    .din1(r_V_3_fu_2969_p1),
    .dout(r_V_3_fu_2969_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U73(
    .din0(r_V_2_fu_2976_p0),
    .din1(r_V_2_fu_2976_p1),
    .dout(r_V_2_fu_2976_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U74(
    .din0(r_V_1_fu_2983_p0),
    .din1(r_V_1_fu_2983_p1),
    .dout(r_V_1_fu_2983_p2)
);

filt_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
filt_mul_mul_20s_8ns_28_1_U75(
    .din0(r_V_fu_2990_p0),
    .din1(r_V_fu_2990_p1),
    .dout(r_V_fu_2990_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == exitcond_fu_1104_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & (1'b0 == exitcond1_fu_1055_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & (1'b0 == exitcond1_fu_1055_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it30)) begin
                ap_reg_ppiten_pp0_it32 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it30)) begin
                ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end else if (((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & (1'b0 == exitcond1_fu_1055_p2))) begin
            ap_reg_ppiten_pp0_it33 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_723) begin
        if (ap_sig_493) begin
            ap_reg_phiprechg_dx_reg_593pp0_it29 <= tmp_23_fu_1152_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_dx_reg_593pp0_it29 <= ap_reg_phiprechg_dx_reg_593pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_380) begin
        if (ap_sig_783) begin
            ap_reg_phiprechg_dy_reg_584pp0_it1 <= tmp_14_reg_3228;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_dy_reg_584pp0_it1 <= ap_reg_phiprechg_dy_reg_584pp0_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_723) begin
        if (ap_sig_489) begin
            ap_reg_phiprechg_dy_reg_584pp0_it29 <= tmp_60_fu_1148_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_dy_reg_584pp0_it29 <= ap_reg_phiprechg_dy_reg_584pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == exitcond_fu_1104_p2))) begin
        p_Val2_14_reg_562 <= i_reg_3223;
    end else if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        p_Val2_14_reg_562 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == exitcond_fu_1104_p2))) begin
        p_Val2_15_reg_573 <= j_fu_1109_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & (1'b0 == exitcond1_fu_1055_p2))) begin
        p_Val2_15_reg_573 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) begin
        pre_fx_fu_198 <= pre_fx_5_fu_1506_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        pre_fx_fu_198 <= ap_const_lv16_FFF6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) begin
        pre_fy_fu_202 <= pre_fy_5_fu_1432_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        pre_fy_fu_202 <= ap_const_lv16_FFF6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) begin
        row_rd_fu_194 <= row_rd_5_fu_1457_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        row_rd_fu_194 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) begin
        row_wr_fu_190 <= row_wr_3_fu_1471_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        row_wr_fu_190 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        win_val_0_val_1_0_fu_222 <= p_src_data_stream_0_V_dout;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & (1'b0 == row_rd_5_reg_3341) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == tmp_41_reg_3421)))) begin
        win_val_0_val_1_0_fu_222 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        win_val_0_val_1_1_fu_226 <= p_src_data_stream_1_V_dout;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & (1'b0 == row_rd_5_reg_3341) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == tmp_41_reg_3421)))) begin
        win_val_0_val_1_1_fu_226 <= k_buf_val_val_0_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        win_val_0_val_1_2_fu_230 <= p_src_data_stream_2_V_dout;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & (1'b0 == row_rd_5_reg_3341) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == tmp_41_reg_3421)))) begin
        win_val_0_val_1_2_fu_230 <= k_buf_val_val_0_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        win_val_0_val_1_3_fu_234 <= p_src_data_stream_3_V_dout;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & (1'b0 == row_rd_5_reg_3341) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == tmp_41_reg_3421)))) begin
        win_val_0_val_1_3_fu_234 <= k_buf_val_val_0_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2))) begin
        x_fu_206 <= x_1_fu_1568_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & (1'b0 == col_rd_2_fu_1518_p2))) begin
        x_fu_206 <= x_2_fu_1413_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        x_fu_206 <= ap_const_lv16_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it9) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it10 <= ap_reg_phiprechg_dy_reg_584pp0_it9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it10) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it11 <= ap_reg_phiprechg_dy_reg_584pp0_it10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it11) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it12 <= ap_reg_phiprechg_dy_reg_584pp0_it11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it12) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it13 <= ap_reg_phiprechg_dy_reg_584pp0_it12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it14 <= ap_reg_phiprechg_dy_reg_584pp0_it13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it15 <= ap_reg_phiprechg_dy_reg_584pp0_it14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it15) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it16 <= ap_reg_phiprechg_dy_reg_584pp0_it15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it16) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it17 <= ap_reg_phiprechg_dy_reg_584pp0_it16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it17) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it18 <= ap_reg_phiprechg_dy_reg_584pp0_it17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it18) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it19 <= ap_reg_phiprechg_dy_reg_584pp0_it18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it2 <= ap_reg_phiprechg_dy_reg_584pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it19) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it20 <= ap_reg_phiprechg_dy_reg_584pp0_it19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it20) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it21 <= ap_reg_phiprechg_dy_reg_584pp0_it20;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it21) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it22 <= ap_reg_phiprechg_dy_reg_584pp0_it21;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it22) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it23 <= ap_reg_phiprechg_dy_reg_584pp0_it22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it23) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it24 <= ap_reg_phiprechg_dy_reg_584pp0_it23;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it24) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it25 <= ap_reg_phiprechg_dy_reg_584pp0_it24;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it25) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it26 <= ap_reg_phiprechg_dy_reg_584pp0_it25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it26) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it27 <= ap_reg_phiprechg_dy_reg_584pp0_it26;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it27) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it28 <= ap_reg_phiprechg_dy_reg_584pp0_it27;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it3 <= ap_reg_phiprechg_dy_reg_584pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it4 <= ap_reg_phiprechg_dy_reg_584pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it5 <= ap_reg_phiprechg_dy_reg_584pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it6 <= ap_reg_phiprechg_dy_reg_584pp0_it5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it7 <= ap_reg_phiprechg_dy_reg_584pp0_it6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it8 <= ap_reg_phiprechg_dy_reg_584pp0_it7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_phiprechg_dy_reg_584pp0_it9 <= ap_reg_phiprechg_dy_reg_584pp0_it8;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) begin
        ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter31 <= brmerge_demorgan_reg_3433;
        ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32 <= ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter31;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter10 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter9;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter11 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter10;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter12 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter11;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter13 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter12;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter14 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter13;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter15 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter14;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter16 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter15;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter17 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter16;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter18 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter17;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter19 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter18;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter2 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter1;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter20 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter19;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter21 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter20;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter22 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter21;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter23 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter22;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter24 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter23;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter25 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter24;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter26 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter25;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter27 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter26;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter28 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter27;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter29 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter28;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter3 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter2;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter4 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter3;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter5 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter4;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter6 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter5;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter7 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter6;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter8 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter7;
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter9 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter8;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter10 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter9;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter11 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter10;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter12 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter11;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter13 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter12;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter14 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter13;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter15 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter14;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter16 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter15;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter17 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter16;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter18 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter17;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter19 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter18;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter1;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter20 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter19;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter21 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter20;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter22 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter21;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter23 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter22;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter24 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter23;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter25 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter24;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter26 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter25;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter27 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter26;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter28 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter27;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter29 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter28;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter2;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter29;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter4 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter3;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter5 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter4;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter6 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter5;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter7 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter6;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter8 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter7;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter9 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter8;
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter10[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter9[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter11[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter10[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter12[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter11[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter13[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter12[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter14[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter13[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter15[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter14[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter16[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter15[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter17[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter16[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter18[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter17[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter19[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter18[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter2[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter1[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter20[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter19[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter21[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter20[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter22[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter21[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter23[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter22[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter24[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter23[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter25[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter24[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter26[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter25[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter26[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter28[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter29[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter28[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter3[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter2[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter4[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter3[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter5[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter4[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter6[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter5[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter7[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter6[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter8[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter7[9 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter9[9 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter8[9 : 0];
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter10 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter9;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter11 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter10;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter12 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter11;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter13 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter12;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter14 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter13;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter15 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter14;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter16 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter15;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter17 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter16;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter18 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter17;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter19 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter18;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter2 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter1;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter20 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter19;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter21 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter20;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter22 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter21;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter23 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter22;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter24 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter23;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter25 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter24;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter26 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter25;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter27 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter26;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter28 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter27;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter28;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter3 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter2;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter4 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter3;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter5 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter4;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter6 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter5;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter7 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter6;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter8 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter7;
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter9 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter1 <= col_wr_1_reg_3286;
        ap_reg_ppstg_exitcond_reg_3260_pp0_iter1 <= exitcond_reg_3260;
        ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter1[9 : 0] <= i_op_assign_cast_reg_3254[9 : 0];
        ap_reg_ppstg_tmp_38_reg_3274_pp0_iter1 <= tmp_38_reg_3274;
        exitcond_reg_3260 <= exitcond_fu_1104_p2;
        i_op_assign_cast_reg_3254[9 : 0] <= i_op_assign_cast_fu_1100_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) begin
        brmerge_demorgan_reg_3433 <= brmerge_demorgan_fu_1579_p2;
        col_rd_2_reg_3345 <= col_rd_2_fu_1518_p2;
        row_rd_5_reg_3341 <= row_rd_5_fu_1457_p3;
        tmp_28_reg_3311 <= tmp_28_fu_1325_p2;
        tmp_33_reg_3321 <= tmp_33_fu_1357_p2;
        tmp_35_reg_3331 <= tmp_35_fu_1367_p2;
        tmp_37_reg_3336 <= tmp_37_fu_1381_p2;
        tmp_66_reg_3316 <= tmp_66_fu_1331_p1;
        tmp_67_reg_3326 <= tmp_67_fu_1363_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        col_rate_V_reg_3191 <= col_rate_V_fu_823_p1;
        row_rate_V_reg_3185 <= row_rate_V_fu_819_p1;
        tmp_10_reg_3197 <= tmp_10_fu_1015_p2;
        tmp_11_reg_3202 <= tmp_11_fu_1021_p2;
        tmp_57_cast_reg_3209[31 : 6] <= tmp_57_cast_fu_1035_p1[31 : 6];
        tmp_59_cast_reg_3214[31 : 6] <= tmp_59_cast_fu_1047_p1[31 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == exitcond_fu_1104_p2) & (1'b0 == tmp_11_reg_3202))) begin
        col_wr_1_reg_3286 <= col_wr_1_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        cols_reg_3170 <= cols_fu_740_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_45)) begin
        i_reg_3223 <= i_fu_1060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2) & ~(1'b0 == row_rd_5_fu_1457_p3))) begin
        k_buf_val_val_0_0_addr_reg_3397 <= tmp_40_fu_1534_p1;
        k_buf_val_val_0_1_addr_reg_3403 <= tmp_40_fu_1534_p1;
        k_buf_val_val_0_2_addr_reg_3409 <= tmp_40_fu_1534_p1;
        k_buf_val_val_0_3_addr_reg_3415 <= tmp_40_fu_1534_p1;
        or_cond_reg_3429 <= or_cond_fu_1562_p2;
        tmp_41_reg_3421 <= tmp_41_fu_1550_p2;
        tmp_42_reg_3425 <= tmp_42_fu_1556_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter31))) begin
        p_Val2_19_reg_3459[46 : 2] <= p_Val2_19_fu_1863_p2[46 : 2];
        p_Val2_24_reg_3474[46 : 2] <= p_Val2_24_fu_1911_p2[46 : 2];
        p_Val2_45_1_reg_3479[46 : 2] <= p_Val2_45_1_fu_1924_p2[46 : 2];
        p_Val2_45_2_reg_3499[46 : 2] <= p_Val2_45_2_fu_1976_p2[46 : 2];
        p_Val2_45_3_reg_3519[46 : 2] <= p_Val2_45_3_fu_2028_p2[46 : 2];
        p_Val2_4_1_reg_3484[46 : 2] <= p_Val2_4_1_fu_1937_p2[46 : 2];
        p_Val2_4_2_reg_3504[46 : 2] <= p_Val2_4_2_fu_1989_p2[46 : 2];
        p_Val2_4_3_reg_3524[46 : 2] <= p_Val2_4_3_fu_2041_p2[46 : 2];
        p_Val2_4_reg_3464[46 : 2] <= p_Val2_4_fu_1879_p2[46 : 2];
        p_Val2_5_1_reg_3489[46 : 2] <= p_Val2_5_1_fu_1950_p2[46 : 2];
        p_Val2_5_2_reg_3509[46 : 2] <= p_Val2_5_2_fu_2002_p2[46 : 2];
        p_Val2_5_3_reg_3529[46 : 2] <= p_Val2_5_3_fu_2054_p2[46 : 2];
        p_Val2_5_reg_3469[46 : 2] <= p_Val2_5_fu_1895_p2[46 : 2];
        p_Val2_6_1_reg_3494[46 : 2] <= p_Val2_6_1_fu_1963_p2[46 : 2];
        p_Val2_6_2_reg_3514[46 : 2] <= p_Val2_6_2_fu_2015_p2[46 : 2];
        p_Val2_6_3_reg_3534[46 : 2] <= p_Val2_6_3_fu_2067_p2[46 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter28))) begin
        p_Val2_1_reg_3306 <= p_Val2_1_fu_1175_p2;
        p_Val2_s_reg_3301 <= p_Val2_s_fu_1166_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        p_u_V_reg_3448[19 : 2] <= p_u_V_fu_1657_p3[19 : 2];
        u1_V_reg_3437[19 : 2] <= u1_V_fu_1645_p2[19 : 2];
        v1_V_reg_3442[19 : 2] <= v1_V_fu_1651_p2[19 : 2];
        v_V_reg_3454[19 : 2] <= v_V_fu_1664_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & (1'b0 == exitcond1_fu_1055_p2))) begin
        row_wr_2_reg_3244 <= row_wr_2_fu_1082_p2;
        tmp_14_reg_3228 <= tmp_14_fu_1066_p2;
        tmp_15_reg_3238 <= tmp_15_fu_1076_p2;
        tmp_41_cast_reg_3233 <= tmp_41_cast_fu_1072_p1;
        tmp_46_cast_reg_3249[24 : 16] <= tmp_46_cast_fu_1096_p1[24 : 16];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        rows_reg_3180 <= rows_fu_811_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        tmp_20_fu_214 <= p_src_data_stream_2_V_dout;
        tmp_46_fu_218 <= p_src_data_stream_1_V_dout;
        tmp_47_fu_286 <= p_src_data_stream_0_V_dout;
        tmp_fu_210 <= p_src_data_stream_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == exitcond_fu_1104_p2))) begin
        tmp_38_reg_3274 <= tmp_38_fu_1136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2))) begin
        tmp_40_reg_3349 <= tmp_40_fu_1534_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        win_val_0_val_1_0_1_fu_238 <= win_val_0_val_1_0_fu_222;
        win_val_0_val_1_1_1_fu_242 <= win_val_0_val_1_1_fu_226;
        win_val_0_val_1_2_1_fu_246 <= win_val_0_val_1_2_fu_230;
        win_val_0_val_1_3_1_fu_250 <= win_val_0_val_1_3_fu_234;
        win_val_1_val_1_0_1_fu_270 <= win_val_1_val_1_0_fu_254;
        win_val_1_val_1_0_fu_254 <= win_val_val_1_0_0_2_phi_fu_665_p10;
        win_val_1_val_1_1_1_fu_274 <= win_val_1_val_1_1_fu_258;
        win_val_1_val_1_1_fu_258 <= win_val_val_1_0_1_2_phi_fu_645_p10;
        win_val_1_val_1_2_1_fu_278 <= win_val_1_val_1_2_fu_262;
        win_val_1_val_1_2_fu_262 <= win_val_val_1_0_2_2_phi_fu_625_p10;
        win_val_1_val_1_3_1_fu_282 <= win_val_1_val_1_3_fu_266;
        win_val_1_val_1_3_fu_266 <= win_val_val_1_0_3_2_phi_fu_605_p10;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & ~(1'b0 == exitcond1_fu_1055_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & ~(1'b0 == exitcond1_fu_1055_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_282) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_46 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_46 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_64) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_229) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_240) begin
        ap_sig_cseq_ST_st45_fsm_44 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_259) begin
        ap_sig_cseq_ST_st46_fsm_45 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it29) & ~(1'b0 == tmp_11_reg_3202) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter28))) begin
        dx_phi_fu_596_p4 = tmp_61_fu_1157_p1;
    end else begin
        dx_phi_fu_596_p4 = ap_reg_phiprechg_dx_reg_593pp0_it29;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        grp_fu_1115_ce = 1'b1;
    end else begin
        grp_fu_1115_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        grp_fu_1131_ce = 1'b1;
    end else begin
        grp_fu_1131_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        grp_fu_722_ap_start = 1'b1;
    end else begin
        grp_fu_722_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_793_ap_start = 1'b1;
    end else begin
        grp_fu_793_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2616) begin
        if (~(1'b0 == row_rd_5_fu_1457_p3)) begin
            k_buf_val_val_0_0_address0 = k_buf_val_val_0_0_addr_gep_fu_474_p3;
        end else if ((1'b0 == row_rd_5_fu_1457_p3)) begin
            k_buf_val_val_0_0_address0 = tmp_40_fu_1534_p1;
        end else begin
            k_buf_val_val_0_0_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2) & (1'b0 == row_rd_5_fu_1457_p3)) | ((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2) & ~(1'b0 == row_rd_5_fu_1457_p3)))) begin
        k_buf_val_val_0_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        k_buf_val_val_0_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_834) begin
        if (~(1'b0 == or_cond_reg_3429)) begin
            k_buf_val_val_0_0_d1 = p_src_data_stream_0_V_dout;
        end else if (ap_sig_2620) begin
            k_buf_val_val_0_0_d1 = tmp_47_fu_286;
        end else begin
            k_buf_val_val_0_0_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        k_buf_val_val_0_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2616) begin
        if (~(1'b0 == row_rd_5_fu_1457_p3)) begin
            k_buf_val_val_0_1_address0 = k_buf_val_val_0_1_addr_gep_fu_481_p3;
        end else if ((1'b0 == row_rd_5_fu_1457_p3)) begin
            k_buf_val_val_0_1_address0 = tmp_40_fu_1534_p1;
        end else begin
            k_buf_val_val_0_1_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2) & (1'b0 == row_rd_5_fu_1457_p3)) | ((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2) & ~(1'b0 == row_rd_5_fu_1457_p3)))) begin
        k_buf_val_val_0_1_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        k_buf_val_val_0_1_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_834) begin
        if (~(1'b0 == or_cond_reg_3429)) begin
            k_buf_val_val_0_1_d1 = p_src_data_stream_1_V_dout;
        end else if (ap_sig_2620) begin
            k_buf_val_val_0_1_d1 = tmp_46_fu_218;
        end else begin
            k_buf_val_val_0_1_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        k_buf_val_val_0_1_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2616) begin
        if (~(1'b0 == row_rd_5_fu_1457_p3)) begin
            k_buf_val_val_0_2_address0 = k_buf_val_val_0_2_addr_gep_fu_488_p3;
        end else if ((1'b0 == row_rd_5_fu_1457_p3)) begin
            k_buf_val_val_0_2_address0 = tmp_40_fu_1534_p1;
        end else begin
            k_buf_val_val_0_2_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2) & (1'b0 == row_rd_5_fu_1457_p3)) | ((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2) & ~(1'b0 == row_rd_5_fu_1457_p3)))) begin
        k_buf_val_val_0_2_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        k_buf_val_val_0_2_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_834) begin
        if (~(1'b0 == or_cond_reg_3429)) begin
            k_buf_val_val_0_2_d1 = p_src_data_stream_2_V_dout;
        end else if (ap_sig_2620) begin
            k_buf_val_val_0_2_d1 = tmp_20_fu_214;
        end else begin
            k_buf_val_val_0_2_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        k_buf_val_val_0_2_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2616) begin
        if (~(1'b0 == row_rd_5_fu_1457_p3)) begin
            k_buf_val_val_0_3_address0 = k_buf_val_val_0_3_addr_gep_fu_495_p3;
        end else if ((1'b0 == row_rd_5_fu_1457_p3)) begin
            k_buf_val_val_0_3_address0 = tmp_40_fu_1534_p1;
        end else begin
            k_buf_val_val_0_3_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2) & (1'b0 == row_rd_5_fu_1457_p3)) | ((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2) & ~(1'b0 == row_rd_5_fu_1457_p3)))) begin
        k_buf_val_val_0_3_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        k_buf_val_val_0_3_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_834) begin
        if (~(1'b0 == or_cond_reg_3429)) begin
            k_buf_val_val_0_3_d1 = p_src_data_stream_3_V_dout;
        end else if (ap_sig_2620) begin
            k_buf_val_val_0_3_d1 = tmp_fu_210;
        end else begin
            k_buf_val_val_0_3_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308))) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        k_buf_val_val_0_3_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_1_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_1_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_1_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_2_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_2_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_2_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it30) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_3_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_3_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        k_buf_val_val_1_3_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it33) & ~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it33) & ~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it33) & ~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it33) & ~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it33) & ~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it33) & ~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it33) & ~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32))) begin
        p_dst_data_stream_3_V_blk_n = p_dst_data_stream_3_V_full_n;
    end else begin
        p_dst_data_stream_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it33) & ~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        p_dst_data_stream_3_V_write = 1'b1;
    end else begin
        p_dst_data_stream_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429))) begin
        p_src_data_stream_3_V_blk_n = p_src_data_stream_3_V_empty_n;
    end else begin
        p_src_data_stream_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)))) begin
        p_src_data_stream_3_V_read = 1'b1;
    end else begin
        p_src_data_stream_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(1'b0 == tmp_41_reg_3421) & ~(1'b0 == tmp_42_reg_3425)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & (1'b0 == tmp_41_reg_3421)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        win_val_val_1_0_0_2_phi_fu_665_p10 = k_buf_val_val_0_0_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & (1'b0 == row_rd_5_reg_3341))) begin
        win_val_val_1_0_0_2_phi_fu_665_p10 = k_buf_val_val_1_0_q0;
    end else begin
        win_val_val_1_0_0_2_phi_fu_665_p10 = ap_reg_phiprechg_win_val_val_1_0_0_2_reg_662pp0_it31;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(1'b0 == tmp_41_reg_3421) & ~(1'b0 == tmp_42_reg_3425)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & (1'b0 == tmp_41_reg_3421)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        win_val_val_1_0_1_2_phi_fu_645_p10 = k_buf_val_val_0_1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & (1'b0 == row_rd_5_reg_3341))) begin
        win_val_val_1_0_1_2_phi_fu_645_p10 = k_buf_val_val_1_1_q0;
    end else begin
        win_val_val_1_0_1_2_phi_fu_645_p10 = ap_reg_phiprechg_win_val_val_1_0_1_2_reg_642pp0_it31;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(1'b0 == tmp_41_reg_3421) & ~(1'b0 == tmp_42_reg_3425)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & (1'b0 == tmp_41_reg_3421)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        win_val_val_1_0_2_2_phi_fu_625_p10 = k_buf_val_val_0_2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & (1'b0 == row_rd_5_reg_3341))) begin
        win_val_val_1_0_2_2_phi_fu_625_p10 = k_buf_val_val_1_2_q0;
    end else begin
        win_val_val_1_0_2_2_phi_fu_625_p10 = ap_reg_phiprechg_win_val_val_1_0_2_2_reg_622pp0_it31;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(1'b0 == tmp_41_reg_3421) & ~(1'b0 == tmp_42_reg_3425)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & (1'b0 == tmp_41_reg_3421)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & (1'b0 == or_cond_reg_3429) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425)))) begin
        win_val_val_1_0_3_2_phi_fu_605_p10 = k_buf_val_val_0_3_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & (1'b0 == row_rd_5_reg_3341))) begin
        win_val_val_1_0_3_2_phi_fu_605_p10 = k_buf_val_val_1_3_q0;
    end else begin
        win_val_val_1_0_3_2_phi_fu_605_p10 = ap_reg_phiprechg_win_val_val_1_0_3_2_reg_602pp0_it31;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : begin
            if (~(1'b0 == exitcond1_fu_1055_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_46;
            end
        end
        ap_ST_pp0_stg0_fsm_46 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it33) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b1 == ap_reg_ppiten_pp0_it32)) & ~((1'b1 == ap_reg_ppiten_pp0_it31) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b1 == ap_reg_ppiten_pp0_it30) & ~(1'b1 == ap_reg_ppiten_pp0_it32)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_46;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it33) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b1 == ap_reg_ppiten_pp0_it32)) | ((1'b1 == ap_reg_ppiten_pp0_it31) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)) & ~(1'b1 == ap_reg_ppiten_pp0_it30) & ~(1'b1 == ap_reg_ppiten_pp0_it32)))) begin
                ap_NS_fsm = ap_ST_st46_fsm_45;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_46;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_1_cast_fu_1850_p1 = $signed(v1_V_reg_3442);

assign OP2_V_1_fu_1853_p1 = $signed(v1_V_reg_3442);

assign OP2_V_5_cast_fu_1876_p1 = $signed(p_u_V_reg_3448);

assign OP2_V_6_cast_fu_1892_p1 = $signed(v_V_reg_3454);

assign OP2_V_7_fu_1905_p1 = $signed(p_u_V_reg_3448);

assign OP2_V_fu_1847_p1 = $signed(u1_V_reg_3437);

assign Range1_all_ones_1_fu_2380_p2 = ((p_Result_3_i_i1_fu_2370_p4 == ap_const_lv4_F) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_2583_p2 = ((p_Result_3_i_i2_fu_2573_p4 == ap_const_lv4_F) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_2786_p2 = ((p_Result_3_i_i3_fu_2776_p4 == ap_const_lv4_F) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_2177_p2 = ((p_Result_3_i_i_fu_2167_p4 == ap_const_lv4_F) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_2386_p2 = ((p_Result_3_i_i1_fu_2370_p4 == ap_const_lv4_0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_2589_p2 = ((p_Result_3_i_i2_fu_2573_p4 == ap_const_lv4_0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_2792_p2 = ((p_Result_3_i_i3_fu_2776_p4 == ap_const_lv4_0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_2183_p2 = ((p_Result_3_i_i_fu_2167_p4 == ap_const_lv4_0) ? 1'b1 : 1'b0);

assign ap_reg_phiprechg_dx_reg_593pp0_it28 = 'bx;

assign ap_reg_phiprechg_dy_reg_584pp0_it0 = 'bx;

assign ap_reg_phiprechg_win_val_val_1_0_0_2_reg_662pp0_it31 = 'bx;

assign ap_reg_phiprechg_win_val_val_1_0_1_2_reg_642pp0_it31 = 'bx;

assign ap_reg_phiprechg_win_val_val_1_0_2_2_reg_622pp0_it31 = 'bx;

assign ap_reg_phiprechg_win_val_val_1_0_3_2_reg_602pp0_it31 = 'bx;

always @ (*) begin
    ap_sig_229 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_240 = (1'b1 == ap_CS_fsm[ap_const_lv32_2C]);
end

always @ (*) begin
    ap_sig_259 = (1'b1 == ap_CS_fsm[ap_const_lv32_2D]);
end

always @ (*) begin
    ap_sig_2616 = ((1'b1 == ap_reg_ppiten_pp0_it30) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) & ~(1'b0 == col_rd_2_fu_1518_p2));
end

always @ (*) begin
    ap_sig_2620 = ((1'b0 == or_cond_reg_3429) & ~(1'b0 == tmp_41_reg_3421) & (1'b0 == tmp_42_reg_3425));
end

always @ (*) begin
    ap_sig_282 = (1'b1 == ap_CS_fsm[ap_const_lv32_2E]);
end

always @ (*) begin
    ap_sig_295 = (((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & (p_src_data_stream_0_V_empty_n == 1'b0)) | ((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341) & ~(1'b0 == or_cond_reg_3429) & (p_src_data_stream_3_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_sig_308 = ((~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32) & (p_dst_data_stream_0_V_full_n == 1'b0)) | (~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32) & (p_dst_data_stream_1_V_full_n == 1'b0)) | (~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32) & (p_dst_data_stream_2_V_full_n == 1'b0)) | (~(1'b0 == ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32) & (p_dst_data_stream_3_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_sig_380 = ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_46) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)));
end

always @ (*) begin
    ap_sig_489 = ((1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter27) & ~(1'b0 == tmp_10_reg_3197));
end

always @ (*) begin
    ap_sig_493 = ((1'b0 == tmp_11_reg_3202) & (1'b0 == ap_reg_ppstg_exitcond_reg_3260_pp0_iter27));
end

always @ (*) begin
    ap_sig_64 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_723 = ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(((1'b1 == ap_reg_ppiten_pp0_it31) & ap_sig_295) | ((1'b1 == ap_reg_ppiten_pp0_it33) & ap_sig_308)));
end

always @ (*) begin
    ap_sig_783 = ((1'b0 == exitcond_fu_1104_p2) & (1'b0 == tmp_10_reg_3197));
end

always @ (*) begin
    ap_sig_834 = ((1'b1 == ap_reg_ppiten_pp0_it31) & (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 == 1'b0) & ~(1'b0 == col_rd_2_reg_3345) & ~(1'b0 == row_rd_5_reg_3341));
end

assign brmerge_demorgan_fu_1579_p2 = (row_wr_3_fu_1471_p3 & col_wr_2_fu_1523_p3);

assign brmerge_i_i1_fu_2448_p2 = (neg_src_not_i_i1_fu_2430_p2 | p_39_demorgan_i_not_i_i1_fu_2442_p2);

assign brmerge_i_i2_fu_2651_p2 = (neg_src_not_i_i2_fu_2633_p2 | p_39_demorgan_i_not_i_i2_fu_2645_p2);

assign brmerge_i_i3_fu_2854_p2 = (neg_src_not_i_i3_fu_2836_p2 | p_39_demorgan_i_not_i_i3_fu_2848_p2);

assign brmerge_i_i_fu_2245_p2 = (neg_src_not_i_i_fu_2227_p2 | p_39_demorgan_i_not_i_i_fu_2239_p2);

assign brmerge_i_i_not_i_i1_fu_2436_p2 = (p_39_demorgan_i_i_i1_fu_2418_p2 & neg_src_not_i_i1_fu_2430_p2);

assign brmerge_i_i_not_i_i2_fu_2639_p2 = (p_39_demorgan_i_i_i2_fu_2621_p2 & neg_src_not_i_i2_fu_2633_p2);

assign brmerge_i_i_not_i_i3_fu_2842_p2 = (p_39_demorgan_i_i_i3_fu_2824_p2 & neg_src_not_i_i3_fu_2836_p2);

assign brmerge_i_i_not_i_i_fu_2233_p2 = (p_39_demorgan_i_i_i_fu_2215_p2 & neg_src_not_i_i_fu_2227_p2);

assign carry_1_fu_2364_p2 = (tmp_78_fu_2336_p3 & tmp_5_i_i9_fu_2358_p2);

assign carry_2_fu_2567_p2 = (tmp_82_fu_2539_p3 & tmp_5_i_i1_fu_2561_p2);

assign carry_3_fu_2770_p2 = (tmp_86_fu_2742_p3 & tmp_5_i_i2_fu_2764_p2);

assign carry_fu_2161_p2 = (tmp_74_fu_2133_p3 & tmp_5_i_i_fu_2155_p2);

assign col_rate_V_fu_823_p1 = grp_fu_722_p2[31:0];

assign col_rd_2_fu_1518_p2 = (tmp55_fu_1513_p2 | ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29);

assign col_wr_1_fu_1142_p2 = ((p_Val2_15_reg_573 != ap_const_lv10_0) ? 1'b1 : 1'b0);

assign col_wr_2_fu_1523_p3 = ((tmp_11_reg_3202[0:0] === 1'b1) ? col_wr_fu_1487_p2 : ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter29);

assign col_wr_fu_1487_p2 = ((pre_fx_1_fu_1373_p3 == tmp_82_cast_fu_1483_p1) ? 1'b1 : 1'b0);

assign cols_fu_740_p3 = ((tmp_6_fu_728_p2[0:0] === 1'b1) ? ap_const_lv10_140 : tmp_9_fu_734_p2);

assign deleted_zeros_1_fu_2392_p3 = ((carry_1_fu_2364_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_2380_p2 : Range1_all_zeros_1_fu_2386_p2);

assign deleted_zeros_2_fu_2595_p3 = ((carry_2_fu_2567_p2[0:0] === 1'b1) ? Range1_all_ones_2_fu_2583_p2 : Range1_all_zeros_2_fu_2589_p2);

assign deleted_zeros_3_fu_2798_p3 = ((carry_3_fu_2770_p2[0:0] === 1'b1) ? Range1_all_ones_3_fu_2786_p2 : Range1_all_zeros_3_fu_2792_p2);

assign deleted_zeros_fu_2189_p3 = ((carry_fu_2161_p2[0:0] === 1'b1) ? Range1_all_ones_fu_2177_p2 : Range1_all_zeros_fu_2183_p2);

assign exitcond1_fu_1055_p2 = ((p_Val2_14_reg_562 == rows_reg_3180) ? 1'b1 : 1'b0);

assign exitcond_fu_1104_p2 = ((p_Val2_15_reg_573 == cols_reg_3170) ? 1'b1 : 1'b0);

assign grp_fu_1115_p0 = tmp_46_cast_reg_3249;

assign grp_fu_1131_p0 = grp_fu_1131_p00;

assign grp_fu_1131_p00 = tmp_19_fu_1119_p3;

assign grp_fu_722_p1 = grp_fu_722_p10;

assign grp_fu_722_p10 = $unsigned(tmp_7_fu_714_p1);

assign grp_fu_793_p1 = grp_fu_793_p10;

assign grp_fu_793_p10 = $unsigned(tmp_s_fu_785_p1);

assign i_fu_1060_p2 = (p_Val2_14_reg_562 + ap_const_lv9_1);

assign i_op_assign_15_cast_fu_1051_p1 = p_Val2_14_reg_562;

assign i_op_assign_cast_fu_1100_p1 = p_Val2_15_reg_573;

assign j_fu_1109_p2 = (p_Val2_15_reg_573 + ap_const_lv10_1);

assign k_buf_val_val_0_0_addr_gep_fu_474_p3 = tmp_40_fu_1534_p1;

assign k_buf_val_val_0_1_addr_gep_fu_481_p3 = tmp_40_fu_1534_p1;

assign k_buf_val_val_0_2_addr_gep_fu_488_p3 = tmp_40_fu_1534_p1;

assign k_buf_val_val_0_3_addr_gep_fu_495_p3 = tmp_40_fu_1534_p1;

assign k_buf_val_val_1_0_address0 = tmp_40_fu_1534_p1;

assign k_buf_val_val_1_0_address1 = tmp_40_reg_3349;

assign k_buf_val_val_1_1_address0 = tmp_40_fu_1534_p1;

assign k_buf_val_val_1_1_address1 = tmp_40_reg_3349;

assign k_buf_val_val_1_2_address0 = tmp_40_fu_1534_p1;

assign k_buf_val_val_1_2_address1 = tmp_40_reg_3349;

assign k_buf_val_val_1_3_address0 = tmp_40_fu_1534_p1;

assign k_buf_val_val_1_3_address1 = tmp_40_reg_3349;

assign neg_src_7_fu_2209_p2 = (signbit_fu_2103_p3 & tmp_6_i_i_fu_2203_p2);

assign neg_src_8_fu_2412_p2 = (signbit_1_fu_2306_p3 & tmp_6_i_i1_fu_2406_p2);

assign neg_src_9_fu_2818_p2 = (signbit_3_fu_2712_p3 & tmp_6_i_i3_fu_2812_p2);

assign neg_src_fu_2615_p2 = (signbit_2_fu_2509_p3 & tmp_6_i_i2_fu_2609_p2);

assign neg_src_not_i_i1_fu_2430_p2 = (p_38_i_i_i1_fu_2400_p2 | signbit_not_i1_fu_2424_p2);

assign neg_src_not_i_i2_fu_2633_p2 = (p_38_i_i_i2_fu_2603_p2 | signbit_not_i2_fu_2627_p2);

assign neg_src_not_i_i3_fu_2836_p2 = (p_38_i_i_i3_fu_2806_p2 | signbit_not_i3_fu_2830_p2);

assign neg_src_not_i_i_fu_2227_p2 = (p_38_i_i_i_fu_2197_p2 | signbit_not_i_fu_2221_p2);

assign not_1_fu_1400_p2 = ((sy_1_fu_1387_p3 != pre_fy_fu_202) ? 1'b1 : 1'b0);

assign not_s_fu_1493_p2 = ((pre_fx_1_fu_1373_p3 != pre_fx_2_fu_1439_p3) ? 1'b1 : 1'b0);

assign or_cond_fu_1562_p2 = (tmp_41_fu_1550_p2 & tmp_42_fu_1556_p2);

assign p_38_i_i_i1_fu_2400_p2 = (carry_1_fu_2364_p2 & Range1_all_ones_1_fu_2380_p2);

assign p_38_i_i_i2_fu_2603_p2 = (carry_2_fu_2567_p2 & Range1_all_ones_2_fu_2583_p2);

assign p_38_i_i_i3_fu_2806_p2 = (carry_3_fu_2770_p2 & Range1_all_ones_3_fu_2786_p2);

assign p_38_i_i_i_fu_2197_p2 = (carry_fu_2161_p2 & Range1_all_ones_fu_2177_p2);

assign p_39_demorgan_i_i_i1_fu_2418_p2 = (deleted_zeros_1_fu_2392_p3 | signbit_1_fu_2306_p3);

assign p_39_demorgan_i_i_i2_fu_2621_p2 = (deleted_zeros_2_fu_2595_p3 | signbit_2_fu_2509_p3);

assign p_39_demorgan_i_i_i3_fu_2824_p2 = (deleted_zeros_3_fu_2798_p3 | signbit_3_fu_2712_p3);

assign p_39_demorgan_i_i_i_fu_2215_p2 = (deleted_zeros_fu_2189_p3 | signbit_fu_2103_p3);

assign p_39_demorgan_i_not_i_i1_fu_2442_p2 = (p_39_demorgan_i_i_i1_fu_2418_p2 ^ 1'b1);

assign p_39_demorgan_i_not_i_i2_fu_2645_p2 = (p_39_demorgan_i_i_i2_fu_2621_p2 ^ 1'b1);

assign p_39_demorgan_i_not_i_i3_fu_2848_p2 = (p_39_demorgan_i_i_i3_fu_2824_p2 ^ 1'b1);

assign p_39_demorgan_i_not_i_i_fu_2239_p2 = (p_39_demorgan_i_i_i_fu_2215_p2 ^ 1'b1);

assign p_6_fu_1237_p3 = ((tmp_24_fu_1225_p2[0:0] === 1'b1) ? ret_V_fu_1203_p4 : ret_V_1_fu_1231_p2);

assign p_7_fu_1287_p3 = ((tmp_25_fu_1275_p2[0:0] === 1'b1) ? ret_V_2_fu_1253_p4 : ret_V_3_fu_1281_p2);

assign p_Result_3_i_i1_fu_2370_p4 = {{p_Val2_48_1_fu_2300_p2[ap_const_lv32_2F : ap_const_lv32_2C]}};

assign p_Result_3_i_i2_fu_2573_p4 = {{p_Val2_48_2_fu_2503_p2[ap_const_lv32_2F : ap_const_lv32_2C]}};

assign p_Result_3_i_i3_fu_2776_p4 = {{p_Val2_48_3_fu_2706_p2[ap_const_lv32_2F : ap_const_lv32_2C]}};

assign p_Result_3_i_i_fu_2167_p4 = {{p_Val2_25_fu_2097_p2[ap_const_lv32_2F : ap_const_lv32_2C]}};

assign p_Val2_10_fu_981_p2 = ($signed(ap_const_lv33_1FFFF8000) + $signed(tmp_30_cast_fu_977_p1));

assign p_Val2_11_fu_987_p4 = {{p_Val2_10_fu_981_p2[ap_const_lv32_19 : ap_const_lv32_6]}};

assign p_Val2_16_fu_915_p2 = (tmp_2_fu_911_p1 + p_Val2_7_fu_893_p4);

assign p_Val2_17_fu_1009_p2 = (tmp_4_fu_1005_p1 + p_Val2_11_fu_987_p4);

assign p_Val2_19_fu_1863_p0 = r_V_fu_2990_p2;

assign p_Val2_19_fu_1863_p1 = OP2_V_1_cast_fu_1850_p1;

assign p_Val2_19_fu_1863_p2 = ($signed(p_Val2_19_fu_1863_p0) * $signed(p_Val2_19_fu_1863_p1));

assign p_Val2_1_fu_1175_p1 = dx_phi_fu_596_p4;

assign p_Val2_1_fu_1175_p2 = ($signed(col_rate_V_reg_3191) * $signed(p_Val2_1_fu_1175_p1));

assign p_Val2_24_fu_1911_p0 = r_V_3_fu_2969_p2;

assign p_Val2_24_fu_1911_p1 = OP2_V_6_cast_fu_1892_p1;

assign p_Val2_24_fu_1911_p2 = ($signed(p_Val2_24_fu_1911_p0) * $signed(p_Val2_24_fu_1911_p1));

assign p_Val2_25_fu_2097_p2 = (tmp57_fu_2091_p2 + tmp56_fu_2085_p2);

assign p_Val2_26_fu_2111_p4 = {{p_Val2_25_fu_2097_p2[ap_const_lv32_2B : ap_const_lv32_24]}};

assign p_Val2_27_fu_2141_p2 = (p_Val2_26_fu_2111_p4 + tmp_1_i_i_fu_2129_p1);

assign p_Val2_29_fu_2344_p2 = (p_Val2_s_120_fu_2314_p4 + tmp_1_i_i5_fu_2332_p1);

assign p_Val2_2_fu_1199_p2 = ($signed(p_Val2_1_reg_3306) + $signed(tmp_59_cast_reg_3214));

assign p_Val2_31_fu_2517_p4 = {{p_Val2_48_2_fu_2503_p2[ap_const_lv32_2B : ap_const_lv32_24]}};

assign p_Val2_32_fu_2547_p2 = (p_Val2_31_fu_2517_p4 + tmp_1_i_i1_fu_2535_p1);

assign p_Val2_34_fu_2720_p4 = {{p_Val2_48_3_fu_2706_p2[ap_const_lv32_2B : ap_const_lv32_24]}};

assign p_Val2_35_fu_2750_p2 = (p_Val2_34_fu_2720_p4 + tmp_1_i_i2_fu_2738_p1);

assign p_Val2_3_fu_1195_p2 = ($signed(p_Val2_s_reg_3301) + $signed(tmp_57_cast_reg_3209));

assign p_Val2_45_1_cast_fu_2276_p1 = $signed(p_Val2_45_1_reg_3479);

assign p_Val2_45_1_fu_1924_p0 = r_V_s_fu_2962_p2;

assign p_Val2_45_1_fu_1924_p1 = OP2_V_1_cast_fu_1850_p1;

assign p_Val2_45_1_fu_1924_p2 = ($signed(p_Val2_45_1_fu_1924_p0) * $signed(p_Val2_45_1_fu_1924_p1));

assign p_Val2_45_2_cast_fu_2479_p1 = $signed(p_Val2_45_2_reg_3499);

assign p_Val2_45_2_fu_1976_p0 = r_V_4_fu_2920_p2;

assign p_Val2_45_2_fu_1976_p1 = OP2_V_1_cast_fu_1850_p1;

assign p_Val2_45_2_fu_1976_p2 = ($signed(p_Val2_45_2_fu_1976_p0) * $signed(p_Val2_45_2_fu_1976_p1));

assign p_Val2_45_3_cast_fu_2682_p1 = $signed(p_Val2_45_3_reg_3519);

assign p_Val2_45_3_fu_2028_p0 = r_V_5_fu_2906_p2;

assign p_Val2_45_3_fu_2028_p1 = OP2_V_1_cast_fu_1850_p1;

assign p_Val2_45_3_fu_2028_p2 = ($signed(p_Val2_45_3_fu_2028_p0) * $signed(p_Val2_45_3_fu_2028_p1));

assign p_Val2_45_cast_fu_2073_p1 = $signed(p_Val2_19_reg_3459);

assign p_Val2_48_1_fu_2300_p2 = (tmp59_fu_2294_p2 + tmp58_fu_2288_p2);

assign p_Val2_48_2_fu_2503_p2 = (tmp61_fu_2497_p2 + tmp60_fu_2491_p2);

assign p_Val2_48_3_fu_2706_p2 = (tmp63_fu_2700_p2 + tmp62_fu_2694_p2);

assign p_Val2_4_1_cast_fu_2279_p1 = $signed(p_Val2_4_1_reg_3484);

assign p_Val2_4_1_fu_1937_p0 = r_V_1_1_fu_2955_p2;

assign p_Val2_4_1_fu_1937_p1 = OP2_V_5_cast_fu_1876_p1;

assign p_Val2_4_1_fu_1937_p2 = ($signed(p_Val2_4_1_fu_1937_p0) * $signed(p_Val2_4_1_fu_1937_p1));

assign p_Val2_4_2_cast_fu_2482_p1 = $signed(p_Val2_4_2_reg_3504);

assign p_Val2_4_2_fu_1989_p0 = r_V_1_2_fu_2934_p2;

assign p_Val2_4_2_fu_1989_p1 = OP2_V_5_cast_fu_1876_p1;

assign p_Val2_4_2_fu_1989_p2 = ($signed(p_Val2_4_2_fu_1989_p0) * $signed(p_Val2_4_2_fu_1989_p1));

assign p_Val2_4_3_cast_fu_2685_p1 = $signed(p_Val2_4_3_reg_3524);

assign p_Val2_4_3_fu_2041_p0 = r_V_1_3_fu_2899_p2;

assign p_Val2_4_3_fu_2041_p1 = OP2_V_5_cast_fu_1876_p1;

assign p_Val2_4_3_fu_2041_p2 = ($signed(p_Val2_4_3_fu_2041_p0) * $signed(p_Val2_4_3_fu_2041_p1));

assign p_Val2_4_cast_fu_2076_p1 = $signed(p_Val2_4_reg_3464);

assign p_Val2_4_fu_1879_p0 = r_V_1_fu_2983_p2;

assign p_Val2_4_fu_1879_p1 = OP2_V_5_cast_fu_1876_p1;

assign p_Val2_4_fu_1879_p2 = ($signed(p_Val2_4_fu_1879_p0) * $signed(p_Val2_4_fu_1879_p1));

assign p_Val2_5_1_cast_fu_2282_p1 = $signed(p_Val2_5_1_reg_3489);

assign p_Val2_5_1_fu_1950_p0 = r_V_2_1_fu_2948_p2;

assign p_Val2_5_1_fu_1950_p1 = OP2_V_6_cast_fu_1892_p1;

assign p_Val2_5_1_fu_1950_p2 = ($signed(p_Val2_5_1_fu_1950_p0) * $signed(p_Val2_5_1_fu_1950_p1));

assign p_Val2_5_2_cast_fu_2485_p1 = $signed(p_Val2_5_2_reg_3509);

assign p_Val2_5_2_fu_2002_p0 = r_V_2_2_fu_2927_p2;

assign p_Val2_5_2_fu_2002_p1 = OP2_V_6_cast_fu_1892_p1;

assign p_Val2_5_2_fu_2002_p2 = ($signed(p_Val2_5_2_fu_2002_p0) * $signed(p_Val2_5_2_fu_2002_p1));

assign p_Val2_5_3_cast_fu_2688_p1 = $signed(p_Val2_5_3_reg_3529);

assign p_Val2_5_3_fu_2054_p0 = r_V_2_3_fu_2892_p2;

assign p_Val2_5_3_fu_2054_p1 = OP2_V_6_cast_fu_1892_p1;

assign p_Val2_5_3_fu_2054_p2 = ($signed(p_Val2_5_3_fu_2054_p0) * $signed(p_Val2_5_3_fu_2054_p1));

assign p_Val2_5_cast_fu_2079_p1 = $signed(p_Val2_5_reg_3469);

assign p_Val2_5_fu_1895_p0 = r_V_2_fu_2976_p2;

assign p_Val2_5_fu_1895_p1 = OP2_V_6_cast_fu_1892_p1;

assign p_Val2_5_fu_1895_p2 = ($signed(p_Val2_5_fu_1895_p0) * $signed(p_Val2_5_fu_1895_p1));

assign p_Val2_61_cast_fu_2082_p1 = $signed(p_Val2_24_reg_3474);

assign p_Val2_6_1_cast_fu_2285_p1 = $signed(p_Val2_6_1_reg_3494);

assign p_Val2_6_1_fu_1963_p0 = r_V_3_1_fu_2941_p2;

assign p_Val2_6_1_fu_1963_p1 = OP2_V_6_cast_fu_1892_p1;

assign p_Val2_6_1_fu_1963_p2 = ($signed(p_Val2_6_1_fu_1963_p0) * $signed(p_Val2_6_1_fu_1963_p1));

assign p_Val2_6_2_cast_fu_2488_p1 = $signed(p_Val2_6_2_reg_3514);

assign p_Val2_6_2_fu_2015_p0 = r_V_3_2_fu_2913_p2;

assign p_Val2_6_2_fu_2015_p1 = OP2_V_6_cast_fu_1892_p1;

assign p_Val2_6_2_fu_2015_p2 = ($signed(p_Val2_6_2_fu_2015_p0) * $signed(p_Val2_6_2_fu_2015_p1));

assign p_Val2_6_3_cast_fu_2691_p1 = $signed(p_Val2_6_3_reg_3534);

assign p_Val2_6_3_fu_2067_p0 = r_V_3_3_fu_2885_p2;

assign p_Val2_6_3_fu_2067_p1 = OP2_V_6_cast_fu_1892_p1;

assign p_Val2_6_3_fu_2067_p2 = ($signed(p_Val2_6_3_fu_2067_p0) * $signed(p_Val2_6_3_fu_2067_p1));

assign p_Val2_6_fu_887_p2 = ($signed(ap_const_lv33_1FFFF8000) + $signed(tmp_26_cast_fu_883_p1));

assign p_Val2_7_fu_893_p4 = {{p_Val2_6_fu_887_p2[ap_const_lv32_19 : ap_const_lv32_6]}};

assign p_Val2_s_120_fu_2314_p4 = {{p_Val2_48_1_fu_2300_p2[ap_const_lv32_2B : ap_const_lv32_24]}};

assign p_Val2_s_fu_1166_p1 = ap_reg_phiprechg_dy_reg_584pp0_it29;

assign p_Val2_s_fu_1166_p2 = ($signed(row_rate_V_reg_3185) * $signed(p_Val2_s_fu_1166_p1));

assign p_dst_data_stream_0_V_din = ((brmerge_i_i_fu_2245_p2[0:0] === 1'b1) ? p_mux_i_i_fu_2251_p3 : p_i_i_fu_2259_p3);

assign p_dst_data_stream_1_V_din = ((brmerge_i_i1_fu_2448_p2[0:0] === 1'b1) ? p_mux_i_i1_fu_2454_p3 : p_i_i1_fu_2462_p3);

assign p_dst_data_stream_2_V_din = ((brmerge_i_i2_fu_2651_p2[0:0] === 1'b1) ? p_mux_i_i2_fu_2657_p3 : p_i_i2_fu_2665_p3);

assign p_dst_data_stream_3_V_din = ((brmerge_i_i3_fu_2854_p2[0:0] === 1'b1) ? p_mux_i_i3_fu_2860_p3 : p_i_i3_fu_2868_p3);

assign p_i_i1_fu_2462_p3 = ((neg_src_8_fu_2412_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_29_fu_2344_p2);

assign p_i_i2_fu_2665_p3 = ((neg_src_fu_2615_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_32_fu_2547_p2);

assign p_i_i3_fu_2868_p3 = ((neg_src_9_fu_2818_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_35_fu_2750_p2);

assign p_i_i_fu_2259_p3 = ((neg_src_7_fu_2209_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_27_fu_2141_p2);

assign p_lshr1_fu_841_p4 = {{p_neg1_fu_835_p2[ap_const_lv32_1F : ap_const_lv32_1]}};

assign p_lshr_f1_fu_861_p4 = {{grp_fu_793_p2[ap_const_lv32_1F : ap_const_lv32_1]}};

assign p_lshr_f_fu_955_p4 = {{grp_fu_722_p2[ap_const_lv32_1F : ap_const_lv32_1]}};

assign p_lshr_fu_935_p4 = {{p_neg_fu_929_p2[ap_const_lv32_1F : ap_const_lv32_1]}};

assign p_mux_i_i1_fu_2454_p3 = ((brmerge_i_i_not_i_i1_fu_2436_p2[0:0] === 1'b1) ? p_Val2_29_fu_2344_p2 : ap_const_lv8_FF);

assign p_mux_i_i2_fu_2657_p3 = ((brmerge_i_i_not_i_i2_fu_2639_p2[0:0] === 1'b1) ? p_Val2_32_fu_2547_p2 : ap_const_lv8_FF);

assign p_mux_i_i3_fu_2860_p3 = ((brmerge_i_i_not_i_i3_fu_2842_p2[0:0] === 1'b1) ? p_Val2_35_fu_2750_p2 : ap_const_lv8_FF);

assign p_mux_i_i_fu_2251_p3 = ((brmerge_i_i_not_i_i_fu_2233_p2[0:0] === 1'b1) ? p_Val2_27_fu_2141_p2 : ap_const_lv8_FF);

assign p_neg1_fu_835_p2 = ($signed(ap_const_lv32_0) - $signed(row_rate_V_fu_819_p1));

assign p_neg_fu_929_p2 = ($signed(ap_const_lv32_0) - $signed(col_rate_V_fu_823_p1));

assign p_neg_t1_fu_855_p2 = (ap_const_lv32_0 - tmp_48_fu_851_p1);

assign p_neg_t_fu_949_p2 = (ap_const_lv32_0 - tmp_50_fu_945_p1);

assign p_u_V_fu_1657_p3 = ((tmp_35_reg_3331[0:0] === 1'b1) ? ap_const_lv20_0 : u_V_fu_1624_p3);

assign pre_fx_1_fu_1373_p3 = ((tmp_35_fu_1367_p2[0:0] === 1'b1) ? ap_const_lv16_13F : sx_fu_1245_p3);

assign pre_fx_2_fu_1439_p3 = ((ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29[0:0] === 1'b1) ? ap_const_lv16_FFF6 : pre_fx_fu_198);

assign pre_fx_2_sx_fu_1499_p3 = ((ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29[0:0] === 1'b1) ? ap_const_lv16_FFF6 : pre_fx_1_fu_1373_p3);

assign pre_fx_5_fu_1506_p3 = ((tmp_11_reg_3202[0:0] === 1'b1) ? pre_fx_2_fu_1439_p3 : pre_fx_2_sx_fu_1499_p3);

assign pre_fy_1_sy_fu_1406_p3 = ((tmp_15_reg_3238[0:0] === 1'b1) ? pre_fy_fu_202 : sy_1_fu_1387_p3);

assign pre_fy_5_fu_1432_p3 = ((ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29[0:0] === 1'b1) ? sel_tmp5_fu_1424_p3 : pre_fy_fu_202);

assign r_V_1_1_fu_2955_p0 = OP2_V_1_fu_1853_p1;

assign r_V_1_1_fu_2955_p1 = r_V_1_1_fu_2955_p10;

assign r_V_1_1_fu_2955_p10 = win_val_1_val_1_1_fu_258;

assign r_V_1_2_fu_2934_p0 = OP2_V_1_fu_1853_p1;

assign r_V_1_2_fu_2934_p1 = r_V_1_2_fu_2934_p10;

assign r_V_1_2_fu_2934_p10 = win_val_1_val_1_2_fu_262;

assign r_V_1_3_fu_2899_p0 = OP2_V_1_fu_1853_p1;

assign r_V_1_3_fu_2899_p1 = r_V_1_3_fu_2899_p10;

assign r_V_1_3_fu_2899_p10 = win_val_1_val_1_3_fu_266;

assign r_V_1_fu_2983_p0 = OP2_V_1_fu_1853_p1;

assign r_V_1_fu_2983_p1 = r_V_1_fu_2983_p10;

assign r_V_1_fu_2983_p10 = win_val_1_val_1_0_fu_254;

assign r_V_2_1_fu_2948_p0 = OP2_V_fu_1847_p1;

assign r_V_2_1_fu_2948_p1 = r_V_2_1_fu_2948_p10;

assign r_V_2_1_fu_2948_p10 = win_val_0_val_1_1_1_fu_242;

assign r_V_2_2_fu_2927_p0 = OP2_V_fu_1847_p1;

assign r_V_2_2_fu_2927_p1 = r_V_2_2_fu_2927_p10;

assign r_V_2_2_fu_2927_p10 = win_val_0_val_1_2_1_fu_246;

assign r_V_2_3_fu_2892_p0 = OP2_V_fu_1847_p1;

assign r_V_2_3_fu_2892_p1 = r_V_2_3_fu_2892_p10;

assign r_V_2_3_fu_2892_p10 = win_val_0_val_1_3_1_fu_250;

assign r_V_2_fu_2976_p0 = OP2_V_fu_1847_p1;

assign r_V_2_fu_2976_p1 = r_V_2_fu_2976_p10;

assign r_V_2_fu_2976_p10 = win_val_0_val_1_0_1_fu_238;

assign r_V_3_1_fu_2941_p0 = OP2_V_7_fu_1905_p1;

assign r_V_3_1_fu_2941_p1 = r_V_3_1_fu_2941_p10;

assign r_V_3_1_fu_2941_p10 = win_val_0_val_1_1_fu_226;

assign r_V_3_2_fu_2913_p0 = OP2_V_7_fu_1905_p1;

assign r_V_3_2_fu_2913_p1 = r_V_3_2_fu_2913_p10;

assign r_V_3_2_fu_2913_p10 = win_val_0_val_1_2_fu_230;

assign r_V_3_3_fu_2885_p0 = OP2_V_7_fu_1905_p1;

assign r_V_3_3_fu_2885_p1 = r_V_3_3_fu_2885_p10;

assign r_V_3_3_fu_2885_p10 = win_val_0_val_1_3_fu_234;

assign r_V_3_fu_2969_p0 = OP2_V_7_fu_1905_p1;

assign r_V_3_fu_2969_p1 = r_V_3_fu_2969_p10;

assign r_V_3_fu_2969_p10 = win_val_0_val_1_0_fu_222;

assign r_V_4_fu_2920_p0 = OP2_V_fu_1847_p1;

assign r_V_4_fu_2920_p1 = r_V_4_fu_2920_p10;

assign r_V_4_fu_2920_p10 = win_val_1_val_1_2_1_fu_278;

assign r_V_5_fu_2906_p0 = OP2_V_fu_1847_p1;

assign r_V_5_fu_2906_p1 = r_V_5_fu_2906_p10;

assign r_V_5_fu_2906_p10 = win_val_1_val_1_3_1_fu_282;

assign r_V_8_fu_1319_p2 = ($signed(tmp_26_fu_1303_p1) - $signed(tmp_64_cast_fu_1315_p1));

assign r_V_9_fu_1351_p2 = ($signed(tmp_30_fu_1335_p1) - $signed(tmp_70_cast_fu_1347_p1));

assign r_V_fu_2990_p0 = OP2_V_fu_1847_p1;

assign r_V_fu_2990_p1 = r_V_fu_2990_p10;

assign r_V_fu_2990_p10 = win_val_1_val_1_0_1_fu_270;

assign r_V_s_fu_2962_p0 = OP2_V_fu_1847_p1;

assign r_V_s_fu_2962_p1 = r_V_s_fu_2962_p10;

assign r_V_s_fu_2962_p10 = win_val_1_val_1_1_1_fu_274;

assign ret_V_1_fu_1231_p2 = (ap_const_lv16_1 + ret_V_fu_1203_p4);

assign ret_V_2_fu_1253_p4 = {{p_Val2_3_fu_1195_p2[ap_const_lv32_1F : ap_const_lv32_10]}};

assign ret_V_3_fu_1281_p2 = (ap_const_lv16_1 + ret_V_2_fu_1253_p4);

assign ret_V_fu_1203_p4 = {{p_Val2_2_fu_1199_p2[ap_const_lv32_1F : ap_const_lv32_10]}};

assign row_rate_V_fu_819_p1 = grp_fu_793_p2[31:0];

assign row_rd_5_fu_1457_p3 = ((ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29[0:0] === 1'b1) ? sel_tmp_fu_1452_p2 : row_rd_fu_194);

assign row_wr_1_fu_1395_p2 = ((sy_1_fu_1387_p3 == tmp_41_cast_reg_3233) ? 1'b1 : 1'b0);

assign row_wr_2_fu_1082_p2 = ((p_Val2_14_reg_562 != ap_const_lv9_0) ? 1'b1 : 1'b0);

assign row_wr_3_fu_1471_p3 = ((ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29[0:0] === 1'b1) ? row_wr_4_fu_1464_p3 : row_wr_fu_190);

assign row_wr_4_fu_1464_p3 = ((sel_tmp4_fu_1420_p2[0:0] === 1'b1) ? row_wr_1_fu_1395_p2 : row_wr_2_reg_3244);

assign rows_fu_811_p3 = ((tmp_5_fu_799_p2[0:0] === 1'b1) ? ap_const_lv9_F0 : tmp_8_fu_805_p2);

assign sel_tmp4_fu_1420_p2 = (ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29 & tmp_10_reg_3197);

assign sel_tmp5_fu_1424_p3 = ((sel_tmp4_fu_1420_p2[0:0] === 1'b1) ? pre_fy_fu_202 : pre_fy_1_sy_fu_1406_p3);

assign sel_tmp_fu_1452_p2 = (tmp54_fu_1446_p2 | tmp_15_reg_3238);

assign signbit_1_fu_2306_p3 = p_Val2_48_1_fu_2300_p2[ap_const_lv32_2F];

assign signbit_2_fu_2509_p3 = p_Val2_48_2_fu_2503_p2[ap_const_lv32_2F];

assign signbit_3_fu_2712_p3 = p_Val2_48_3_fu_2706_p2[ap_const_lv32_2F];

assign signbit_fu_2103_p3 = p_Val2_25_fu_2097_p2[ap_const_lv32_2F];

assign signbit_not_i1_fu_2424_p2 = (signbit_1_fu_2306_p3 ^ 1'b1);

assign signbit_not_i2_fu_2627_p2 = (signbit_2_fu_2509_p3 ^ 1'b1);

assign signbit_not_i3_fu_2830_p2 = (signbit_3_fu_2712_p3 ^ 1'b1);

assign signbit_not_i_fu_2221_p2 = (signbit_fu_2103_p3 ^ 1'b1);

assign sx_fu_1245_p3 = ((tmp_62_fu_1213_p3[0:0] === 1'b1) ? p_6_fu_1237_p3 : ret_V_fu_1203_p4);

assign sy_1_fu_1387_p3 = ((tmp_37_fu_1381_p2[0:0] === 1'b1) ? ap_const_lv16_EF : sy_fu_1295_p3);

assign sy_fu_1295_p3 = ((tmp_64_fu_1263_p3[0:0] === 1'b1) ? p_7_fu_1287_p3 : ret_V_2_fu_1253_p4);

assign tmp54_fu_1446_p2 = (not_1_fu_1400_p2 | sel_tmp4_fu_1420_p2);

assign tmp55_fu_1513_p2 = (not_s_fu_1493_p2 | tmp_11_reg_3202);

assign tmp56_fu_2085_p2 = ($signed(p_Val2_4_cast_fu_2076_p1) + $signed(p_Val2_5_cast_fu_2079_p1));

assign tmp57_fu_2091_p2 = ($signed(p_Val2_45_cast_fu_2073_p1) + $signed(p_Val2_61_cast_fu_2082_p1));

assign tmp58_fu_2288_p2 = ($signed(p_Val2_4_1_cast_fu_2279_p1) + $signed(p_Val2_5_1_cast_fu_2282_p1));

assign tmp59_fu_2294_p2 = ($signed(p_Val2_45_1_cast_fu_2276_p1) + $signed(p_Val2_6_1_cast_fu_2285_p1));

assign tmp60_fu_2491_p2 = ($signed(p_Val2_4_2_cast_fu_2482_p1) + $signed(p_Val2_5_2_cast_fu_2485_p1));

assign tmp61_fu_2497_p2 = ($signed(p_Val2_45_2_cast_fu_2479_p1) + $signed(p_Val2_6_2_cast_fu_2488_p1));

assign tmp62_fu_2694_p2 = ($signed(p_Val2_4_3_cast_fu_2685_p1) + $signed(p_Val2_5_3_cast_fu_2688_p1));

assign tmp63_fu_2700_p2 = ($signed(p_Val2_45_3_cast_fu_2682_p1) + $signed(p_Val2_6_3_cast_fu_2691_p1));

assign tmp_10_fu_1015_p2 = (($signed(row_rate_V_fu_819_p1) > $signed(32'b10000000000000000)) ? 1'b1 : 1'b0);

assign tmp_11_fu_1021_p2 = (($signed(col_rate_V_fu_823_p1) > $signed(32'b10000000000000000)) ? 1'b1 : 1'b0);

assign tmp_12_fu_1027_p3 = {{p_Val2_16_fu_915_p2}, {ap_const_lv6_0}};

assign tmp_13_fu_1039_p3 = {{p_Val2_17_fu_1009_p2}, {ap_const_lv6_0}};

assign tmp_14_fu_1066_p2 = ($signed(i_op_assign_15_cast_fu_1051_p1) + $signed(ap_const_lv10_3FF));

assign tmp_15_fu_1076_p2 = ((p_Val2_14_reg_562 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_16_fu_1088_p3 = {{p_Val2_14_reg_562}, {ap_const_lv16_0}};

assign tmp_19_fu_1119_p3 = {{p_Val2_15_reg_573}, {ap_const_lv16_0}};

assign tmp_1_fu_875_p3 = ((tmp_56_fu_827_p3[0:0] === 1'b1) ? p_neg_t1_fu_855_p2 : tmp_49_fu_871_p1);

assign tmp_1_i_i1_fu_2535_p1 = tmp_81_fu_2527_p3;

assign tmp_1_i_i2_fu_2738_p1 = tmp_85_fu_2730_p3;

assign tmp_1_i_i5_fu_2332_p1 = tmp_77_fu_2324_p3;

assign tmp_1_i_i_fu_2129_p1 = tmp_73_fu_2121_p3;

assign tmp_21_fu_777_p3 = {{p_dst_rows_V_read}, {ap_const_lv16_0}};

assign tmp_23_fu_1152_p2 = ($signed(ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27) + $signed(ap_const_lv11_7FF));

assign tmp_24_fu_1225_p2 = ((tmp_63_fu_1221_p1 == ap_const_lv16_0) ? 1'b1 : 1'b0);

assign tmp_25_fu_1275_p2 = ((tmp_65_fu_1271_p1 == ap_const_lv16_0) ? 1'b1 : 1'b0);

assign tmp_26_cast_fu_883_p1 = $signed(tmp_1_fu_875_p3);

assign tmp_26_fu_1303_p1 = $signed(p_Val2_2_fu_1199_p2);

assign tmp_27_fu_1307_p3 = {{sx_fu_1245_p3}, {ap_const_lv16_0}};

assign tmp_28_fu_1325_p2 = (($signed(r_V_8_fu_1319_p2) > $signed(33'b000000000000000000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_29_fu_1617_p3 = {{tmp_66_reg_3316}, {ap_const_lv2_0}};

assign tmp_2_fu_911_p1 = tmp_57_fu_903_p3;

assign tmp_30_cast_fu_977_p1 = $signed(tmp_3_fu_969_p3);

assign tmp_30_fu_1335_p1 = $signed(p_Val2_3_fu_1195_p2);

assign tmp_32_fu_1339_p3 = {{sy_fu_1295_p3}, {ap_const_lv16_0}};

assign tmp_33_fu_1357_p2 = (($signed(r_V_9_fu_1351_p2) > $signed(33'b000000000000000000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_34_fu_1631_p3 = {{tmp_67_reg_3326}, {ap_const_lv2_0}};

assign tmp_35_fu_1367_p2 = (($signed(sx_fu_1245_p3) > $signed(16'b100111111)) ? 1'b1 : 1'b0);

assign tmp_36_fu_706_p3 = {{p_dst_cols_V_read}, {ap_const_lv16_0}};

assign tmp_37_fu_1381_p2 = (($signed(sy_fu_1295_p3) > $signed(16'b11101111)) ? 1'b1 : 1'b0);

assign tmp_38_fu_1136_p2 = ((p_Val2_15_reg_573 == ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_39_fu_1478_p2 = ($signed(ap_const_lv11_7FF) + $signed(ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter29));

assign tmp_3_fu_969_p3 = ((tmp_58_fu_921_p3[0:0] === 1'b1) ? p_neg_t_fu_949_p2 : tmp_51_fu_965_p1);

assign tmp_40_fu_1534_p1 = $signed(x_2_fu_1413_p3);

assign tmp_41_cast_fu_1072_p1 = $signed(tmp_14_fu_1066_p2);

assign tmp_41_fu_1550_p2 = (($signed(sy_1_fu_1387_p3) < $signed(16'b11101111)) ? 1'b1 : 1'b0);

assign tmp_42_fu_1556_p2 = (($signed(pre_fx_1_fu_1373_p3) < $signed(16'b100111111)) ? 1'b1 : 1'b0);

assign tmp_46_cast_fu_1096_p1 = tmp_16_fu_1088_p3;

assign tmp_48_fu_851_p1 = p_lshr1_fu_841_p4;

assign tmp_49_fu_871_p1 = p_lshr_f1_fu_861_p4;

assign tmp_4_fu_1005_p1 = tmp_59_fu_997_p3;

assign tmp_50_fu_945_p1 = p_lshr_fu_935_p4;

assign tmp_51_fu_965_p1 = p_lshr_f_fu_955_p4;

assign tmp_52_fu_702_p1 = p_dst_cols_V_read[9:0];

assign tmp_53_fu_773_p1 = p_dst_rows_V_read[8:0];

assign tmp_56_fu_827_p3 = grp_fu_793_p2[ap_const_lv32_1F];

assign tmp_57_cast_fu_1035_p1 = $signed(tmp_12_fu_1027_p3);

assign tmp_57_fu_903_p3 = p_Val2_6_fu_887_p2[ap_const_lv32_5];

assign tmp_58_fu_921_p3 = grp_fu_722_p2[ap_const_lv32_1F];

assign tmp_59_cast_fu_1047_p1 = $signed(tmp_13_fu_1039_p3);

assign tmp_59_fu_997_p3 = p_Val2_10_fu_981_p2[ap_const_lv32_5];

assign tmp_5_fu_799_p2 = ((p_dst_rows_V_read < ap_const_lv10_F0) ? 1'b1 : 1'b0);

assign tmp_5_i_i1_fu_2561_p2 = (tmp_83_fu_2553_p3 ^ 1'b1);

assign tmp_5_i_i2_fu_2764_p2 = (tmp_87_fu_2756_p3 ^ 1'b1);

assign tmp_5_i_i9_fu_2358_p2 = (tmp_79_fu_2350_p3 ^ 1'b1);

assign tmp_5_i_i_fu_2155_p2 = (tmp_75_fu_2147_p3 ^ 1'b1);

assign tmp_60_fu_1148_p1 = grp_fu_1115_p2[9:0];

assign tmp_61_fu_1157_p1 = grp_fu_1131_p2[10:0];

assign tmp_62_fu_1213_p3 = p_Val2_2_fu_1199_p2[ap_const_lv32_1F];

assign tmp_63_fu_1221_p1 = p_Val2_2_fu_1199_p2[15:0];

assign tmp_64_cast_fu_1315_p1 = $signed(tmp_27_fu_1307_p3);

assign tmp_64_fu_1263_p3 = p_Val2_3_fu_1195_p2[ap_const_lv32_1F];

assign tmp_65_fu_1271_p1 = p_Val2_3_fu_1195_p2[15:0];

assign tmp_66_fu_1331_p1 = r_V_8_fu_1319_p2[17:0];

assign tmp_67_fu_1363_p1 = r_V_9_fu_1351_p2[17:0];

assign tmp_6_fu_728_p2 = ((p_dst_cols_V_read < ap_const_lv11_140) ? 1'b1 : 1'b0);

assign tmp_6_i_i1_fu_2406_p2 = (p_38_i_i_i1_fu_2400_p2 ^ 1'b1);

assign tmp_6_i_i2_fu_2609_p2 = (p_38_i_i_i2_fu_2603_p2 ^ 1'b1);

assign tmp_6_i_i3_fu_2812_p2 = (p_38_i_i_i3_fu_2806_p2 ^ 1'b1);

assign tmp_6_i_i_fu_2203_p2 = (p_38_i_i_i_fu_2197_p2 ^ 1'b1);

assign tmp_70_cast_fu_1347_p1 = $signed(tmp_32_fu_1339_p3);

assign tmp_73_fu_2121_p3 = p_Val2_25_fu_2097_p2[ap_const_lv32_23];

assign tmp_74_fu_2133_p3 = p_Val2_25_fu_2097_p2[ap_const_lv32_2B];

assign tmp_75_fu_2147_p3 = p_Val2_27_fu_2141_p2[ap_const_lv32_7];

assign tmp_77_fu_2324_p3 = p_Val2_48_1_fu_2300_p2[ap_const_lv32_23];

assign tmp_78_fu_2336_p3 = p_Val2_48_1_fu_2300_p2[ap_const_lv32_2B];

assign tmp_79_fu_2350_p3 = p_Val2_29_fu_2344_p2[ap_const_lv32_7];

assign tmp_7_fu_714_p1 = $signed(tmp_36_fu_706_p3);

assign tmp_81_fu_2527_p3 = p_Val2_48_2_fu_2503_p2[ap_const_lv32_23];

assign tmp_82_cast_fu_1483_p1 = $signed(tmp_39_fu_1478_p2);

assign tmp_82_fu_2539_p3 = p_Val2_48_2_fu_2503_p2[ap_const_lv32_2B];

assign tmp_83_fu_2553_p3 = p_Val2_32_fu_2547_p2[ap_const_lv32_7];

assign tmp_85_fu_2730_p3 = p_Val2_48_3_fu_2706_p2[ap_const_lv32_23];

assign tmp_86_fu_2742_p3 = p_Val2_48_3_fu_2706_p2[ap_const_lv32_2B];

assign tmp_87_fu_2756_p3 = p_Val2_35_fu_2750_p2[ap_const_lv32_7];

assign tmp_8_fu_805_p2 = (ap_const_lv9_1 + tmp_53_fu_773_p1);

assign tmp_9_fu_734_p2 = (ap_const_lv10_1 + tmp_52_fu_702_p1);

assign tmp_s_fu_785_p1 = $signed(tmp_21_fu_777_p3);

assign u1_V_fu_1645_p2 = (ap_const_lv20_40000 - u_V_fu_1624_p3);

assign u_V_fu_1624_p3 = ((tmp_28_reg_3311[0:0] === 1'b1) ? tmp_29_fu_1617_p3 : ap_const_lv20_0);

assign v1_V_fu_1651_p2 = (ap_const_lv20_40000 - v_V_2_fu_1638_p3);

assign v_V_2_fu_1638_p3 = ((tmp_33_reg_3321[0:0] === 1'b1) ? tmp_34_fu_1631_p3 : ap_const_lv20_0);

assign v_V_fu_1664_p3 = ((tmp_37_reg_3336[0:0] === 1'b1) ? ap_const_lv20_0 : v_V_2_fu_1638_p3);

assign x_1_fu_1568_p2 = (x_2_fu_1413_p3 + ap_const_lv16_1);

assign x_2_fu_1413_p3 = ((ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29[0:0] === 1'b1) ? ap_const_lv16_0 : x_fu_206);

always @ (posedge ap_clk) begin
    tmp_57_cast_reg_3209[5:0] <= 6'b000000;
    tmp_59_cast_reg_3214[5:0] <= 6'b000000;
    tmp_46_cast_reg_3249[15:0] <= 16'b0000000000000000;
    tmp_46_cast_reg_3249[31:25] <= 7'b0000000;
    i_op_assign_cast_reg_3254[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter1[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter2[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter3[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter4[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter5[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter6[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter7[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter8[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter9[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter10[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter11[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter12[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter13[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter14[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter15[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter16[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter17[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter18[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter19[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter20[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter21[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter22[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter23[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter24[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter25[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter26[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter28[10] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter29[10] <= 1'b0;
    u1_V_reg_3437[1:0] <= 2'b00;
    v1_V_reg_3442[1:0] <= 2'b00;
    p_u_V_reg_3448[1:0] <= 2'b00;
    v_V_reg_3454[1:0] <= 2'b00;
    p_Val2_19_reg_3459[1:0] <= 2'b00;
    p_Val2_4_reg_3464[1:0] <= 2'b00;
    p_Val2_5_reg_3469[1:0] <= 2'b00;
    p_Val2_24_reg_3474[1:0] <= 2'b00;
    p_Val2_45_1_reg_3479[1:0] <= 2'b00;
    p_Val2_4_1_reg_3484[1:0] <= 2'b00;
    p_Val2_5_1_reg_3489[1:0] <= 2'b00;
    p_Val2_6_1_reg_3494[1:0] <= 2'b00;
    p_Val2_45_2_reg_3499[1:0] <= 2'b00;
    p_Val2_4_2_reg_3504[1:0] <= 2'b00;
    p_Val2_5_2_reg_3509[1:0] <= 2'b00;
    p_Val2_6_2_reg_3514[1:0] <= 2'b00;
    p_Val2_45_3_reg_3519[1:0] <= 2'b00;
    p_Val2_4_3_reg_3524[1:0] <= 2'b00;
    p_Val2_5_3_reg_3529[1:0] <= 2'b00;
    p_Val2_6_3_reg_3534[1:0] <= 2'b00;
end

endmodule //filt_Resize_opr_linear
