# VHDL

A respositry for all my VHDL projects. 

It contains:
- all the logical gates
- A full adder and subtractor
- A half adder and subtractor
- A 2-to-1 multiplexer
- An ALU (WIP)
