# 5â€‘Stage Pipelined RISCâ€‘V Processor

![GitHub repo size](https://img.shields.io/github/repo-size/waynaali/5-Stage-Pipelined-RISC-V-Processor)
![GitHub](https://img.shields.io/github/license/waynaali/5-Stage-Pipelined-RISC-V-Processor)
![GitHub top language](https://img.shields.io/github/languages/top/waynaali/5-Stage-Pipelined-RISC-V-Processor)
![GitHub last commit](https://img.shields.io/github/last-commit/waynaali/5-Stage-Pipelined-RISC-V-Processor)

A **Verilog/SystemVerilog implementation of a 5â€‘stage pipelined RISCâ€‘V CPU** based on the RV32I instruction set.  
This design demonstrates the classic pipeline stages and includes hazard handling.

---

## ğŸ“Œ Overview

This repository contains the RTL design of a 5â€‘stage pipelined RISCâ€‘V processor with the following modules:

- Instruction Fetch (IF)  
- Instruction Decode (ID)  
- Execute (EX)  
- Memory Access (MEM)  
- Write Back (WB)

It is modular, easy to understand, and suitable for **educational purposes**.

---

## ğŸš€ Features

- Implements a **classic 5â€‘stage pipeline** (IF, ID, EX, MEM, WB)  
- Supports a subset of **RV32I instructions** (add, sub, load, store, branch)  
- **Pipeline registers** between stages for concurrent instruction execution  
- Basic **forwarding and stall units** for hazard resolution

---

## ğŸ› ï¸ Architecture

```

```
                       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                       â”‚ IF Stage â”‚  â† fetch instruction
                       â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                             â†“
                       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                       â”‚ ID Stage â”‚  â† decode instruction
                       â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                             â†“
                       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                       â”‚ EX Stage â”‚  â† execute/ALU ops
                       â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                             â†“
                       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                       â”‚ MEM Stageâ”‚  â† load/store
                       â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                             â†“
                       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                       â”‚ WB Stage â”‚  â† write results
                       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

```

> ![Pipeline Diagram](https://user-images.githubusercontent.com/your-username/pipeline-diagram.png)  
> *(Replace this link with your own uploaded pipeline diagram)*

---

## ğŸ“ Repository Structure

```

â”œâ”€â”€ src
â”‚   â”œâ”€â”€ if_stage.v
â”‚   â”œâ”€â”€ id_stage.v
â”‚   â”œâ”€â”€ ex_stage.v
â”‚   â”œâ”€â”€ mem_stage.v
â”‚   â”œâ”€â”€ wb_stage.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â””â”€â”€ ...
â”œâ”€â”€ tb
â”‚   â””â”€â”€ testbench.v
â”œâ”€â”€ docs
â”‚   â””â”€â”€ design_overview.pdf
â””â”€â”€ README.md

````

---

## ğŸ§ª Simulation & Testing

```bash
# Example using iverilog + vvp
iverilog -o sim.out src/*.v tb/testbench.v
vvp sim.out
````

Observe waveforms to verify instruction execution.

---

## ğŸ“˜ Supported Instructions

| Category   | Example Instructions |
| ---------- | -------------------- |
| Arithmetic | ADD, SUB, ADDI       |
| Logic      | AND, OR, XOR, ANDI   |
| Memory     | LW, SW               |
| Shift      | SLL, SRL, SRA        |
| Branch     | BEQ, BNE             |

---

## ğŸ“¦ Requirements

* Verilog/SystemVerilog simulator (ModelSim, Icarus Verilog, Verilator)
* Optional: FPGA toolchain for synthesis (Vivado, Quartus)
* RISCâ€‘V assembler (for test programs)

---

## ğŸ“„ License

Released under the **MIT License**.

---

## ğŸ“Œ Acknowledgements

Inspired by ğŸ“˜ Digital Design and Computer Architecture, RISCâ€‘V Edition

Authors: Sarah L. Harris and David Harris
