// Seed: 263147787
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_10 = 0;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2;
endmodule
macromodule module_1 #(
    parameter id_10 = 32'd9,
    parameter id_12 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  output wire _id_12;
  output wire id_11;
  input wire _id_10;
  output logic [7:0] id_9;
  module_0 modCall_1 (
      id_13,
      id_3,
      id_8,
      id_8,
      id_6,
      id_8
  );
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9[-1-1'b0] = id_14;
  localparam id_15 = 1;
  wire  [1 : id_10] id_16;
  logic [1 : id_12] id_17;
  ;
  assign id_17 = id_4 - -1 - -1;
endmodule
