Source Block: hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@98:125@HdlStmProcess
    'hd: if (i_q_filtered_valid) count <= 'h00;
    endcase
  end
end

always @(posedge clk) begin
  case (count)
  'h0: dma_wr_data <= phase;
  'h1: dma_wr_data <= {8'h00,data[23:0]};
  'h2: dma_wr_data <= data_filtered;
  'h3: dma_wr_data <= i_q;
  'h4: dma_wr_data <= i_q;
  'h5: dma_wr_data <= i_q_filtered;
  'h6: dma_wr_data <= i_q_filtered;
  'h7: dma_wr_data <= phase;
  'h8: dma_wr_data <= {8'h00,data[23:0]};
  'h9: dma_wr_data <= data_filtered;
  'ha: dma_wr_data <= i_q;
  'hb: dma_wr_data <= i_q;
  'hc: dma_wr_data <= i_q_filtered;
  'hd: dma_wr_data <= i_q_filtered;
  endcase
end

always @(posedge clk) begin
  if (processing_resetn == 1'b0 || channel_enable[count] == 1'b0) begin
    dma_wr_en <= 1'b0;
  end else begin

Diff Content:
- 103 always @(posedge clk) begin
- 104   case (count)
- 105   'h0: dma_wr_data <= phase;
- 106   'h1: dma_wr_data <= {8'h00,data[23:0]};
- 107   'h2: dma_wr_data <= data_filtered;
- 108   'h3: dma_wr_data <= i_q;
- 109   'h4: dma_wr_data <= i_q;
- 110   'h5: dma_wr_data <= i_q_filtered;
- 111   'h6: dma_wr_data <= i_q_filtered;
- 112   'h7: dma_wr_data <= phase;
- 113   'h8: dma_wr_data <= {8'h00,data[23:0]};
- 114   'h9: dma_wr_data <= data_filtered;
- 115   'ha: dma_wr_data <= i_q;
- 116   'hb: dma_wr_data <= i_q;
- 117   'hc: dma_wr_data <= i_q_filtered;
- 118   'hd: dma_wr_data <= i_q_filtered;
- 119   endcase
- 120 end

Clone Blocks:
Clone Blocks 1:
hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@117:148
  'hc: dma_wr_data <= i_q_filtered;
  'hd: dma_wr_data <= i_q_filtered;
  endcase
end

always @(posedge clk) begin
  if (processing_resetn == 1'b0 || channel_enable[count] == 1'b0) begin
    dma_wr_en <= 1'b0;
  end else begin
    case (count)
    'h0: dma_wr_en <= phase_valid;
    'h1: dma_wr_en <= data_valid;
    'h2: dma_wr_en <= data_filtered_valid;
    'h3: dma_wr_en <= i_q_valid;
    'h4: dma_wr_en <= i_q_valid;
    'h5: dma_wr_en <= i_q_filtered_valid;
    'h6: dma_wr_en <= i_q_filtered_valid;
    'h7: dma_wr_en <= phase_valid;
    'h8: dma_wr_en <= data_valid;
    'h9: dma_wr_en <= data_filtered_valid;
    'ha: dma_wr_en <= i_q_valid;
    'hb: dma_wr_en <= i_q_valid;
    'hc: dma_wr_en <= i_q_filtered_valid;
    'hd: dma_wr_en <= i_q_filtered_valid;
    endcase
  end
end

always @(posedge clk) begin
  if (count == 'h00) begin
    dma_wr_sync <= 1'b1;
  end else if (dma_wr_en == 1'b1) begin

