{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556526100972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556526100972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 11:21:40 2019 " "Processing started: Mon Apr 29 11:21:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556526100972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556526100972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556526100972 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556526101430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16_1 " "Found entity 1: mux_16_1" {  } { { "mux_16_1.v" "" { Text "C:/Users/e209479/Downloads/lab_4/mux_16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_condition.v 1 1 " "Found 1 design units, including 1 entities, in source file check_condition.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_condition " "Found entity 1: check_condition" {  } { { "check_condition.v" "" { Text "C:/Users/e209479/Downloads/lab_4/check_condition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/e209479/Downloads/lab_4/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle " "Found entity 1: single_cycle" {  } { { "single_cycle.v" "" { Text "C:/Users/e209479/Downloads/lab_4/single_cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "simple_register_write_tb.v(37) " "Verilog HDL warning at simple_register_write_tb.v(37): extended using \"x\" or \"z\"" {  } { { "simple_register_write_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/simple_register_write_tb.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556526101492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_register_write_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_register_write_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_register_write_tb " "Found entity 1: simple_register_write_tb" {  } { { "simple_register_write_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/simple_register_write_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_register_write.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_register_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_register_write " "Found entity 1: simple_register_write" {  } { { "simple_register_write.v" "" { Text "C:/Users/e209479/Downloads/lab_4/simple_register_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_register.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_register " "Found entity 1: simple_register" {  } { { "simple_register.v" "" { Text "C:/Users/e209479/Downloads/lab_4/simple_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101492 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shift_reg_tb.v(37) " "Verilog HDL warning at shift_reg_tb.v(37): extended using \"x\" or \"z\"" {  } { { "shift_reg_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shift_reg_tb.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_tb " "Found entity 1: shift_reg_tb" {  } { { "shift_reg_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shift_reg_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shifter.v(9) " "Verilog HDL information at shifter.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file_tb.v(40) " "Verilog HDL warning at reg_file_tb.v(40): extended using \"x\" or \"z\"" {  } { { "reg_file_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/reg_file_tb.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "reg_file_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/reg_file_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/e209479/Downloads/lab_4/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_decoder_tb.v(37) " "Verilog HDL warning at my_decoder_tb.v(37): extended using \"x\" or \"z\"" {  } { { "my_decoder_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/my_decoder_tb.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_decoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file my_decoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_decoder_tb " "Found entity 1: my_decoder_tb" {  } { { "my_decoder_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/my_decoder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_decoder " "Found entity 1: my_decoder" {  } { { "my_decoder.v" "" { Text "C:/Users/e209479/Downloads/lab_4/my_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_4_1_tb.v(42) " "Verilog HDL warning at mux_4_1_tb.v(42): extended using \"x\" or \"z\"" {  } { { "mux_4_1_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/mux_4_1_tb.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556526101523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1_tb " "Found entity 1: mux_4_1_tb" {  } { { "mux_4_1_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/mux_4_1_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.v" "" { Text "C:/Users/e209479/Downloads/lab_4/mux_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2_1_tb.v(40) " "Verilog HDL warning at mux_2_1_tb.v(40): extended using \"x\" or \"z\"" {  } { { "mux_2_1_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/mux_2_1_tb.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556526101523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_tb " "Found entity 1: mux_2_1_tb" {  } { { "mux_2_1_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/mux_2_1_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/Users/e209479/Downloads/lab_4/mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_controller " "Found entity 1: multiply_controller" {  } { { "multiply_controller.v" "" { Text "C:/Users/e209479/Downloads/lab_4/multiply_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_cond.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_cond.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_cond " "Found entity 1: logic_cond" {  } { { "logic_cond.v" "" { Text "C:/Users/e209479/Downloads/lab_4/logic_cond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/e209479/Downloads/lab_4/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extension.v(21) " "Verilog HDL warning at extension.v(21): extended using \"x\" or \"z\"" {  } { { "extension.v" "" { Text "C:/Users/e209479/Downloads/lab_4/extension.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556526101539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extension.v 1 1 " "Found 1 design units, including 1 entities, in source file extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 extension " "Found entity 1: extension" {  } { { "extension.v" "" { Text "C:/Users/e209479/Downloads/lab_4/extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder_cond.v(36) " "Verilog HDL warning at decoder_cond.v(36): extended using \"x\" or \"z\"" {  } { { "decoder_cond.v" "" { Text "C:/Users/e209479/Downloads/lab_4/decoder_cond.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556526101539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_cond.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_cond.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cond " "Found entity 1: decoder_cond" {  } { { "decoder_cond.v" "" { Text "C:/Users/e209479/Downloads/lab_4/decoder_cond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/e209479/Downloads/lab_4/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/e209479/Downloads/lab_4/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_generator " "Found entity 1: constant_value_generator" {  } { { "constant_value_generator.v" "" { Text "C:/Users/e209479/Downloads/lab_4/constant_value_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/e209479/Downloads/lab_4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALP_tb " "Found entity 1: ALP_tb" {  } { { "ALP_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/ALP_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALP_Controller.v(49) " "Verilog HDL information at ALP_Controller.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ALP_Controller.v" "" { Text "C:/Users/e209479/Downloads/lab_4/ALP_Controller.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556526101555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file alp_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALP_Controller " "Found entity 1: ALP_Controller" {  } { { "ALP_Controller.v" "" { Text "C:/Users/e209479/Downloads/lab_4/ALP_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp.v 1 1 " "Found 1 design units, including 1 entities, in source file alp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALP " "Found entity 1: ALP" {  } { { "ALP.v" "" { Text "C:/Users/e209479/Downloads/lab_4/ALP.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1 " "Found entity 1: mux_8_1" {  } { { "mux_8_1.v" "" { Text "C:/Users/e209479/Downloads/lab_4/mux_8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_decoder8.v 1 1 " "Found 1 design units, including 1 entities, in source file my_decoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_decoder8 " "Found entity 1: my_decoder8" {  } { { "my_decoder8.v" "" { Text "C:/Users/e209479/Downloads/lab_4/my_decoder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_data_memory " "Found entity 1: instr_data_memory" {  } { { "instr_data_memory.v" "" { Text "C:/Users/e209479/Downloads/lab_4/instr_data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.v" "" { Text "C:/Users/e209479/Downloads/lab_4/multicycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/e209479/Downloads/lab_4/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/e209479/Downloads/lab_4/datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556526101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556526101570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w14 reg_file.v(50) " "Verilog HDL Implicit Net warning at reg_file.v(50): created implicit net for \"w14\"" {  } { { "reg_file.v" "" { Text "C:/Users/e209479/Downloads/lab_4/reg_file.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556526101570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w15 reg_file.v(52) " "Verilog HDL Implicit Net warning at reg_file.v(52): created implicit net for \"w15\"" {  } { { "reg_file.v" "" { Text "C:/Users/e209479/Downloads/lab_4/reg_file.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556526101570 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "multiply_controller multiply_controller.v(18) " "Verilog HDL Parameter Declaration warning at multiply_controller.v(18): Parameter Declaration in module \"multiply_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "multiply_controller.v" "" { Text "C:/Users/e209479/Downloads/lab_4/multiply_controller.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1556526101586 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALP_Controller ALP_Controller.v(33) " "Verilog HDL Parameter Declaration warning at ALP_Controller.v(33): Parameter Declaration in module \"ALP_Controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALP_Controller.v" "" { Text "C:/Users/e209479/Downloads/lab_4/ALP_Controller.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1556526101586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_tb " "Elaborating entity \"datapath_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556526101617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dut " "Elaborating entity \"datapath\" for hierarchy \"datapath:dut\"" {  } { { "datapath_tb.v" "dut" { Text "C:/Users/e209479/Downloads/lab_4/datapath_tb.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101633 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "simple_register inst22 " "Block or symbol \"simple_register\" of instance \"inst22\" overlaps another block or symbol" {  } { { "datapath.bdf" "" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 88 1440 1648 200 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1556526101633 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "simple_register inst23 " "Block or symbol \"simple_register\" of instance \"inst23\" overlaps another block or symbol" {  } { { "datapath.bdf" "" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 232 1448 1656 344 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1556526101633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dut\|ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"datapath:dut\|ALU:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 416 1616 1840 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 datapath:dut\|mux_2_1:inst12 " "Elaborating entity \"mux_2_1\" for hierarchy \"datapath:dut\|mux_2_1:inst12\"" {  } { { "datapath.bdf" "inst12" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 616 1416 1600 728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_register datapath:dut\|simple_register:inst22 " "Elaborating entity \"simple_register\" for hierarchy \"datapath:dut\|simple_register:inst22\"" {  } { { "datapath.bdf" "inst22" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 88 1440 1648 200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:dut\|reg_file:inst " "Elaborating entity \"reg_file\" for hierarchy \"datapath:dut\|reg_file:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 400 1176 1440 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w6 reg_file.v(12) " "Verilog HDL or VHDL warning at reg_file.v(12): object \"w6\" assigned a value but never read" {  } { { "reg_file.v" "" { Text "C:/Users/e209479/Downloads/lab_4/reg_file.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556526101648 "|reg_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w7 reg_file.v(12) " "Verilog HDL or VHDL warning at reg_file.v(12): object \"w7\" assigned a value but never read" {  } { { "reg_file.v" "" { Text "C:/Users/e209479/Downloads/lab_4/reg_file.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556526101648 "|reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_decoder8 datapath:dut\|reg_file:inst\|my_decoder8:dec " "Elaborating entity \"my_decoder8\" for hierarchy \"datapath:dut\|reg_file:inst\|my_decoder8:dec\"" {  } { { "reg_file.v" "dec" { Text "C:/Users/e209479/Downloads/lab_4/reg_file.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1 datapath:dut\|reg_file:inst\|mux_8_1:mux1 " "Elaborating entity \"mux_8_1\" for hierarchy \"datapath:dut\|reg_file:inst\|mux_8_1:mux1\"" {  } { { "reg_file.v" "mux1" { Text "C:/Users/e209479/Downloads/lab_4/reg_file.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_register_write datapath:dut\|reg_file:inst\|simple_register_write:R1 " "Elaborating entity \"simple_register_write\" for hierarchy \"datapath:dut\|reg_file:inst\|simple_register_write:R1\"" {  } { { "reg_file.v" "R1" { Text "C:/Users/e209479/Downloads/lab_4/reg_file.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 datapath:dut\|mux_2_1:inst1 " "Elaborating entity \"mux_2_1\" for hierarchy \"datapath:dut\|mux_2_1:inst1\"" {  } { { "datapath.bdf" "inst1" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 1136 952 1136 1248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_register_write datapath:dut\|simple_register_write:inst27 " "Elaborating entity \"simple_register_write\" for hierarchy \"datapath:dut\|simple_register_write:inst27\"" {  } { { "datapath.bdf" "inst27" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 752 536 744 864 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator datapath:dut\|constant_value_generator:inst5 " "Elaborating entity \"constant_value_generator\" for hierarchy \"datapath:dut\|constant_value_generator:inst5\"" {  } { { "datapath.bdf" "inst5" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 1160 560 712 1240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (3)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/e209479/Downloads/lab_4/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|constant_value_generator:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator datapath:dut\|constant_value_generator:inst16 " "Elaborating entity \"constant_value_generator\" for hierarchy \"datapath:dut\|constant_value_generator:inst16\"" {  } { { "datapath.bdf" "inst16" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 304 472 624 384 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (3)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/e209479/Downloads/lab_4/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|constant_value_generator:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 datapath:dut\|mux_4_1:inst19 " "Elaborating entity \"mux_4_1\" for hierarchy \"datapath:dut\|mux_4_1:inst19\"" {  } { { "datapath.bdf" "inst19" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 712 2104 2296 856 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:dut\|shifter:inst15 " "Elaborating entity \"shifter\" for hierarchy \"datapath:dut\|shifter:inst15\"" {  } { { "datapath.bdf" "inst15" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 608 1848 2032 720 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101664 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(9) " "Verilog HDL Case Statement warning at shifter.v(9): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out shifter.v(9) " "Verilog HDL Always Construct warning at shifter.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] shifter.v(9) " "Inferred latch for \"out\[0\]\" at shifter.v(9)" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] shifter.v(9) " "Inferred latch for \"out\[1\]\" at shifter.v(9)" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] shifter.v(9) " "Inferred latch for \"out\[2\]\" at shifter.v(9)" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] shifter.v(9) " "Inferred latch for \"out\[3\]\" at shifter.v(9)" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] shifter.v(9) " "Inferred latch for \"out\[4\]\" at shifter.v(9)" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] shifter.v(9) " "Inferred latch for \"out\[5\]\" at shifter.v(9)" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] shifter.v(9) " "Inferred latch for \"out\[6\]\" at shifter.v(9)" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] shifter.v(9) " "Inferred latch for \"out\[7\]\" at shifter.v(9)" {  } { { "shifter.v" "" { Text "C:/Users/e209479/Downloads/lab_4/shifter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556526101664 "|datapath|shifter:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extension datapath:dut\|extension:inst4 " "Elaborating entity \"extension\" for hierarchy \"datapath:dut\|extension:inst4\"" {  } { { "datapath.bdf" "inst4" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 792 1528 1728 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator datapath:dut\|constant_value_generator:inst7 " "Elaborating entity \"constant_value_generator\" for hierarchy \"datapath:dut\|constant_value_generator:inst7\"" {  } { { "datapath.bdf" "inst7" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 976 1056 1208 1056 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/e209479/Downloads/lab_4/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556526101680 "|datapath|constant_value_generator:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_register datapath:dut\|simple_register:inst29 " "Elaborating entity \"simple_register\" for hierarchy \"datapath:dut\|simple_register:inst29\"" {  } { { "datapath.bdf" "inst29" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 928 560 768 1040 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_data_memory datapath:dut\|instr_data_memory:inst14 " "Elaborating entity \"instr_data_memory\" for hierarchy \"datapath:dut\|instr_data_memory:inst14\"" {  } { { "datapath.bdf" "inst14" { Schematic "C:/Users/e209479/Downloads/lab_4/datapath.bdf" { { 448 432 608 560 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556526101680 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 63 instr_data_memory.v(14) " "Verilog HDL warning at instr_data_memory.v(14): number of words (1) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instr_data_memory.v" "" { Text "C:/Users/e209479/Downloads/lab_4/instr_data_memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1556526101680 "|testbench|datapath:dut|instr_data_memory:inst14"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1556526101961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/e209479/Downloads/lab_4/output_files/multicycle.map.smsg " "Generated suppressed messages file C:/Users/e209479/Downloads/lab_4/output_files/multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1556526102023 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556526102055 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 11:21:42 2019 " "Processing ended: Mon Apr 29 11:21:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556526102055 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556526102055 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556526102055 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556526102055 ""}
