/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [7:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [27:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = !(celloutsig_0_3z ? celloutsig_0_1z[2] : celloutsig_0_4z[1]);
  assign celloutsig_0_17z = !(celloutsig_0_14z[3] ? celloutsig_0_8z[1] : celloutsig_0_11z[9]);
  assign celloutsig_1_6z = !(celloutsig_1_2z[3] ? celloutsig_1_5z[0] : celloutsig_1_5z[2]);
  assign celloutsig_0_3z = !(celloutsig_0_1z[1] ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_1_0z = ~((in_data[97] | in_data[173]) & (in_data[121] | in_data[163]));
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_5z[1:0], celloutsig_0_5z, celloutsig_0_3z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_1_3z[2:1], celloutsig_1_1z };
  assign celloutsig_1_18z = { _01_[4:1], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, celloutsig_1_13z[12:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_3z[0], celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_18z } / { 1'h1, celloutsig_1_13z[12:4], celloutsig_1_10z };
  assign celloutsig_0_5z = in_data[59:55] / { 1'h1, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z } / { 1'h1, celloutsig_0_4z[4:0], celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_4z[20:15], celloutsig_1_3z, celloutsig_1_8z } / { 1'h1, celloutsig_1_4z[10:2] };
  assign celloutsig_1_15z = celloutsig_1_0z & ~(celloutsig_1_12z[0]);
  assign celloutsig_1_16z = celloutsig_1_15z & ~(celloutsig_1_10z[8]);
  assign celloutsig_0_12z = in_data[65] & ~(celloutsig_0_5z[4]);
  assign celloutsig_1_9z = celloutsig_1_2z[1] & ~(celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[45:40] * in_data[76:71];
  assign celloutsig_0_14z = celloutsig_0_11z * { celloutsig_0_0z[3:1], _00_, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[110:105] * in_data[160:155];
  assign celloutsig_1_3z = celloutsig_1_2z[4:2] * { celloutsig_1_1z[4:3], celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_3z ? { in_data[40], celloutsig_0_1z } : celloutsig_0_0z[4:1];
  assign celloutsig_0_16z = celloutsig_0_11z[0] ? { celloutsig_0_0z[5], celloutsig_0_12z, celloutsig_0_13z } : celloutsig_0_14z[10:8];
  assign celloutsig_1_2z = celloutsig_1_1z[4] ? { celloutsig_1_1z[5], 1'h1, celloutsig_1_1z[3:0] } : { in_data[129:125], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_1z[5] ? celloutsig_1_2z[4:0] : celloutsig_1_4z[15:11];
  assign celloutsig_0_2z = & { celloutsig_0_1z, celloutsig_0_0z[5:3] };
  assign celloutsig_1_8z = & { _01_[7:2], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = & { celloutsig_1_9z, _01_, celloutsig_1_2z };
  assign celloutsig_0_13z = ~^ { _00_[6:0], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_12z = { celloutsig_1_10z[4:3], celloutsig_1_9z, celloutsig_1_11z } << { celloutsig_1_4z[11], celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[83:81] << in_data[14:12];
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z } - { _01_[6:1], _01_ };
  assign celloutsig_0_4z = in_data[95:90] - { celloutsig_0_0z[5:1], celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[186:166], celloutsig_1_1z, celloutsig_1_0z } - { in_data[120:98], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign { out_data[144:128], out_data[115:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
