{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 18:02:10 2019 " "Info: Processing started: Fri Oct 18 18:02:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[24\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[24\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[25\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[25\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[26\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[26\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[27\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[27\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[28\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[28\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[29\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[29\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[30\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[30\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[31\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[31\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[0\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[0\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[1\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[1\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[2\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[2\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[3\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[3\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[4\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[4\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[5\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[5\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[6\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[6\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[7\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[7\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[0\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[0\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[1\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[1\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[2\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[2\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[3\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[3\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[4\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[4\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[5\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[5\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[6\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[6\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[7\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[7\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[31\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[31\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[30\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[30\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[16\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[16\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[17\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[17\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[18\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[18\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[19\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[19\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[20\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[20\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[21\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[21\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[22\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[22\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[23\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[23\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[28\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[28\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[29\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[29\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[26\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[26\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[24\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[27\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[27\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[24\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[24\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[25\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[25\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[25\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[26\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[27\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[28\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[29\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[30\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[31\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[22\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[22\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[23\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[23\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[0\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[1\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[2\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[3\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[4\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[5\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[6\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[7\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[8\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[8\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[9\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[9\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[10\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[10\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[11\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[11\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[12\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[12\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[13\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[13\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[14\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[14\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[15\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[15\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[21\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[21\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[20\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[20\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[24\] " "Warning: Node \"loadSize:inst29\|lsOut\[24\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[19\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[19\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[18\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[18\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[16\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[16\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[10\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[10\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[25\] " "Warning: Node \"loadSize:inst29\|lsOut\[25\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[26\] " "Warning: Node \"loadSize:inst29\|lsOut\[26\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[27\] " "Warning: Node \"loadSize:inst29\|lsOut\[27\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[28\] " "Warning: Node \"loadSize:inst29\|lsOut\[28\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[29\] " "Warning: Node \"loadSize:inst29\|lsOut\[29\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[30\] " "Warning: Node \"loadSize:inst29\|lsOut\[30\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[31\] " "Warning: Node \"loadSize:inst29\|lsOut\[31\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[17\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[17\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[14\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[14\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[15\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[15\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[9\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[9\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[8\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[8\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[11\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[11\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[1\] " "Warning: Node \"loadSize:inst29\|lsOut\[1\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[2\] " "Warning: Node \"loadSize:inst29\|lsOut\[2\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[3\] " "Warning: Node \"loadSize:inst29\|lsOut\[3\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[4\] " "Warning: Node \"loadSize:inst29\|lsOut\[4\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[5\] " "Warning: Node \"loadSize:inst29\|lsOut\[5\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[6\] " "Warning: Node \"loadSize:inst29\|lsOut\[6\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[7\] " "Warning: Node \"loadSize:inst29\|lsOut\[7\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[13\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[13\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[12\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[12\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[0\] " "Warning: Node \"loadSize:inst29\|lsOut\[0\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[16\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[17\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[18\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[19\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[20\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[21\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[22\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[23\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[16\] " "Warning: Node \"loadSize:inst29\|lsOut\[16\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[17\] " "Warning: Node \"loadSize:inst29\|lsOut\[17\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[18\] " "Warning: Node \"loadSize:inst29\|lsOut\[18\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[19\] " "Warning: Node \"loadSize:inst29\|lsOut\[19\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[20\] " "Warning: Node \"loadSize:inst29\|lsOut\[20\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[21\] " "Warning: Node \"loadSize:inst29\|lsOut\[21\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[22\] " "Warning: Node \"loadSize:inst29\|lsOut\[22\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[23\] " "Warning: Node \"loadSize:inst29\|lsOut\[23\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[8\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[9\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[10\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[11\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[12\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[13\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[14\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[15\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[8\] " "Warning: Node \"loadSize:inst29\|lsOut\[8\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[9\] " "Warning: Node \"loadSize:inst29\|lsOut\[9\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[10\] " "Warning: Node \"loadSize:inst29\|lsOut\[10\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[11\] " "Warning: Node \"loadSize:inst29\|lsOut\[11\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[12\] " "Warning: Node \"loadSize:inst29\|lsOut\[12\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[13\] " "Warning: Node \"loadSize:inst29\|lsOut\[13\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[14\] " "Warning: Node \"loadSize:inst29\|lsOut\[14\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[15\] " "Warning: Node \"loadSize:inst29\|lsOut\[15\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadSize:inst29\|lsOut\[31\]~1 " "Info: Detected gated clock \"loadSize:inst29\|lsOut\[31\]~1\" as buffer" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "loadSize:inst29\|lsOut\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst25\|muxxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 64 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[2\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[3\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[3\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memToReg:inst7\|Mux32~0 " "Info: Detected gated clock \"memToReg:inst7\|Mux32~0\" as buffer" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aluSrcA:inst\|Mux32~0 " "Info: Detected gated clock \"aluSrcA:inst\|Mux32~0\" as buffer" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aluSrcA:inst\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "setSize:inst30\|saidaSetSize\[31\]~1 " "Info: Detected gated clock \"setSize:inst30\|saidaSetSize\[31\]~1\" as buffer" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "setSize:inst30\|saidaSetSize\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register aluSrcA:inst\|aluSrcAOut\[4\] register Registrador:PC\|Saida\[4\] 35.07 MHz 28.516 ns Internal " "Info: Clock \"clk\" has Internal fmax of 35.07 MHz between source register \"aluSrcA:inst\|aluSrcAOut\[4\]\" and destination register \"Registrador:PC\|Saida\[4\]\" (period= 28.516 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.899 ns + Longest register register " "Info: + Longest register to register delay is 8.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aluSrcA:inst\|aluSrcAOut\[4\] 1 REG LCCOMB_X46_Y45_N26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y45_N26; Fanout = 7; REG Node = 'aluSrcA:inst\|aluSrcAOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.285 ns) 0.654 ns Ula32:inst3\|carry_temp\[5\]~27 2 COMB LCCOMB_X47_Y45_N14 1 " "Info: 2: + IC(0.369 ns) + CELL(0.285 ns) = 0.654 ns; Loc. = LCCOMB_X47_Y45_N14; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~27'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.654 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.285 ns) 1.290 ns Ula32:inst3\|carry_temp\[5\]~6 3 COMB LCCOMB_X48_Y45_N16 5 " "Info: 3: + IC(0.351 ns) + CELL(0.285 ns) = 1.290 ns; Loc. = LCCOMB_X48_Y45_N16; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.636 ns" { Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.055 ns) 1.582 ns Ula32:inst3\|carry_temp\[7\]~7 4 COMB LCCOMB_X48_Y45_N4 4 " "Info: 4: + IC(0.237 ns) + CELL(0.055 ns) = 1.582 ns; Loc. = LCCOMB_X48_Y45_N4; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.055 ns) 1.876 ns Ula32:inst3\|carry_temp\[9\]~8 5 COMB LCCOMB_X48_Y45_N20 4 " "Info: 5: + IC(0.239 ns) + CELL(0.055 ns) = 1.876 ns; Loc. = LCCOMB_X48_Y45_N20; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.294 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.055 ns) 2.556 ns Ula32:inst3\|carry_temp\[11\]~9 6 COMB LCCOMB_X47_Y46_N0 4 " "Info: 6: + IC(0.625 ns) + CELL(0.055 ns) = 2.556 ns; Loc. = LCCOMB_X47_Y46_N0; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.680 ns" { Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.055 ns) 2.848 ns Ula32:inst3\|carry_temp\[13\]~10 7 COMB LCCOMB_X47_Y46_N20 4 " "Info: 7: + IC(0.237 ns) + CELL(0.055 ns) = 2.848 ns; Loc. = LCCOMB_X47_Y46_N20; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.055 ns) 3.125 ns Ula32:inst3\|carry_temp\[15\]~11 8 COMB LCCOMB_X47_Y46_N26 4 " "Info: 8: + IC(0.222 ns) + CELL(0.055 ns) = 3.125 ns; Loc. = LCCOMB_X47_Y46_N26; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.055 ns) 3.402 ns Ula32:inst3\|carry_temp\[17\]~12 9 COMB LCCOMB_X47_Y46_N30 4 " "Info: 9: + IC(0.222 ns) + CELL(0.055 ns) = 3.402 ns; Loc. = LCCOMB_X47_Y46_N30; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.055 ns) 3.682 ns Ula32:inst3\|carry_temp\[19\]~13 10 COMB LCCOMB_X47_Y46_N16 4 " "Info: 10: + IC(0.225 ns) + CELL(0.055 ns) = 3.682 ns; Loc. = LCCOMB_X47_Y46_N16; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.055 ns) 3.978 ns Ula32:inst3\|carry_temp\[21\]~14 11 COMB LCCOMB_X47_Y46_N6 4 " "Info: 11: + IC(0.241 ns) + CELL(0.055 ns) = 3.978 ns; Loc. = LCCOMB_X47_Y46_N6; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.055 ns) 4.705 ns Ula32:inst3\|carry_temp\[23\]~15 12 COMB LCCOMB_X47_Y48_N16 6 " "Info: 12: + IC(0.672 ns) + CELL(0.055 ns) = 4.705 ns; Loc. = LCCOMB_X47_Y48_N16; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.727 ns" { Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.055 ns) 4.985 ns Ula32:inst3\|carry_temp\[25\]~16 13 COMB LCCOMB_X47_Y48_N20 6 " "Info: 13: + IC(0.225 ns) + CELL(0.055 ns) = 4.985 ns; Loc. = LCCOMB_X47_Y48_N20; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.055 ns) 5.271 ns Ula32:inst3\|carry_temp\[27\]~17 14 COMB LCCOMB_X47_Y48_N26 5 " "Info: 14: + IC(0.231 ns) + CELL(0.055 ns) = 5.271 ns; Loc. = LCCOMB_X47_Y48_N26; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.055 ns) 5.555 ns Ula32:inst3\|carry_temp\[29\]~18 15 COMB LCCOMB_X47_Y48_N14 8 " "Info: 15: + IC(0.229 ns) + CELL(0.055 ns) = 5.555 ns; Loc. = LCCOMB_X47_Y48_N14; Fanout = 8; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.055 ns) 5.853 ns Ula32:inst3\|carry_temp\[30\]~20 16 COMB LCCOMB_X47_Y48_N2 2 " "Info: 16: + IC(0.243 ns) + CELL(0.055 ns) = 5.853 ns; Loc. = LCCOMB_X47_Y48_N2; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[30\]~20'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.298 ns" { Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.239 ns) 6.366 ns Ula32:inst3\|carry_temp\[31\]~21 17 COMB LCCOMB_X47_Y48_N4 2 " "Info: 17: + IC(0.274 ns) + CELL(0.239 ns) = 6.366 ns; Loc. = LCCOMB_X47_Y48_N4; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[31\]~21'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.513 ns" { Ula32:inst3|carry_temp[30]~20 Ula32:inst3|carry_temp[31]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.055 ns) 6.651 ns branchMux:inst20\|Selector0~3 18 COMB LCCOMB_X47_Y48_N30 1 " "Info: 18: + IC(0.230 ns) + CELL(0.055 ns) = 6.651 ns; Loc. = LCCOMB_X47_Y48_N30; Fanout = 1; COMB Node = 'branchMux:inst20\|Selector0~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:inst3|carry_temp[31]~21 branchMux:inst20|Selector0~3 } "NODE_NAME" } } { "branchMux.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/branchMux.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.055 ns) 6.923 ns branchMux:inst20\|Selector0~1 19 COMB LCCOMB_X47_Y48_N10 1 " "Info: 19: + IC(0.217 ns) + CELL(0.055 ns) = 6.923 ns; Loc. = LCCOMB_X47_Y48_N10; Fanout = 1; COMB Node = 'branchMux:inst20\|Selector0~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { branchMux:inst20|Selector0~3 branchMux:inst20|Selector0~1 } "NODE_NAME" } } { "branchMux.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/branchMux.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.055 ns) 7.196 ns inst24 20 COMB LCCOMB_X47_Y48_N0 33 " "Info: 20: + IC(0.218 ns) + CELL(0.055 ns) = 7.196 ns; Loc. = LCCOMB_X47_Y48_N0; Fanout = 33; COMB Node = 'inst24'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.273 ns" { branchMux:inst20|Selector0~1 inst24 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -1064 1752 1816 -1016 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.783 ns) 8.899 ns Registrador:PC\|Saida\[4\] 21 REG LCFF_X46_Y45_N23 3 " "Info: 21: + IC(0.920 ns) + CELL(0.783 ns) = 8.899 ns; Loc. = LCFF_X46_Y45_N23; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.703 ns" { inst24 Registrador:PC|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 27.78 % ) " "Info: Total cell delay = 2.472 ns ( 27.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.427 ns ( 72.22 % ) " "Info: Total interconnect delay = 6.427 ns ( 72.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.899 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~20 Ula32:inst3|carry_temp[31]~21 branchMux:inst20|Selector0~3 branchMux:inst20|Selector0~1 inst24 Registrador:PC|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.899 ns" { aluSrcA:inst|aluSrcAOut[4] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~20 {} Ula32:inst3|carry_temp[31]~21 {} branchMux:inst20|Selector0~3 {} branchMux:inst20|Selector0~1 {} inst24 {} Registrador:PC|Saida[4] {} } { 0.000ns 0.369ns 0.351ns 0.237ns 0.239ns 0.625ns 0.237ns 0.222ns 0.222ns 0.225ns 0.241ns 0.672ns 0.225ns 0.231ns 0.229ns 0.243ns 0.274ns 0.230ns 0.217ns 0.218ns 0.920ns } { 0.000ns 0.285ns 0.285ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.239ns 0.055ns 0.055ns 0.055ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.264 ns - Smallest " "Info: - Smallest clock skew is -5.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.499 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.284 ns clk~clkctrl 2 COMB CLKCTRL_G3 1944 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.284 ns; Loc. = CLKCTRL_G3; Fanout = 1944; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.360 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.649 ns) 3.499 ns Registrador:PC\|Saida\[4\] 3 REG LCFF_X46_Y45_N23 3 " "Info: 3: + IC(1.566 ns) + CELL(0.649 ns) = 3.499 ns; Loc. = LCFF_X46_Y45_N23; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.215 ns" { clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 44.96 % ) " "Info: Total cell delay = 1.573 ns ( 44.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.926 ns ( 55.04 % ) " "Info: Total interconnect delay = 1.926 ns ( 55.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.499 ns" { clk clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.499 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[4] {} } { 0.000ns 0.000ns 0.360ns 1.566ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.763 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.748 ns) 3.402 ns unidadeControle:inst25\|muxalusrca\[0\] 2 REG LCFF_X38_Y44_N5 38 " "Info: 2: + IC(1.730 ns) + CELL(0.748 ns) = 3.402 ns; Loc. = LCFF_X38_Y44_N5; Fanout = 38; REG Node = 'unidadeControle:inst25\|muxalusrca\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { clk unidadeControle:inst25|muxalusrca[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.236 ns) 4.373 ns aluSrcA:inst\|Mux32~0 3 COMB LCCOMB_X44_Y44_N26 1 " "Info: 3: + IC(0.735 ns) + CELL(0.236 ns) = 4.373 ns; Loc. = LCCOMB_X44_Y44_N26; Fanout = 1; COMB Node = 'aluSrcA:inst\|Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.971 ns" { unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.000 ns) 6.872 ns aluSrcA:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G9 32 " "Info: 4: + IC(2.499 ns) + CELL(0.000 ns) = 6.872 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'aluSrcA:inst\|Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.055 ns) 8.763 ns aluSrcA:inst\|aluSrcAOut\[4\] 5 REG LCCOMB_X46_Y45_N26 7 " "Info: 5: + IC(1.836 ns) + CELL(0.055 ns) = 8.763 ns; Loc. = LCCOMB_X46_Y45_N26; Fanout = 7; REG Node = 'aluSrcA:inst\|aluSrcAOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.891 ns" { aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.963 ns ( 22.40 % ) " "Info: Total cell delay = 1.963 ns ( 22.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 77.60 % ) " "Info: Total interconnect delay = 6.800 ns ( 77.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.763 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.763 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.730ns 0.735ns 2.499ns 1.836ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.499 ns" { clk clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.499 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[4] {} } { 0.000ns 0.000ns 0.360ns 1.566ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.763 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.763 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.730ns 0.735ns 2.499ns 1.836ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.899 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~20 Ula32:inst3|carry_temp[31]~21 branchMux:inst20|Selector0~3 branchMux:inst20|Selector0~1 inst24 Registrador:PC|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.899 ns" { aluSrcA:inst|aluSrcAOut[4] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~20 {} Ula32:inst3|carry_temp[31]~21 {} branchMux:inst20|Selector0~3 {} branchMux:inst20|Selector0~1 {} inst24 {} Registrador:PC|Saida[4] {} } { 0.000ns 0.369ns 0.351ns 0.237ns 0.239ns 0.625ns 0.237ns 0.222ns 0.222ns 0.225ns 0.241ns 0.672ns 0.225ns 0.231ns 0.229ns 0.243ns 0.274ns 0.230ns 0.217ns 0.218ns 0.920ns } { 0.000ns 0.285ns 0.285ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.239ns 0.055ns 0.055ns 0.055ns 0.783ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.499 ns" { clk clk~clkctrl Registrador:PC|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.499 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[4] {} } { 0.000ns 0.000ns 0.360ns 1.566ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.763 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.763 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.730ns 0.735ns 2.499ns 1.836ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:MDR\|Saida\[4\] loadSize:inst29\|lsOut\[4\] clk 5.429 ns " "Info: Found hold time violation between source  pin or register \"Registrador:MDR\|Saida\[4\]\" and destination pin or register \"loadSize:inst29\|lsOut\[4\]\" for clock \"clk\" (Hold time is 5.429 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.987 ns + Largest " "Info: + Largest clock skew is 5.987 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.486 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.748 ns) 3.304 ns unidadeControle:inst25\|lscontrol\[0\] 2 REG LCFF_X36_Y43_N29 28 " "Info: 2: + IC(1.632 ns) + CELL(0.748 ns) = 3.304 ns; Loc. = LCFF_X36_Y43_N29; Fanout = 28; REG Node = 'unidadeControle:inst25\|lscontrol\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.380 ns" { clk unidadeControle:inst25|lscontrol[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.239 ns) 4.590 ns loadSize:inst29\|lsOut\[31\]~1 3 COMB LCCOMB_X44_Y44_N4 1 " "Info: 3: + IC(1.047 ns) + CELL(0.239 ns) = 4.590 ns; Loc. = LCCOMB_X44_Y44_N4; Fanout = 1; COMB Node = 'loadSize:inst29\|lsOut\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.286 ns" { unidadeControle:inst25|lscontrol[0] loadSize:inst29|lsOut[31]~1 } "NODE_NAME" } } { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.967 ns) + CELL(0.000 ns) 7.557 ns loadSize:inst29\|lsOut\[31\]~1clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(2.967 ns) + CELL(0.000 ns) = 7.557 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'loadSize:inst29\|lsOut\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.967 ns" { loadSize:inst29|lsOut[31]~1 loadSize:inst29|lsOut[31]~1clkctrl } "NODE_NAME" } } { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.055 ns) 9.486 ns loadSize:inst29\|lsOut\[4\] 5 REG LCCOMB_X46_Y45_N4 1 " "Info: 5: + IC(1.874 ns) + CELL(0.055 ns) = 9.486 ns; Loc. = LCCOMB_X46_Y45_N4; Fanout = 1; REG Node = 'loadSize:inst29\|lsOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.929 ns" { loadSize:inst29|lsOut[31]~1clkctrl loadSize:inst29|lsOut[4] } "NODE_NAME" } } { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.966 ns ( 20.73 % ) " "Info: Total cell delay = 1.966 ns ( 20.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.520 ns ( 79.27 % ) " "Info: Total interconnect delay = 7.520 ns ( 79.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk unidadeControle:inst25|lscontrol[0] loadSize:inst29|lsOut[31]~1 loadSize:inst29|lsOut[31]~1clkctrl loadSize:inst29|lsOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk {} clk~combout {} unidadeControle:inst25|lscontrol[0] {} loadSize:inst29|lsOut[31]~1 {} loadSize:inst29|lsOut[31]~1clkctrl {} loadSize:inst29|lsOut[4] {} } { 0.000ns 0.000ns 1.632ns 1.047ns 2.967ns 1.874ns } { 0.000ns 0.924ns 0.748ns 0.239ns 0.000ns 0.055ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.499 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.284 ns clk~clkctrl 2 COMB CLKCTRL_G3 1944 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.284 ns; Loc. = CLKCTRL_G3; Fanout = 1944; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.360 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.649 ns) 3.499 ns Registrador:MDR\|Saida\[4\] 3 REG LCFF_X46_Y45_N7 3 " "Info: 3: + IC(1.566 ns) + CELL(0.649 ns) = 3.499 ns; Loc. = LCFF_X46_Y45_N7; Fanout = 3; REG Node = 'Registrador:MDR\|Saida\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.215 ns" { clk~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 44.96 % ) " "Info: Total cell delay = 1.573 ns ( 44.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.926 ns ( 55.04 % ) " "Info: Total interconnect delay = 1.926 ns ( 55.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.499 ns" { clk clk~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.499 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:MDR|Saida[4] {} } { 0.000ns 0.000ns 0.360ns 1.566ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk unidadeControle:inst25|lscontrol[0] loadSize:inst29|lsOut[31]~1 loadSize:inst29|lsOut[31]~1clkctrl loadSize:inst29|lsOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk {} clk~combout {} unidadeControle:inst25|lscontrol[0] {} loadSize:inst29|lsOut[31]~1 {} loadSize:inst29|lsOut[31]~1clkctrl {} loadSize:inst29|lsOut[4] {} } { 0.000ns 0.000ns 1.632ns 1.047ns 2.967ns 1.874ns } { 0.000ns 0.924ns 0.748ns 0.239ns 0.000ns 0.055ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.499 ns" { clk clk~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.499 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:MDR|Saida[4] {} } { 0.000ns 0.000ns 0.360ns 1.566ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns - " "Info: - Micro clock to output delay of source is 0.099 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.459 ns - Shortest register register " "Info: - Shortest register to register delay is 0.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:MDR\|Saida\[4\] 1 REG LCFF_X46_Y45_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y45_N7; Fanout = 3; REG Node = 'Registrador:MDR\|Saida\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:MDR|Saida[4] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.236 ns) 0.459 ns loadSize:inst29\|lsOut\[4\] 2 REG LCCOMB_X46_Y45_N4 1 " "Info: 2: + IC(0.223 ns) + CELL(0.236 ns) = 0.459 ns; Loc. = LCCOMB_X46_Y45_N4; Fanout = 1; REG Node = 'loadSize:inst29\|lsOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.459 ns" { Registrador:MDR|Saida[4] loadSize:inst29|lsOut[4] } "NODE_NAME" } } { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.236 ns ( 51.42 % ) " "Info: Total cell delay = 0.236 ns ( 51.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.223 ns ( 48.58 % ) " "Info: Total interconnect delay = 0.223 ns ( 48.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.459 ns" { Registrador:MDR|Saida[4] loadSize:inst29|lsOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.459 ns" { Registrador:MDR|Saida[4] {} loadSize:inst29|lsOut[4] {} } { 0.000ns 0.223ns } { 0.000ns 0.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } } { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk unidadeControle:inst25|lscontrol[0] loadSize:inst29|lsOut[31]~1 loadSize:inst29|lsOut[31]~1clkctrl loadSize:inst29|lsOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk {} clk~combout {} unidadeControle:inst25|lscontrol[0] {} loadSize:inst29|lsOut[31]~1 {} loadSize:inst29|lsOut[31]~1clkctrl {} loadSize:inst29|lsOut[4] {} } { 0.000ns 0.000ns 1.632ns 1.047ns 2.967ns 1.874ns } { 0.000ns 0.924ns 0.748ns 0.239ns 0.000ns 0.055ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.499 ns" { clk clk~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.499 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:MDR|Saida[4] {} } { 0.000ns 0.000ns 0.360ns 1.566ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.459 ns" { Registrador:MDR|Saida[4] loadSize:inst29|lsOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.459 ns" { Registrador:MDR|Saida[4] {} loadSize:inst29|lsOut[4] {} } { 0.000ns 0.223ns } { 0.000ns 0.236ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mult:inst28\|lo\[2\] reset clk 5.586 ns register " "Info: tsu for register \"mult:inst28\|lo\[2\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.586 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.961 ns + Longest pin register " "Info: + Longest pin to register delay is 8.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns reset 1 PIN PIN_W37 96 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_W37; Fanout = 96; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.937 ns) + CELL(0.055 ns) 6.916 ns mult:inst28\|hi\[15\]~0 2 COMB LCCOMB_X51_Y41_N28 63 " "Info: 2: + IC(5.937 ns) + CELL(0.055 ns) = 6.916 ns; Loc. = LCCOMB_X51_Y41_N28; Fanout = 63; COMB Node = 'mult:inst28\|hi\[15\]~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.992 ns" { reset mult:inst28|hi[15]~0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.783 ns) 8.961 ns mult:inst28\|lo\[2\] 3 REG LCFF_X53_Y47_N1 1 " "Info: 3: + IC(1.262 ns) + CELL(0.783 ns) = 8.961 ns; Loc. = LCFF_X53_Y47_N1; Fanout = 1; REG Node = 'mult:inst28\|lo\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.045 ns" { mult:inst28|hi[15]~0 mult:inst28|lo[2] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.762 ns ( 19.66 % ) " "Info: Total cell delay = 1.762 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.199 ns ( 80.34 % ) " "Info: Total interconnect delay = 7.199 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.961 ns" { reset mult:inst28|hi[15]~0 mult:inst28|lo[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.961 ns" { reset {} reset~combout {} mult:inst28|hi[15]~0 {} mult:inst28|lo[2] {} } { 0.000ns 0.000ns 5.937ns 1.262ns } { 0.000ns 0.924ns 0.055ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.470 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.284 ns clk~clkctrl 2 COMB CLKCTRL_G3 1944 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.284 ns; Loc. = CLKCTRL_G3; Fanout = 1944; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.360 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.649 ns) 3.470 ns mult:inst28\|lo\[2\] 3 REG LCFF_X53_Y47_N1 1 " "Info: 3: + IC(1.537 ns) + CELL(0.649 ns) = 3.470 ns; Loc. = LCFF_X53_Y47_N1; Fanout = 1; REG Node = 'mult:inst28\|lo\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.186 ns" { clk~clkctrl mult:inst28|lo[2] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 45.33 % ) " "Info: Total cell delay = 1.573 ns ( 45.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.897 ns ( 54.67 % ) " "Info: Total interconnect delay = 1.897 ns ( 54.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.470 ns" { clk clk~clkctrl mult:inst28|lo[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.470 ns" { clk {} clk~combout {} clk~clkctrl {} mult:inst28|lo[2] {} } { 0.000ns 0.000ns 0.360ns 1.537ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.961 ns" { reset mult:inst28|hi[15]~0 mult:inst28|lo[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.961 ns" { reset {} reset~combout {} mult:inst28|hi[15]~0 {} mult:inst28|lo[2] {} } { 0.000ns 0.000ns 5.937ns 1.262ns } { 0.000ns 0.924ns 0.055ns 0.783ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.470 ns" { clk clk~clkctrl mult:inst28|lo[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.470 ns" { clk {} clk~combout {} clk~clkctrl {} mult:inst28|lo[2] {} } { 0.000ns 0.000ns 0.360ns 1.537ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk IORDout\[30\] aluSrcA:inst\|aluSrcAOut\[4\] 22.450 ns register " "Info: tco from clock \"clk\" to destination pin \"IORDout\[30\]\" through register \"aluSrcA:inst\|aluSrcAOut\[4\]\" is 22.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.763 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.748 ns) 3.402 ns unidadeControle:inst25\|muxalusrca\[0\] 2 REG LCFF_X38_Y44_N5 38 " "Info: 2: + IC(1.730 ns) + CELL(0.748 ns) = 3.402 ns; Loc. = LCFF_X38_Y44_N5; Fanout = 38; REG Node = 'unidadeControle:inst25\|muxalusrca\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { clk unidadeControle:inst25|muxalusrca[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.236 ns) 4.373 ns aluSrcA:inst\|Mux32~0 3 COMB LCCOMB_X44_Y44_N26 1 " "Info: 3: + IC(0.735 ns) + CELL(0.236 ns) = 4.373 ns; Loc. = LCCOMB_X44_Y44_N26; Fanout = 1; COMB Node = 'aluSrcA:inst\|Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.971 ns" { unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.000 ns) 6.872 ns aluSrcA:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G9 32 " "Info: 4: + IC(2.499 ns) + CELL(0.000 ns) = 6.872 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'aluSrcA:inst\|Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.055 ns) 8.763 ns aluSrcA:inst\|aluSrcAOut\[4\] 5 REG LCCOMB_X46_Y45_N26 7 " "Info: 5: + IC(1.836 ns) + CELL(0.055 ns) = 8.763 ns; Loc. = LCCOMB_X46_Y45_N26; Fanout = 7; REG Node = 'aluSrcA:inst\|aluSrcAOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.891 ns" { aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.963 ns ( 22.40 % ) " "Info: Total cell delay = 1.963 ns ( 22.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 77.60 % ) " "Info: Total interconnect delay = 6.800 ns ( 77.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.763 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.763 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.730ns 0.735ns 2.499ns 1.836ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.687 ns + Longest register pin " "Info: + Longest register to pin delay is 13.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aluSrcA:inst\|aluSrcAOut\[4\] 1 REG LCCOMB_X46_Y45_N26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y45_N26; Fanout = 7; REG Node = 'aluSrcA:inst\|aluSrcAOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.285 ns) 0.654 ns Ula32:inst3\|carry_temp\[5\]~27 2 COMB LCCOMB_X47_Y45_N14 1 " "Info: 2: + IC(0.369 ns) + CELL(0.285 ns) = 0.654 ns; Loc. = LCCOMB_X47_Y45_N14; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~27'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.654 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.285 ns) 1.290 ns Ula32:inst3\|carry_temp\[5\]~6 3 COMB LCCOMB_X48_Y45_N16 5 " "Info: 3: + IC(0.351 ns) + CELL(0.285 ns) = 1.290 ns; Loc. = LCCOMB_X48_Y45_N16; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.636 ns" { Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.055 ns) 1.582 ns Ula32:inst3\|carry_temp\[7\]~7 4 COMB LCCOMB_X48_Y45_N4 4 " "Info: 4: + IC(0.237 ns) + CELL(0.055 ns) = 1.582 ns; Loc. = LCCOMB_X48_Y45_N4; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.055 ns) 1.876 ns Ula32:inst3\|carry_temp\[9\]~8 5 COMB LCCOMB_X48_Y45_N20 4 " "Info: 5: + IC(0.239 ns) + CELL(0.055 ns) = 1.876 ns; Loc. = LCCOMB_X48_Y45_N20; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.294 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.055 ns) 2.556 ns Ula32:inst3\|carry_temp\[11\]~9 6 COMB LCCOMB_X47_Y46_N0 4 " "Info: 6: + IC(0.625 ns) + CELL(0.055 ns) = 2.556 ns; Loc. = LCCOMB_X47_Y46_N0; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.680 ns" { Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.055 ns) 2.848 ns Ula32:inst3\|carry_temp\[13\]~10 7 COMB LCCOMB_X47_Y46_N20 4 " "Info: 7: + IC(0.237 ns) + CELL(0.055 ns) = 2.848 ns; Loc. = LCCOMB_X47_Y46_N20; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.055 ns) 3.125 ns Ula32:inst3\|carry_temp\[15\]~11 8 COMB LCCOMB_X47_Y46_N26 4 " "Info: 8: + IC(0.222 ns) + CELL(0.055 ns) = 3.125 ns; Loc. = LCCOMB_X47_Y46_N26; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.055 ns) 3.402 ns Ula32:inst3\|carry_temp\[17\]~12 9 COMB LCCOMB_X47_Y46_N30 4 " "Info: 9: + IC(0.222 ns) + CELL(0.055 ns) = 3.402 ns; Loc. = LCCOMB_X47_Y46_N30; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.055 ns) 3.682 ns Ula32:inst3\|carry_temp\[19\]~13 10 COMB LCCOMB_X47_Y46_N16 4 " "Info: 10: + IC(0.225 ns) + CELL(0.055 ns) = 3.682 ns; Loc. = LCCOMB_X47_Y46_N16; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.055 ns) 3.978 ns Ula32:inst3\|carry_temp\[21\]~14 11 COMB LCCOMB_X47_Y46_N6 4 " "Info: 11: + IC(0.241 ns) + CELL(0.055 ns) = 3.978 ns; Loc. = LCCOMB_X47_Y46_N6; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.055 ns) 4.705 ns Ula32:inst3\|carry_temp\[23\]~15 12 COMB LCCOMB_X47_Y48_N16 6 " "Info: 12: + IC(0.672 ns) + CELL(0.055 ns) = 4.705 ns; Loc. = LCCOMB_X47_Y48_N16; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.727 ns" { Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.055 ns) 4.985 ns Ula32:inst3\|carry_temp\[25\]~16 13 COMB LCCOMB_X47_Y48_N20 6 " "Info: 13: + IC(0.225 ns) + CELL(0.055 ns) = 4.985 ns; Loc. = LCCOMB_X47_Y48_N20; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.055 ns) 5.271 ns Ula32:inst3\|carry_temp\[27\]~17 14 COMB LCCOMB_X47_Y48_N26 5 " "Info: 14: + IC(0.231 ns) + CELL(0.055 ns) = 5.271 ns; Loc. = LCCOMB_X47_Y48_N26; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.055 ns) 5.555 ns Ula32:inst3\|carry_temp\[29\]~18 15 COMB LCCOMB_X47_Y48_N14 8 " "Info: 15: + IC(0.229 ns) + CELL(0.055 ns) = 5.555 ns; Loc. = LCCOMB_X47_Y48_N14; Fanout = 8; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.055 ns) 6.177 ns Ula32:inst3\|Mux1~2 16 COMB LCCOMB_X49_Y48_N18 4 " "Info: 16: + IC(0.567 ns) + CELL(0.055 ns) = 6.177 ns; Loc. = LCCOMB_X49_Y48_N18; Fanout = 4; COMB Node = 'Ula32:inst3\|Mux1~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.622 ns" { Ula32:inst3|carry_temp[29]~18 Ula32:inst3|Mux1~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.364 ns) 6.825 ns iord:inst5\|Mux31~0 17 COMB LCCOMB_X49_Y48_N12 1 " "Info: 17: + IC(0.284 ns) + CELL(0.364 ns) = 6.825 ns; Loc. = LCCOMB_X49_Y48_N12; Fanout = 1; COMB Node = 'iord:inst5\|Mux31~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.648 ns" { Ula32:inst3|Mux1~2 iord:inst5|Mux31~0 } "NODE_NAME" } } { "iord.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.615 ns) + CELL(2.247 ns) 13.687 ns IORDout\[30\] 18 PIN PIN_AH5 0 " "Info: 18: + IC(4.615 ns) + CELL(2.247 ns) = 13.687 ns; Loc. = PIN_AH5; Fanout = 0; PIN Node = 'IORDout\[30\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.862 ns" { iord:inst5|Mux31~0 IORDout[30] } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 16 1384 1560 32 "IORDout\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.896 ns ( 28.46 % ) " "Info: Total cell delay = 3.896 ns ( 28.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.791 ns ( 71.54 % ) " "Info: Total interconnect delay = 9.791 ns ( 71.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.687 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|Mux1~2 iord:inst5|Mux31~0 IORDout[30] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.687 ns" { aluSrcA:inst|aluSrcAOut[4] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|Mux1~2 {} iord:inst5|Mux31~0 {} IORDout[30] {} } { 0.000ns 0.369ns 0.351ns 0.237ns 0.239ns 0.625ns 0.237ns 0.222ns 0.222ns 0.225ns 0.241ns 0.672ns 0.225ns 0.231ns 0.229ns 0.567ns 0.284ns 4.615ns } { 0.000ns 0.285ns 0.285ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.364ns 2.247ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.763 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.763 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[4] {} } { 0.000ns 0.000ns 1.730ns 0.735ns 2.499ns 1.836ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.687 ns" { aluSrcA:inst|aluSrcAOut[4] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|Mux1~2 iord:inst5|Mux31~0 IORDout[30] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.687 ns" { aluSrcA:inst|aluSrcAOut[4] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|Mux1~2 {} iord:inst5|Mux31~0 {} IORDout[30] {} } { 0.000ns 0.369ns 0.351ns 0.237ns 0.239ns 0.625ns 0.237ns 0.222ns 0.222ns 0.225ns 0.241ns 0.672ns 0.225ns 0.231ns 0.229ns 0.567ns 0.284ns 4.615ns } { 0.000ns 0.285ns 0.285ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.364ns 2.247ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset resetD2 7.800 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"resetD2\" is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns reset 1 PIN PIN_W37 96 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_W37; Fanout = 96; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.589 ns) + CELL(2.287 ns) 7.800 ns resetD2 2 PIN PIN_AE38 0 " "Info: 2: + IC(4.589 ns) + CELL(2.287 ns) = 7.800 ns; Loc. = PIN_AE38; Fanout = 0; PIN Node = 'resetD2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.876 ns" { reset resetD2 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 304 1760 1936 320 "resetD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.211 ns ( 41.17 % ) " "Info: Total cell delay = 3.211 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.589 ns ( 58.83 % ) " "Info: Total interconnect delay = 4.589 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.800 ns" { reset resetD2 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.800 ns" { reset {} reset~combout {} resetD2 {} } { 0.000ns 0.000ns 4.589ns } { 0.000ns 0.924ns 2.287ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst25\|regwrite reset clk 0.185 ns register " "Info: th for register \"unidadeControle:inst25\|regwrite\" (data pin = \"reset\", clock pin = \"clk\") is 0.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.495 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.284 ns clk~clkctrl 2 COMB CLKCTRL_G3 1944 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.284 ns; Loc. = CLKCTRL_G3; Fanout = 1944; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.360 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.649 ns) 3.495 ns unidadeControle:inst25\|regwrite 3 REG LCFF_X36_Y44_N1 39 " "Info: 3: + IC(1.562 ns) + CELL(0.649 ns) = 3.495 ns; Loc. = LCFF_X36_Y44_N1; Fanout = 39; REG Node = 'unidadeControle:inst25\|regwrite'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.211 ns" { clk~clkctrl unidadeControle:inst25|regwrite } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 45.01 % ) " "Info: Total cell delay = 1.573 ns ( 45.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 54.99 % ) " "Info: Total interconnect delay = 1.922 ns ( 54.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.495 ns" { clk clk~clkctrl unidadeControle:inst25|regwrite } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.495 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|regwrite {} } { 0.000ns 0.000ns 0.360ns 1.562ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.467 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns reset 1 PIN PIN_W37 96 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_W37; Fanout = 96; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.529 ns) 3.467 ns unidadeControle:inst25\|regwrite 2 REG LCFF_X36_Y44_N1 39 " "Info: 2: + IC(2.014 ns) + CELL(0.529 ns) = 3.467 ns; Loc. = LCFF_X36_Y44_N1; Fanout = 39; REG Node = 'unidadeControle:inst25\|regwrite'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.543 ns" { reset unidadeControle:inst25|regwrite } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.453 ns ( 41.91 % ) " "Info: Total cell delay = 1.453 ns ( 41.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.014 ns ( 58.09 % ) " "Info: Total interconnect delay = 2.014 ns ( 58.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.467 ns" { reset unidadeControle:inst25|regwrite } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.467 ns" { reset {} reset~combout {} unidadeControle:inst25|regwrite {} } { 0.000ns 0.000ns 2.014ns } { 0.000ns 0.924ns 0.529ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.495 ns" { clk clk~clkctrl unidadeControle:inst25|regwrite } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.495 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|regwrite {} } { 0.000ns 0.000ns 0.360ns 1.562ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.467 ns" { reset unidadeControle:inst25|regwrite } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.467 ns" { reset {} reset~combout {} unidadeControle:inst25|regwrite {} } { 0.000ns 0.000ns 2.014ns } { 0.000ns 0.924ns 0.529ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 137 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4423 " "Info: Peak virtual memory: 4423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 18:02:12 2019 " "Info: Processing ended: Fri Oct 18 18:02:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
